//IP Functional Simulation Model
//VERSION_BEGIN 13.1 cbx_mgl 2013:10:24:09:16:30:SJ cbx_simgen 2013:10:24:09:15:20:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// You may only use these simulation model output files for simulation
// purposes and expressly not for synthesis or any other purposes (in which
// event Altera disclaims all warranties of any kind).


//synopsys translate_off

//synthesis_resources = lut 872 mux21 3418 oper_add 38 oper_decoder 3 oper_left_shift 3 oper_less_than 13 oper_mux 2 oper_selector 480 
`timescale 1 ps / 1 ps
module  ddr2_phy_alt_mem_phy_seq_wrapper
	( 
	ctl_add_1t_ac_lat_internal,
	ctl_add_1t_odt_lat_internal,
	ctl_add_intermediate_regs_internal,
	ctl_cal_byte_lane_sel_n,
	ctl_cal_fail,
	ctl_cal_req,
	ctl_cal_success,
	ctl_cal_warning,
	ctl_rdata,
	ctl_rlat,
	ctl_wlat,
	dbg_addr,
	dbg_clk,
	dbg_cs,
	dbg_rd,
	dbg_rd_data,
	dbg_reset_n,
	dbg_waitrequest,
	dbg_wr,
	dbg_wr_data,
	hr_rsc_clk,
	int_RANK_HAS_ADDR_SWAP,
	int_rdata_valid_1t,
	mem_err_out_n,
	mmc_seq_done,
	mmc_seq_value,
	parity_error_n,
	phs_shft_busy,
	phy_clk_1x,
	pll_measure_clk_index,
	pll_resync_clk_index,
	reset_phy_clk_1x_n,
	sc_clk_dp,
	scan_din,
	scan_enable_ck,
	scan_enable_dm,
	scan_enable_dq,
	scan_enable_dqs,
	scan_enable_dqs_config,
	scan_enable_dqsn,
	scan_update,
	seq_ac_addr,
	seq_ac_ba,
	seq_ac_cas_n,
	seq_ac_cke,
	seq_ac_cs_n,
	seq_ac_odt,
	seq_ac_ras_n,
	seq_ac_rst_n,
	seq_ac_sel,
	seq_ac_we_n,
	seq_dqs_add_2t_delay,
	seq_mem_clk_disable,
	seq_mmc_start,
	seq_oct_oct_delay,
	seq_oct_oct_extend,
	seq_oct_val,
	seq_pll_inc_dec_n,
	seq_pll_select,
	seq_pll_start_reconfig,
	seq_poa_lat_dec_1x,
	seq_poa_lat_inc_1x,
	seq_poa_protection_override_1x,
	seq_rdata_valid_lat_dec,
	seq_rdata_valid_lat_inc,
	seq_rdp_dec_read_lat_1x,
	seq_rdp_inc_read_lat_1x,
	seq_rdp_reset_req_n,
	seq_rdv_doing_rd,
	seq_wdp_dm,
	seq_wdp_dqs,
	seq_wdp_dqs_burst,
	seq_wdp_ovride,
	seq_wdp_wdata,
	seq_wdp_wdata_valid) /* synthesis synthesis_clearbox=1 */;
	output   ctl_add_1t_ac_lat_internal;
	output   ctl_add_1t_odt_lat_internal;
	output   ctl_add_intermediate_regs_internal;
	input   [1:0]  ctl_cal_byte_lane_sel_n;
	output   ctl_cal_fail;
	input   ctl_cal_req;
	output   ctl_cal_success;
	output   ctl_cal_warning;
	input   [31:0]  ctl_rdata;
	output   [4:0]  ctl_rlat;
	output   [4:0]  ctl_wlat;
	input   [12:0]  dbg_addr;
	input   dbg_clk;
	input   dbg_cs;
	input   dbg_rd;
	output   [31:0]  dbg_rd_data;
	input   dbg_reset_n;
	output   dbg_waitrequest;
	input   dbg_wr;
	input   [31:0]  dbg_wr_data;
	input   hr_rsc_clk;
	input   [0:0]  int_RANK_HAS_ADDR_SWAP;
	input   [0:0]  int_rdata_valid_1t;
	input   mem_err_out_n;
	input   mmc_seq_done;
	input   mmc_seq_value;
	output   parity_error_n;
	input   phs_shft_busy;
	input   phy_clk_1x;
	input   [2:0]  pll_measure_clk_index;
	input   [2:0]  pll_resync_clk_index;
	input   reset_phy_clk_1x_n;
	output   [1:0]  sc_clk_dp;
	output   [1:0]  scan_din;
	output   [0:0]  scan_enable_ck;
	output   [1:0]  scan_enable_dm;
	output   [15:0]  scan_enable_dq;
	output   [1:0]  scan_enable_dqs;
	output   [1:0]  scan_enable_dqs_config;
	output   [1:0]  scan_enable_dqsn;
	output   [1:0]  scan_update;
	output   [12:0]  seq_ac_addr;
	output   [2:0]  seq_ac_ba;
	output   [0:0]  seq_ac_cas_n;
	output   [0:0]  seq_ac_cke;
	output   [0:0]  seq_ac_cs_n;
	output   [0:0]  seq_ac_odt;
	output   [0:0]  seq_ac_ras_n;
	output   [0:0]  seq_ac_rst_n;
	output   seq_ac_sel;
	output   [0:0]  seq_ac_we_n;
	output   [1:0]  seq_dqs_add_2t_delay;
	output   seq_mem_clk_disable;
	output   seq_mmc_start;
	output   [4:0]  seq_oct_oct_delay;
	output   [4:0]  seq_oct_oct_extend;
	output   seq_oct_val;
	output   seq_pll_inc_dec_n;
	output   [2:0]  seq_pll_select;
	output   seq_pll_start_reconfig;
	output   [1:0]  seq_poa_lat_dec_1x;
	output   [1:0]  seq_poa_lat_inc_1x;
	output   seq_poa_protection_override_1x;
	output   seq_rdata_valid_lat_dec;
	output   seq_rdata_valid_lat_inc;
	output   [1:0]  seq_rdp_dec_read_lat_1x;
	output   [1:0]  seq_rdp_inc_read_lat_1x;
	output   seq_rdp_reset_req_n;
	output   [1:0]  seq_rdv_doing_rd;
	output   [3:0]  seq_wdp_dm;
	output   [1:0]  seq_wdp_dqs;
	output   [1:0]  seq_wdp_dqs_burst;
	output   seq_wdp_ovride;
	output   [31:0]  seq_wdp_wdata;
	output   [1:0]  seq_wdp_wdata_valid;

	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5115q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4960q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4959q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4958q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4957q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4956q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4955q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4954q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4953q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9560q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9559q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_3639q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_3638q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_3637q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_3636q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_3635q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3209q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3210q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7195q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9630q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9629q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9628q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9627q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9626q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9625q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9624q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9623q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9638q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9637q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9636q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9635q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9634q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9633q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9632q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9631q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1118q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6483q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6482q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6481q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6493q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6492q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6506q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6505q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6503q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6516q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6514q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_594q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_693q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_735q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_740q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_2730q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2820q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2853q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_2882q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_2883q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1434q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1436q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1087q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1080q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1068q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1090q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1110q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1146q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2620q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1167q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1164q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1163q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1161q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1160q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1159q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1157q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2782q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1191q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9570q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9621q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_8752q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_8751q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_8738q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_8753q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_8736q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_8755q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_8754q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_8730q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_8739q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_8749q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_8748q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_8747q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_8746q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_8745q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_8744q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_8743q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_8742q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_8741q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9569q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8640q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8639q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8772q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8780q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_9551q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_9552q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_9542q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_9539q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_9558q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_9557q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_9538q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_9553q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_9555q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_9540q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_9549q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_9545q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_9546q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_9548q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_9547q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_9556q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_9554q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_9550q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_9543q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_9541q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_9544q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_9622q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9567q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8781q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8771q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5698q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5697q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3561q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3212q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4354q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3186q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3185q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3196q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3198q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3199q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3200q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3187q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3195q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3192q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3194q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3193q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3201q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3197q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3189q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3188q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3190q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3202q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3204q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3203q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6383q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_5647q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_5648q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_5690q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_5656q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_5655q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_5654q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_5653q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_5652q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_5651q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_5650q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_5649q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_3646q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3648q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4356q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_4966q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_4950q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5106q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3663q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_3666q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_3665q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_3664q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4238q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5073q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5072q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3617q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6441q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3626q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_3634q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_3633q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_3632q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_3631q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_3630q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3563q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3595q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6496q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6520q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5058q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_3645q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_3644q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5070q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5059q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_4967q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4963q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4961q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4962q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4964q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3576q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3575q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5611q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5548q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5117q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5575q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_5579q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_5578q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_5577q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5620q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_5574q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_5573q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5572q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5571q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5570q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5054q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5043q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5042q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5041q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5040q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5039q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5038q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5052q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5051q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5050q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5049q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5048q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5047q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5046q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5045q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5044q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5034q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5037q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5104q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5103q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5107q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5108q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5109q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5111q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5110q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_5576q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5551q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3614q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3612q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3611q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8212q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8229q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8230q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8087q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8126q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8125q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8124q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8114q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8113q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8112q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8111q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8110q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8109q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8108q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8107q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8106q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8105q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8123q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8104q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8103q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8102q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8101q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8100q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8099q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8098q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8097q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8096q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8095q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8122q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8094q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8093q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8121q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8120q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8119q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8118q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8117q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8116q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8115q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8128q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8127q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8086q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7262q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8174q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_odt_0_8206q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7217q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_776q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_778q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_782q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_781q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_780q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_779q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_777q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_744q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_745q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_713q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_703q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_702q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_701q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_712q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_711q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_710q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_709q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_708q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_707q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_706q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_705q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_704q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_716q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_715q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_714q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_720q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_0_722q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_723q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_760q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_752q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_764q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_763q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_762q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_761q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_731q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_730q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_592q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_728q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_741q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_695q;
	reg	ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_694q;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1811m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1914m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1947m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2006m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2039m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2045m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2046m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2047m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2048m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2049m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2050m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2051m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2052m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2053m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2054m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2055m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2056m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2057m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2058m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2059m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2061m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2062m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2079m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2111m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2112m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2142m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2143m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2144m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2145m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2146m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2148m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2149m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2174m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2196m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2294m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2295m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2296m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2297m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2298m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2299m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2300m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2302m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2343m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2344m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2534m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2535m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2537m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2538m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2539m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2540m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2541m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2542m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2543m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2547m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2601m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1107m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1108m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1370m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1115m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1116m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2226m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2228m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2239m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2260m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2261m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2271m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2272m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2273m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2274m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2221m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2223m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2224m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2225m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2232m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2233m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2234m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2236m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2237m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2238m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2254m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2255m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2256m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2262m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2263m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2264m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2265m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2266m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2267m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2268m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2269m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2270m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2278m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2279m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2488m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2489m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2490m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2491m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2606m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2607m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2611m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2605m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1176m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1177m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1178m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1179m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1180m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1181m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1186m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1187m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1188m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_1701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_1846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1127m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1128m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1130m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1132m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1133m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1135m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1142m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1143m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1144m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_1439m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1547m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1553m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1555m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1606m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1731m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1732m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1733m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1734m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1736m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1737m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1738m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1752m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1857m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1858m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1860m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1861m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1862m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1950m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1951m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1952m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1953m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1954m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1955m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1956m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1957m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1959m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1961m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1963m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1965m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2040m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2041m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2042m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2115m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2116m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2117m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2118m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2119m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2123m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2124m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2198m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2199m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2200m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2514m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2515m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1221m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1223m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1224m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1225m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1226m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1228m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1232m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1234m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1243m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1248m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1254m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1255m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1256m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1260m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1261m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1262m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1263m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1264m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1265m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1266m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1267m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1268m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1269m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1270m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1271m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1272m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1273m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1274m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1275m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1278m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1279m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1294m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1295m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1296m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1297m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1298m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1299m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1300m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1301m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1302m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1324m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1326m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1330m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1331m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1333m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1334m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1335m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1336m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1337m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1338m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1339m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1340m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1341m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1342m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1343m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1344m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1345m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1346m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1347m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1348m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1349m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1350m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1371m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1372m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1374m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1375m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1377m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1378m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1379m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1380m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1381m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1383m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1384m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1385m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1388m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1389m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1392m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1393m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1394m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1395m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1396m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1399m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9294m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9409m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9295m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9412m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9279m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_mtp_almt_9740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9573m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9574m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9575m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9601m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8762m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8763m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8769m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8770m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9383m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9414m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9385m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9384m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9689m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9690m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9693m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9694m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9695m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9696m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9697m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9698m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9699m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9700m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9703m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9704m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9705m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9706m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9710m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9711m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9809m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9810m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9811m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9812m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9813m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9814m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9815m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9816m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9817m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9818m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9819m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9820m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9821m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9822m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9823m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9824m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9825m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9826m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9827m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9828m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9829m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9830m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9831m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9832m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9833m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9834m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9835m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9836m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9837m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9838m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9839m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9841m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9842m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9857m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9858m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9860m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9861m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9862m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9863m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9864m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9865m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9866m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9867m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9868m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9871m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9874m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9875m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9876m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9878m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9879m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9880m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9296m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9297m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9410m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9411m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9413m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9444m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9260m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9261m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9262m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9263m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9264m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9265m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9266m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9267m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9268m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9269m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9270m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9271m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9272m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9273m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9274m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9275m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9278m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9298m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9299m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9302m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9388m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9389m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9392m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9393m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9394m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9395m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9396m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9399m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9401m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9402m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9403m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9404m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9405m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9406m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9407m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9408m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9420m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9421m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9422m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9423m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9424m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9425m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9426m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9427m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9428m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9429m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9430m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9431m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9432m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9433m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9434m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9435m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9436m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9437m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9438m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9439m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9448m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9449m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9450m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9451m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9452m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9454m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9455m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9456m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9457m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9459m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9460m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9461m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9464m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9468m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9469m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8673m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8674m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8689m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8690m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8693m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8694m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8695m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8696m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8697m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_8778m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_8779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9789m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9790m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9791m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9792m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9801m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9802m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9803m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9804m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9805m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9807m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9808m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9881m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9887m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9888m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9889m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9890m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9891m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9893m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9894m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9896m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9788m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9800m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9897m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8758m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8759m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4718m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4719m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4720m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4721m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4722m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4723m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4724m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4725m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4744m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4745m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4746m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4747m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4748m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4749m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4750m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4751m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4790m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4791m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4792m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3438m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3326m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3409m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3410m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3411m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3412m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3413m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5099m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_3660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_3661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3527m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3260m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3261m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3262m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5768m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5769m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5770m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5771m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5772m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5774m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5778m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5780m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5781m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5782m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5783m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5784m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5785m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5786m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5802m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5807m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5808m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5809m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5810m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5811m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5812m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5813m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5814m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5815m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5816m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5817m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5818m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5819m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5820m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5821m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5822m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5823m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5824m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5853m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5857m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5858m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5860m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5861m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5862m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5878m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5887m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5888m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5889m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5890m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5891m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5893m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5894m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5896m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5897m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5898m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5899m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5900m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5927m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5928m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5929m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5930m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5931m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5932m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5933m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5934m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5935m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5936m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5937m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5938m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5939m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5940m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5941m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5942m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5943m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5944m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5945m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5961m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5981m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5982m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5983m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5984m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5985m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5986m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5987m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5988m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5989m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5990m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5991m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5992m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5993m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5994m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5995m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5996m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5997m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5998m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5999m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6015m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6029m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6030m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6031m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6032m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6033m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6034m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6035m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6036m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6037m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6038m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6039m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6040m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6041m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6042m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6043m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6044m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6045m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6046m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6047m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6088m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6089m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6090m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6091m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6092m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6093m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6094m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6099m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6102m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6103m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6104m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6105m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6106m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6127m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6128m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6130m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6132m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6133m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6135m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6142m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6143m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6159m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6167m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6168m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6169m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6185m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6201m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6248m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6254m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6255m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6256m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6260m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6261m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6262m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6263m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6264m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5710m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5711m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5712m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5717m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5718m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5719m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5720m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5721m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5722m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5741m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5742m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5743m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5744m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6330m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6331m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6332m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6333m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3437m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3457m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3537m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3330m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3331m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3332m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3333m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3334m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3335m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3336m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3337m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3379m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3380m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3381m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3383m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3384m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3385m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3401m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3402m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3403m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3404m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3405m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3406m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3407m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3408m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4426m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4427m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4428m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4429m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4430m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4431m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4432m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4433m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4446m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4447m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4448m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4449m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4450m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4451m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4452m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4454m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4455m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4456m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4457m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4459m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4460m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4461m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4528m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4529m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4530m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4531m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4532m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4533m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4534m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4535m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4562m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4563m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4564m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4565m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4566m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4567m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4568m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4569m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4571m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4572m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4573m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4574m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4575m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4734m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4736m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4737m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4738m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4741m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4761m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4762m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4763m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4764m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4765m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4766m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4767m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4768m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4769m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4770m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4771m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4772m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4774m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5723m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5724m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5725m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5726m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5727m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5728m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5729m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5730m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5731m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5732m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5733m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5734m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5736m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5737m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5738m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5923m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5962m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5963m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5964m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5965m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5966m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5967m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5968m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5969m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5970m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5971m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5972m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5973m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5974m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5975m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5976m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5977m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6023m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6024m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6025m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6026m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6070m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6071m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6072m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6073m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6074m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6075m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6076m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6077m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6078m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6079m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6080m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6081m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6082m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6083m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6084m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6085m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6166m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6186m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6191m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6192m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6193m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6194m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6195m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6196m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6197m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6198m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_curr_byte_ln_dis_4353m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3221m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3223m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3224m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3225m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3226m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3228m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3232m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3233m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3234m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3236m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3237m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3238m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3239m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3243m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3248m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3254m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3266m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3267m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3268m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3269m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3270m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3271m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3272m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3273m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3274m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3275m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3278m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3295m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3296m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3297m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3298m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3299m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3300m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3301m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3302m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3338m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3339m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3340m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3341m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3342m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3343m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3344m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3345m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3346m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3347m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3348m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3349m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3350m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3351m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3352m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3353m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3354m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3355m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3356m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3357m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3358m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3359m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3360m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3361m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3362m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3363m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3366m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3367m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3368m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3369m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3370m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3371m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3372m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3374m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3375m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3377m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3378m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3388m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3389m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3392m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3393m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3394m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3395m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3396m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3399m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3424m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3425m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3426m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3427m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3428m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3429m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3430m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3431m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3432m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3433m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3434m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3435m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3436m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3444m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3445m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3446m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3447m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3448m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3449m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3450m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3451m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3452m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3454m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3455m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3456m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3459m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3460m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3461m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3464m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3468m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3469m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3471m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3472m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3476m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3477m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3479m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3553m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3555m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3559m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_5978m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6021m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6064m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6190m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6236m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6238m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6239m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6243m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_5714m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6022m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4524m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4525m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4526m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4527m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4558m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4559m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4560m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4561m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4600m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4601m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4602m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4603m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5535m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5221m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5234m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5235m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5236m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5237m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5238m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5239m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5458m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5459m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5460m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5461m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5233m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5135m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5225m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5226m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5228m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5249m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5250m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5251m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5252m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5253m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5254m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5255m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5170m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5453m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5518m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4381m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4383m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4384m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4385m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4486m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4518m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4519m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4520m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4521m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4522m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4523m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4553m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4555m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4556m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4557m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4594m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4595m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4596m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4597m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4598m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4599m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5062m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5144m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5145m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5146m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5147m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5148m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5149m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5171m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5172m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5173m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5174m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5175m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5176m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5177m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5178m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5127m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5128m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5130m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5132m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5133m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5273m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5274m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5275m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5276m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5277m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5279m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5281m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5282m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5283m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5284m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5285m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5286m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5287m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5288m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5289m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5290m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5291m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5321m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5322m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5323m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5324m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5325m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5362m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5363m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5364m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5365m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5366m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5367m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5368m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5369m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5495m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5497m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5498m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rewind_direction_4874m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4693m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4488m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4538m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4539m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5118m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5119m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5123m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5124m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5326m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5327m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5328m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5329m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5330m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5331m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5332m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5333m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5334m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5335m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5336m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5337m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5338m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5339m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5340m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5341m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5370m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5371m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5372m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5374m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5375m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5377m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5487m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5488m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5489m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5490m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5491m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5492m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5493m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5494m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4715m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4760m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3523m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3524m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3526m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4689m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4690m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4706m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4710m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4711m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4712m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4713m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4360m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4361m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4363m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4364m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4365m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4367m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4368m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4369m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4370m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4371m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4372m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4374m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4375m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4377m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4378m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4388m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4389m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4392m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4393m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4394m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4395m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4396m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4401m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4402m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4403m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4404m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4405m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4406m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4407m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4408m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4409m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4410m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4411m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4414m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4415m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4416m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4417m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4420m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4421m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4422m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4423m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4424m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4425m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4434m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4435m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4436m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4437m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4438m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4439m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4440m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4441m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4442m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4443m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4444m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4445m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4464m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4468m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4469m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4471m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4472m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4489m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4491m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4514m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4515m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4516m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4517m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4540m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4541m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4542m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4543m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4547m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4592m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4593m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4645m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4646m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4647m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4648m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4649m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4650m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4651m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4694m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4695m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4696m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4697m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4698m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4699m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4700m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4703m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4704m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4705m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4742m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4743m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4778m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4780m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4781m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4782m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4783m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4784m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4785m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4786m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4787m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4788m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4789m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5673m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5674m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4570m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4604m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4875m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5528m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5457m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5521m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5114m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5529m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5541m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5543m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5361m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5456m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5520m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5476m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5537m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5538m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5360m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5397m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5519m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5232m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5256m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5257m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5258m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5259m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5472m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5530m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5531m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5532m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5533m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5534m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5159m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5164m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5165m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5166m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5167m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5168m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5169m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5179m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5180m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5181m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5182m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5183m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5184m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5185m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5186m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5187m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5189m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5190m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5191m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5192m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5193m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5194m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5195m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5196m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5197m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5223m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5224m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5240m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5241m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5242m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5243m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5244m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5245m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5246m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5247m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5248m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5292m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5293m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5294m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5295m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5296m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5297m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5298m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5299m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5300m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5342m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5343m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5344m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5345m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5346m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5347m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5348m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5349m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5350m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5351m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5352m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5353m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5354m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5355m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5356m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5357m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5358m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5359m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5378m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5379m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5380m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5381m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5383m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5384m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5385m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5398m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5399m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5400m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5401m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5402m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5403m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5404m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5405m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5406m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5477m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5479m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5481m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5482m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5483m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5484m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5485m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3420m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3421m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3422m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3423m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3439m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3440m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3441m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3442m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3443m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_addr_6020m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3854m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3855m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3856m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3857m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3858m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3859m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3860m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3861m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3862m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3863m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3864m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3865m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3866m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3867m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3868m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3871m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3874m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3875m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3876m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3878m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3879m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3880m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3881m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3887m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3888m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3889m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3890m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3891m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3893m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3894m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3895m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3896m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3897m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3898m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3899m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3900m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3901m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3902m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3903m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3904m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3905m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3906m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3907m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3908m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3909m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3910m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3911m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3912m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3913m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3914m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3915m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3916m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3917m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3918m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3919m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3920m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3921m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3922m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3923m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3924m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3925m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3926m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3927m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3928m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3929m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3930m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3931m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3932m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3933m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3934m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3935m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3936m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3937m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3938m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3939m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3940m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3941m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3942m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3943m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3944m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3945m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3946m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3947m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3948m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3949m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3950m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3951m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3952m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3953m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3954m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3955m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3956m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3957m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3958m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3959m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3960m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3961m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3962m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3963m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3964m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3965m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3966m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3967m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3968m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3969m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3970m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3971m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3972m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3973m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3974m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3975m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3976m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3977m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3978m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3979m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3980m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3981m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3982m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3983m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3984m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3985m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3986m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3987m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3988m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3989m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3990m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3991m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3992m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3993m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3994m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3995m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3996m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3997m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3998m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3999m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4000m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4001m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4002m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4003m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4004m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4005m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4006m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4007m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4008m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4009m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4010m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4011m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4012m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4013m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4014m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4020m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4021m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4022m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4023m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4024m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4025m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4026m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4027m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4028m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4029m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4030m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4031m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4032m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4033m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4034m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4035m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4036m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4037m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4038m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4039m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4040m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4041m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4042m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4043m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4044m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4045m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4046m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4047m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4048m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4049m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4050m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4051m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4052m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4053m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4054m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4055m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4056m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4057m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4058m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4059m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4061m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4062m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4064m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4070m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4071m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4072m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4073m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4074m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4075m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4076m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4077m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4078m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4079m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4080m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4081m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4082m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4083m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4084m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4085m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4086m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4087m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4088m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4089m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4090m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4091m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4092m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4093m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4094m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4099m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4102m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4103m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4104m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4105m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4106m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4107m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4108m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4109m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4110m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4111m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4112m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4113m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4114m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4115m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4116m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4117m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4118m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4119m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4123m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4130m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4132m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4133m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4135m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4142m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4143m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4144m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4145m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4146m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4147m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4148m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4149m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4159m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4164m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4165m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4166m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4167m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4168m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4169m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4170m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4171m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4172m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4173m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4174m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4175m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4176m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4177m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4178m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4179m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4180m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4181m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4182m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4183m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4184m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4185m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4186m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4187m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4188m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4189m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4190m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4191m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4192m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4193m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4194m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4195m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4196m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4197m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4198m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4199m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4200m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4201m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4202m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4203m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4204m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4205m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4206m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4207m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4208m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4209m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4210m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4211m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4212m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4213m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4214m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4215m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4216m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4217m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4218m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4219m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4220m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4221m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4222m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4223m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4224m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4225m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4226m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4227m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4228m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4229m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4230m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4231m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4232m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4537m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3689m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3690m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3695m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3696m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3697m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3698m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3699m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3700m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3703m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3704m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3705m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3706m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3712m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3713m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3714m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3715m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3716m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3717m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3723m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3724m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3725m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3726m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3727m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3728m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3729m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3730m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3731m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3732m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3733m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3734m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3736m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3747m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3748m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3749m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3750m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3751m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3752m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3753m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3754m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3755m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3756m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3757m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3758m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3761m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3762m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3763m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3764m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3765m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3766m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3767m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3768m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3769m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3770m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3771m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3772m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3774m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3778m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3780m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3781m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3782m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3783m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3784m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3785m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3786m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3787m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3788m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3789m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3790m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3791m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3792m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3798m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3799m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3805m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3806m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3807m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3808m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3809m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3810m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3811m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3812m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3813m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3814m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3815m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3816m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3817m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3818m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3819m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3820m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3821m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3822m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3823m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3824m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3825m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3826m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3827m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3828m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3829m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3830m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3831m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3832m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3833m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3834m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3835m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3836m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3837m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3851m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3852m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_7884m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7876m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7877m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7878m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7879m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7880m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7881m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7882m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7883m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_7961m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7302m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7303m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7304m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7305m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7306m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7307m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7308m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7309m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7310m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7311m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7312m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7313m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7314m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7315m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7316m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7317m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7318m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7319m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7320m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7336m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7339m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7340m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7341m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7342m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7343m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7344m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7345m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7346m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7347m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7348m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7349m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7350m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7351m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7352m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7353m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7354m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7355m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7356m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7357m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7373m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7376m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7377m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7378m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7379m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7380m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7381m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7382m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7383m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7384m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7385m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7386m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7387m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7388m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7389m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7390m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7391m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7392m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7393m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7394m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7410m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7422m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7423m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7424m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7425m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7426m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7427m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7428m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7429m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7430m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7431m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7432m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7433m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7434m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7435m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7436m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7437m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7438m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7439m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7440m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7456m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7462m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7463m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7464m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7465m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7466m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7467m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7468m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7469m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7470m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7471m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7472m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7473m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7474m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7475m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7476m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7477m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7478m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7479m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7480m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7496m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7499m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7500m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7501m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7502m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7503m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7504m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7505m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7506m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7507m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7508m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7509m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7510m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7511m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7512m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7513m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7514m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7515m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7516m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7517m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7533m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7536m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7537m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7538m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7539m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7540m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7541m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7542m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7543m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7544m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7545m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7546m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7547m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7548m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7549m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7550m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7551m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7552m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7553m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7554m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7570m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7573m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7574m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7575m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7576m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7577m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7578m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7579m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7580m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7581m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7582m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7583m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7584m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7585m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7586m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7587m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7588m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7589m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7590m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7591m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7607m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7658m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7659m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7664m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7665m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7666m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7667m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7668m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7669m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7673m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7674m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7690m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7701m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7702m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7703m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7704m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7705m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7706m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7707m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7708m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7709m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7710m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7711m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7712m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7713m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7714m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7715m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7716m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7717m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7718m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7719m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7735m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7740m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7741m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7742m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7743m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7744m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7745m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7746m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7747m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7748m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7749m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7750m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7751m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7752m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7753m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7754m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7755m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7756m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7757m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7785m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7786m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7787m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7788m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7789m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7790m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7791m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7792m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7793m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7794m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7795m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7796m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7797m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7798m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7799m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7800m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7801m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7802m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7803m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7819m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7832m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7833m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7834m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7835m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7836m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7837m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7838m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7839m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7840m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7841m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7842m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7843m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7844m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7845m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7846m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7847m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7848m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7849m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7850m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7866m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7412m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7413m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7414m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7415m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7416m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7417m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7418m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7419m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7608m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7609m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7610m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7611m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7612m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7693m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7694m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7695m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7696m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7697m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7698m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7774m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7776m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7777m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7778m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7779m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7780m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7781m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7820m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7821m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7822m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7823m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7824m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7825m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7826m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7827m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7867m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7868m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7869m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7870m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7871m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7872m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7873m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7874m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7885m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7886m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7887m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7888m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7889m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7890m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7891m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7892m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7050m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7051m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7052m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7053m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7054m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7055m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7056m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7057m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7058m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7059m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7060m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7061m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7062m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7063m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7064m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7065m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7066m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7067m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7068m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7069m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7070m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7071m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7073m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7074m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7077m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7078m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7081m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7082m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7083m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7086m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7088m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7089m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7090m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7091m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7092m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7093m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7094m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7095m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7096m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7097m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7098m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7100m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7101m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7102m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7103m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7104m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7105m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7106m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7107m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7108m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7109m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7110m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7112m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7113m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7114m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7115m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7116m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7117m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7118m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7119m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7120m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7121m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7122m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7124m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7125m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7126m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7127m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7128m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7129m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7130m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7131m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7132m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7133m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7134m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7136m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7137m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7138m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7139m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7140m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7141m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7142m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7143m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7144m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7145m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7146m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7148m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7149m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7150m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7151m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7152m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7153m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7154m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7155m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7156m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7157m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7158m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7160m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7161m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7162m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7163m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7164m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7165m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7166m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7167m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7168m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7169m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7170m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7171m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7172m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7173m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7174m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7175m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7176m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7177m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7178m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7179m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7180m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7181m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_758m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_660m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_661m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_773m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_775m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_662m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_663m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_670m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_671m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_672m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_673m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_674m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_675m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_676m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_677m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_678m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_679m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_680m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_681m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_682m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_683m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_684m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_685m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_686m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_689m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_690m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_691m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_687m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_692m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_688m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_753m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_755m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_756m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_757m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_754m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_738m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_739m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_wdp_ovride_750m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_613m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_614m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_615m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_616m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_617m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_618m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_619m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_620m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_621m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_622m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_623m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_624m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_625m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_626m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_627m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_628m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_629m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_630m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_631m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_632m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_633m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_634m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_635m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_636m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_637m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_638m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_639m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_640m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_641m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_642m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_643m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_644m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_645m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_646m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_647m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_648m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_649m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_650m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_651m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_652m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_653m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_654m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_655m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_656m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_657m_dataout;
	wire	wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_658m_dataout;
	wire  [10:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o;
	wire  [3:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171_o;
	wire  [2:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175_o;
	wire  [18:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o;
	wire  [3:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o;
	wire  [11:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o;
	wire  [0:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256_o;
	wire  [1:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282_o;
	wire  [0:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286_o;
	wire  [0:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o;
	wire  [18:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269_o;
	wire  [6:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o;
	wire  [2:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664_o;
	wire  [1:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o;
	wire  [5:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o;
	wire  [6:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o;
	wire  [8:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o;
	wire  [4:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487_o;
	wire  [11:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o;
	wire  [9:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o;
	wire  [7:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o;
	wire  [1:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_1700_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o;
	wire  [3:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o;
	wire  [15:0]   wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1198_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1571_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1572_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_9620_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3364_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5267_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux0_5035_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux1_5036_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1352_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_1868_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_1871_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector104_1876_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_1877_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_1878_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_1879_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_1880_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_1881_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1362_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_1882_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_1883_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_1884_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_1885_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_1886_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_1887_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_1888_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_1889_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_1891_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_1894_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1363_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_1896_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_1897_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_1898_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1364_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector138_1930_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1365_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1366_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector154_1946_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector155_1964_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_1966_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_1967_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1368_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector160_1971_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_1972_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_1973_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_1974_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_1975_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_1976_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_1977_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_1978_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_1979_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_1980_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1575_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_1981_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_1982_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_1983_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_1984_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_1985_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_1986_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_1987_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_1988_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_1989_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2022_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1586_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1601_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector195_2038_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector196_2127_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2128_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2129_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2130_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1603_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1353_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2132_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2134_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2135_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2136_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2175_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2177_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2345_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2346_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2347_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2348_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1605_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2349_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2350_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2351_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2352_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2353_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2354_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2356_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2357_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2358_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2359_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1607_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2363_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2364_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2366_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2369_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2371_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2372_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2373_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2374_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2375_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2377_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1608_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2378_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2379_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2380_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2381_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2382_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2383_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2385_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2386_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2387_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2388_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1609_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2389_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2390_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2391_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2392_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2393_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2394_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2396_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2397_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2398_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2399_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_1648_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2400_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2401_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2402_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2403_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector256_2408_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2409_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2410_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2411_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_1703_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2412_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2413_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2414_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2415_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2416_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2417_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2418_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2419_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2420_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2421_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_1705_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2422_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2423_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2424_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2425_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2426_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_1707_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_1709_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector290_2442_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_1711_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1354_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector306_2458_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_1713_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_1715_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector322_2475_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector323_2476_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2479_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_1717_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_1719_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_1721_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_1723_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_1725_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_1727_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_1729_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_1741_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1355_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_1742_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_1744_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_1745_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_1748_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_1751_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_1755_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector48_1764_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_1765_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1356_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_1766_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_1768_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_1771_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_1772_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_1773_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_1774_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_1775_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_1776_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_1778_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_1779_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1357_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_1781_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_1782_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_1785_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_1788_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_1791_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_1793_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_1795_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1358_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1359_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector82_1828_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1360_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector98_1844_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector99_1865_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1361_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_8718_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_8728_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9325_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9327_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9329_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9331_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9332_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9334_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9336_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9338_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9340_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_8719_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9343_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9345_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9346_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9348_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9350_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9352_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9354_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9356_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9358_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9360_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_8720_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9361_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9363_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9364_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9366_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9369_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9370_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_9372_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_9374_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_9378_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_9380_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_8721_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_9382_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_9715_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_9717_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_9720_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_9723_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_8722_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_9724_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_9726_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_9727_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_9728_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_9730_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_9731_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_9733_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_8723_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_8724_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_8725_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_8726_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_8727_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3486_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5424_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5425_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5426_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5428_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5429_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5430_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5431_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5432_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5433_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5434_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3496_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5435_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5437_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5438_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5439_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5440_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5441_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5442_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5443_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5445_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5446_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3497_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5447_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5448_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5449_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5450_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5451_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5452_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5455_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5465_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5466_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5469_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3498_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5471_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5627_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5628_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_5629_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_5630_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_5631_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_5632_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_5633_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_5634_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_5635_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3499_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_5689_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector143_6283_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector144_6284_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6285_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6286_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6287_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6288_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6289_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3500_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6290_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6291_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6292_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6293_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6294_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6295_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6296_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6297_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6298_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6299_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3501_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6300_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6301_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3502_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector177_6318_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector178_6320_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6321_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3503_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6322_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6323_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6324_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6325_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6326_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6327_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6380_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6381_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3504_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3505_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3487_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3506_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3509_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3511_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3512_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3515_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3517_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3520_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3529_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3530_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3531_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3488_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3532_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3533_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3535_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_3669_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_3670_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_4833_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_4834_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_4835_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_4836_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3489_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_4838_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_4839_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_4840_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_4841_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_4842_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_4843_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_4844_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_4845_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_4847_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_4848_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3490_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_4849_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_4850_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_4851_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_4852_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_4853_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_4854_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_4855_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_4856_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_4857_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_4858_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3491_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_4861_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_4863_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_4864_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_4865_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_4866_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_4867_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_4868_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_4870_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_4877_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_4878_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3492_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_4879_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_4880_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_4881_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_4882_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_4883_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_4884_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3493_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector84_4894_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5407_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5408_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5409_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5410_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5411_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3494_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5412_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5413_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5414_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5416_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5417_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5419_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5420_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5421_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5422_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5423_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3495_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7076_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7190_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7191_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7192_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7193_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_7896_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_7897_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_7898_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_7899_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7080_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_7900_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_7901_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_7902_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_7903_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_7904_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_7905_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_7906_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_7907_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_7908_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_7909_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7085_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_7910_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_7911_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_7912_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_7913_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_7914_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7183_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7184_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_7930_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_7934_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_7935_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_7936_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_7937_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_7938_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_7939_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_7940_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_7941_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_7944_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7185_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_7945_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_7946_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_7947_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_7948_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_7949_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_7950_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_7951_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_7952_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_7953_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_7954_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7186_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_7955_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_7956_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_7957_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_7958_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_7959_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_7960_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7187_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7188_o;
	wire  wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7189_o;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1647_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1784_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1789_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1794_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_0_3154_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1442_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1_3173_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3127_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1170_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1174_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1600_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1604_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2133_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2176_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2395_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor10_1716_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor11_1718_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor12_1720_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor13_1722_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_1724_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor15_1726_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor16_1728_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_1743_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor18_1746_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor19_1747_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor1_1367_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor20_1749_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor21_1750_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor22_1754_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_1757_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_1767_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor27_1769_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor29_1780_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor30_1783_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor31_1786_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor33_1790_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor34_1792_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor37_1863_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor38_1866_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor3_1702_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_1872_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2355_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor49_2362_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor4_1704_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor50_2365_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor51_2367_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2370_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor57_2477_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor5_1706_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor6_1708_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor7_1710_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor8_1712_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor9_1714_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_9737_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_9645_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10181_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9367_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9652_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9653_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9654_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9655_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9656_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9657_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9658_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9659_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9660_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9661_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9662_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9663_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9664_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9665_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9666_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9667_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9668_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9669_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9670_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9671_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9672_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9673_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_8775_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_9647_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_8717_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_8713_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor10_9335_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor11_9337_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9339_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor13_9341_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor14_9344_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor15_9347_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor16_9349_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor17_9351_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor18_9353_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9355_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_8714_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor20_9357_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor21_9359_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor22_9362_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor23_9365_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9368_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor25_9371_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_9373_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor27_9377_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor28_9379_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor29_9381_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_9644_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_9650_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_9713_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor34_9734_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9324_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor6_9326_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor7_9328_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor8_9330_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor9_9333_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_0_7044_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_btp_addr_array_6334_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_0_6903_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3680_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5098_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_3651_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_6990_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6302_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_0_6896_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_6964_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_6971_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_0_6931_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4479_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor0_3241_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_3667_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3528_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor11_3534_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_3668_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_4832_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor16_4860_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor18_4869_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor20_4893_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor25_5454_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor26_5464_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5468_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor29_5705_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor2_3508_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3510_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor6_3516_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor7_3518_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_6910_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_1_6917_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_0_8611_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8593_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_659_dataout;
	wire  s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_widenor0_589_dataout;
	wire  s_wire_vcc;

	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q <= 1;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4232m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q <= 0;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4228m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q <= 1;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3458m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5463m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5462m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5461m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5460m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5459m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5458m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5417_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5452_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5451_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5450_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5449_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5448_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5447_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5446_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5445_o;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5115q = 0;
	end
	always @ ( posedge phy_clk_1x)
	begin
		if (reset_phy_clk_1x_n == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2618m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2617m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2616m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2615m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2607m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2608m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2611m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2612m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2613m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2609m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2614m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2610m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2605m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5115q <= mmc_seq_value;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4960q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4959q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4958q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4957q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4956q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4955q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4954q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4953q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4960q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4959q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4958q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4957q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4956q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4955q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4954q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4953q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4715m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4960q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4713m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4959q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4712m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4958q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4711m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4957q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4710m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4956q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4709m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4955q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4708m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4954q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4707m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4953q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4706m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9560q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9559q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9560q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9559q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9412m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9386m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9560q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9385m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9559q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9384m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9411m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9410m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_3639q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_3638q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_3637q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_3636q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_3635q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_3639q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_3638q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_3637q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_3636q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_3635q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_3639q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3443m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_3638q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3442m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_3637q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3441m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_3636q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3440m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_3635q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3439m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3209q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3210q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3209q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3210q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3209q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3202q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3210q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3204q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3203q;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7195q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7195q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7195q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7262q;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q <= 1;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_661m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q <= (~ ctl_cal_byte_lane_sel_n[0]);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q <= (~ ctl_cal_byte_lane_sel_n[1]);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2584m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1141m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1137m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1135m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_1439m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2515m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1386m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_9715_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8637m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8627m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8636m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8635m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8634m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8633m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8632m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8631m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8630m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9880m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9869m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9865m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9863m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9878m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9875m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9872m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9871m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9492m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8697m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8687m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8686m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8685m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8684m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8683m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8696m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8695m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8694m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8693m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8692m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8691m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8690m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8689m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8688m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6328m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_9715_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3531_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3529_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_4868_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_4867_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_4866_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_4864_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_4863_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_4847_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3509_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector177_6318_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4222m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4221m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4184m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4174m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4173m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4172m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4171m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4170m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4169m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4168m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4167m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4166m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4165m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4183m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4164m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4163m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4162m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4161m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4160m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4159m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4158m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4157m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4156m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4155m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4182m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4154m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4153m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4152m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4151m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4150m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4149m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4148m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4147m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4146m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4145m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4181m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4144m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4143m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4142m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4141m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4140m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4139m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4138m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4137m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4136m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4135m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4180m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4134m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4133m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4132m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4131m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4130m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4129m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4179m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4178m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4177m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4176m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4175m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3548m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_5689_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4859m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5520m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5506m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5503m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5502m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5495m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5494m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5487m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5477m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_3639q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_3637q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_7930_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7183_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_686m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_690m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_687m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_688m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_1_698q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_2_697q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q <= 0;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9897m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9630q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9629q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9628q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9627q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9626q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9625q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9624q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9623q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9638q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9637q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9636q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9635q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9634q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9633q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9632q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9631q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9630q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9629q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9628q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9627q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9626q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9625q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9624q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9623q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9638q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9637q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9636q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9635q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9634q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9633q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9632q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9631q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9630q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9595m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9629q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9594m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9628q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9593m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9627q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9592m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9626q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9591m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9625q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9590m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9624q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9589m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9623q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9588m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9638q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9603m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9637q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9602m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9636q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9601m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9635q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9600m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9634q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9599m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9633q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9598m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9632q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9597m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9631q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9596m_dataout;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q = 0;
	end
	always @ ( posedge phy_clk_1x)
	begin
		if (reset_phy_clk_1x_n == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2606m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q <= 0;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2379_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2380_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2381_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2382_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2383_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2366_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2369_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2371_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2372_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2373_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2374_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2375_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2377_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2378_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2363_o;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q <= 1;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2364_o;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q <= 1;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9409m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1118q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1118q <= 0;
		end
		else if  (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1110q == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1118q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1090q;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6483q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6482q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6481q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6493q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6492q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6506q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6505q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6503q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6516q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6514q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6483q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6482q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6481q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6493q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6492q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6506q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6505q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6503q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6516q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6514q <= 0;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_btp_addr_array_6334_dataout == 1'b1) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6483q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6482q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3210q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6481q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6493q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3210q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6492q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6506q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6505q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6503q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6516q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6514q <= s_wire_vcc;
		end
	end
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q <= 1;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q <= 1;
		end
		else if  (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6302_dataout == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5679m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5678m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5677m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5676m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5675m_dataout;
		end
	end
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q_event;
	event ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q_event;
	initial
		#1 ->ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q_event;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q <= 1;
	always @(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q_event)
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q <= 1;
	initial
	begin
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_594q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_693q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_735q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_740q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_2730q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2820q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2853q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_2882q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_2883q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1434q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1436q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1087q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1080q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1068q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1090q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1110q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1146q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2620q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1167q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1164q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1163q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1161q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1160q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1159q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1157q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2782q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1191q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9570q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9621q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_8752q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_8751q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_8738q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_8753q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_8736q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_8755q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_8754q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_8730q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_8739q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_8749q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_8748q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_8747q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_8746q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_8745q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_8744q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_8743q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_8742q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_8741q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9569q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8640q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8639q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8772q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8780q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_9551q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_9552q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_9542q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_9539q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_9558q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_9557q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_9538q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_9553q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_9555q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_9540q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_9549q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_9545q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_9546q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_9548q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_9547q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_9556q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_9554q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_9550q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_9543q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_9541q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_9544q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_9622q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9567q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8781q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8771q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5698q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5697q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3561q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3212q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4354q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3186q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3185q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3196q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3198q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3199q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3200q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3187q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3195q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3192q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3194q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3193q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3201q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3197q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3189q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3188q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3190q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3202q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3204q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3203q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6383q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_5647q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_5648q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_5690q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_5656q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_5655q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_5654q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_5653q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_5652q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_5651q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_5650q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_5649q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_3646q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3648q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4356q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_4966q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_4950q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5106q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3663q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_3666q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_3665q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_3664q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4238q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5073q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5072q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3617q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6441q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3626q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_3634q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_3633q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_3632q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_3631q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_3630q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3563q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3595q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6496q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6520q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5058q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_3645q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_3644q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5070q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5059q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_4967q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4963q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4961q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4962q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4964q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3576q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3575q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5611q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5548q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5117q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5575q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_5579q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_5578q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_5577q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5620q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_5574q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_5573q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5572q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5571q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5570q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5054q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5043q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5042q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5041q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5040q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5039q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5038q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5052q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5051q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5050q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5049q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5048q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5047q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5046q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5045q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5044q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5034q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5037q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5104q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5103q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5107q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5108q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5109q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5111q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5110q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_5576q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5551q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3614q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3612q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3611q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8212q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8229q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8230q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8087q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8126q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8125q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8124q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8114q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8113q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8112q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8111q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8110q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8109q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8108q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8107q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8106q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8105q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8123q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8104q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8103q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8102q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8101q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8100q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8099q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8098q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8097q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8096q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8095q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8122q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8094q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8093q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8121q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8120q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8119q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8118q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8117q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8116q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8115q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8128q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8127q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8086q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7262q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8174q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_odt_0_8206q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7217q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_776q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_778q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_782q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_781q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_780q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_779q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_777q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_744q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_745q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_713q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_703q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_702q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_701q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_712q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_711q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_710q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_709q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_708q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_707q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_706q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_705q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_704q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_716q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_715q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_714q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_720q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_0_722q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_723q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_760q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_752q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_764q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_763q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_762q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_761q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_731q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_730q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_592q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_728q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_741q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_695q = 0;
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_694q = 0;
	end
	always @ ( posedge phy_clk_1x or  negedge reset_phy_clk_1x_n)
	begin
		if (reset_phy_clk_1x_n == 1'b0) 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_594q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_693q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_735q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_740q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_2730q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2820q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2853q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_2882q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_2883q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1434q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1436q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1087q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1080q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1068q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1090q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1110q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1146q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2620q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1167q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1164q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1163q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1161q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1160q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1159q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1157q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2782q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1191q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9570q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9621q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_8752q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_8751q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_8738q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_8753q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_8736q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_8755q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_8754q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_8730q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_8739q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_8749q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_8748q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_8747q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_8746q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_8745q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_8744q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_8743q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_8742q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_8741q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9569q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8640q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8639q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8772q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8780q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_9551q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_9552q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_9542q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_9539q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_9558q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_9557q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_9538q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_9553q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_9555q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_9540q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_9549q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_9545q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_9546q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_9548q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_9547q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_9556q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_9554q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_9550q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_9543q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_9541q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_9544q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_9622q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9567q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8781q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8771q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5698q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5697q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3561q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3212q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4354q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3186q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3185q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3196q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3198q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3199q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3200q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3187q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3195q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3192q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3194q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3193q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3201q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3197q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3189q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3188q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3190q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3202q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3204q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3203q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6383q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_5647q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_5648q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_5690q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_5656q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_5655q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_5654q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_5653q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_5652q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_5651q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_5650q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_5649q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_3646q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3648q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4356q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_4966q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_4950q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5106q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3663q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_3666q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_3665q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_3664q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4238q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5073q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5072q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3617q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6441q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3626q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_3634q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_3633q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_3632q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_3631q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_3630q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3563q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3595q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6496q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6520q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5058q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_3645q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_3644q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5070q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5059q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_4967q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4963q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4961q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4962q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4964q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3576q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3575q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5611q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5548q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5117q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5575q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_5579q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_5578q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_5577q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5620q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_5574q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_5573q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5572q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5571q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5570q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5054q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5043q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5042q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5041q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5040q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5039q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5038q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5052q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5051q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5050q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5049q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5048q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5047q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5046q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5045q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5044q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5034q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5037q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5104q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5103q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5107q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5108q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5109q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5111q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5110q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_5576q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5551q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3614q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3612q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3611q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8212q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8229q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8230q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8087q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8126q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8125q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8124q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8114q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8113q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8112q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8111q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8110q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8109q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8108q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8107q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8106q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8105q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8123q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8104q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8103q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8102q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8101q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8100q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8099q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8098q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8097q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8096q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8095q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8122q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8094q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8093q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8121q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8120q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8119q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8118q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8117q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8116q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8115q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8128q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8127q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8086q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7262q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8174q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_odt_0_8206q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7217q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_776q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_778q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_782q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_781q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_780q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_779q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_777q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_744q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_745q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_713q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_703q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_702q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_701q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_712q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_711q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_710q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_709q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_708q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_707q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_706q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_705q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_704q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_716q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_715q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_714q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_720q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_0_722q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_723q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_760q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_752q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_764q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_763q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_762q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_761q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_731q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_730q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_592q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_728q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_741q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_695q <= 0;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_694q <= 0;
		end
		else 
		begin
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_594q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_693q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_663m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_735q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9570q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_740q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9621q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_2730q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2546m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2536m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2535m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2534m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2545m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2544m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2543m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2542m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2541m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2540m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2539m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2538m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2537m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2549m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2548m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2547m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2550m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2820q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2568m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2600m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2551m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2853q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2601m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2552m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_2882q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1436q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_2883q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1434q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1108m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1434q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1370m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1436q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1368_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1087q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1080q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1068q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_op_current_cs_0_1090q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1110q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2602m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1146q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1116m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2620q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1188m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1187m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1186m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1167q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1144m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1164q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1143m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1163q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1142m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1161q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1140m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1160q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1139m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1159q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1138m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1157q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1136m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2782q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2604m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1191q <= ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3127_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q <= (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1198_o);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2514m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2504m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2503m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2502m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2501m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2500m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2499m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2498m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2497m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2513m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2512m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2511m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2510m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2509m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2508m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2507m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2506m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2505m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1394m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1393m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1395m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1397m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1389m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1400m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1396m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1388m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1398m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1399m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1387m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1390m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1391m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1392m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9570q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9560q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9621q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9559q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_8752q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_8751q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_9717_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_8738q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_8753q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_8736q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_8755q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_8754q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_9720_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_8730q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_8739q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_8718_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_8719_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_8749q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_8728_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_8748q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_8727_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_8747q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_8726_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_8746q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_8725_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_8745q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_8724_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_8744q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_8723_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_8743q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_8722_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_8742q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_8721_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_8741q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_8720_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9569q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9249m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8640q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8629m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8639q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8628m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8772q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8763m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8780q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8770m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9414m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_9551q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_9552q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_9542q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_9539q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_9558q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_9557q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_9538q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_9553q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_9555q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_9540q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_9549q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_9545q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_9546q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_9548q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_9547q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_9556q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_9554q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_9550q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_9543q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_9541q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_9544q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9870m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9868m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9867m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9866m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9864m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9879m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9877m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9876m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9874m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9873m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_9622q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_9620_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9567q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9444m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9506m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9507m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9497m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9494m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9513m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9512m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9493m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9508m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9510m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9495m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9504m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9500m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9501m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9503m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9502m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9511m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9509m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9505m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9498m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9496m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9499m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_8779m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8781q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8777m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9896m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9895m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9894m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9893m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9892m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9891m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9890m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9889m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8771q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8759m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6330m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6332m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6331m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6333m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6329m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5698q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5682m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5697q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5681m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6327_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6326_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6325_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6324_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6323_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6322_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6321_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector178_6320_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6382m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3561q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3212q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_4884_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_4883_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_4882_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_4881_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_4880_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_4879_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_4878_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_4877_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4354q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_3669_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3186q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3185q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_9717_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3196q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_9728_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3198q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_9730_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3199q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_9731_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3200q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3187q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3195q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_9727_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_9723_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3192q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_9724_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3194q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_9726_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3193q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3201q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_9733_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3197q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3189q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3188q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_9720_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3190q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_current_cs_0_3202q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_mtp_almt_3204q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_mtp_almt_9740m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_op_single_bit_3203q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_9737_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6383q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q));
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_5647q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_idle_3562q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_5648q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3563q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_5690q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5644m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_5656q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5643m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_5655q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5642m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_5654q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5641m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_5653q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5640m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_5652q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5639m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_5651q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5638m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_5650q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5637m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_5649q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5636m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3493_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3492_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3491_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3490_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3489_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3488_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3487_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3486_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_3646q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_776q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_1r_3646q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3648q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5067m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3533_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3532_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3530_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_4870_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q <= ((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q));
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_4845_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_4844_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_4843_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_4842_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_4841_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_4840_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_4839_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_4838_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4356q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_curr_byte_ln_dis_4353m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_4865_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_4966q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rewind_direction_4874m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_4855_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_4856_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_4851_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_4848_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_4853_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_4854_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_4857_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_4852_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_4849_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_4850_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_4858_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_4950q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4875m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5106q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5099m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3663q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3659m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_3666q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3657m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_3665q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3656m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_3664q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3655m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4238q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_3661m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5073q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5068m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5072q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5068m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3617q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3527m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3512_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3517_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3515_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3520_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3511_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6295_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6285_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector144_6284_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector143_6283_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6294_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6293_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6292_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6291_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6290_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6289_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6288_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6287_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6286_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6298_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6297_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6296_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6299_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6441q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6300_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6301_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4220m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4219m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4218m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4217m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4216m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4215m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4202m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4201m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4200m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4199m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4198m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4197m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4196m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4195m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4194m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4193m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4192m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4191m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4225m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4190m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4189m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4188m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4187m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4186m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4185m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4227m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4224m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4214m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4213m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4212m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4211m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4210m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4209m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4208m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4207m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4206m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4205m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4204m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4203m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4226m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4231m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4230m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4229m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4223m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3626q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3535_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_3634q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3536m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_3633q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3537m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_3632q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3537m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_3631q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3536m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_3630q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3535_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_release_admin_3563q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3595q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3557m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3556m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3558m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3559m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3555m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3553m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3550m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3551m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3554m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3552m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3560m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3549m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6496q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6381_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6520q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6380_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_4836_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_4835_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_4834_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_4833_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5058q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_6964_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_3645q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3648q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_3644q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3648q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_2r_3647q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_phs_shft_busy_reg_phs_shft_busy_3r_3648q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5069m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5070q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_6971_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5059q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5034q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5037q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_4967q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector84_4894_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4963q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4895m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4961q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4872m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4962q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4873m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4964q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_4861_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3576q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3526m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3575q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3524m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3523m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5528m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5611q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5521m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5548q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5114m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5117q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5575q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5529m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_5579q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5538m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_5578q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5537m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_5577q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5536m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5620q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5519m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_5574q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5534m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_5573q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5533m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5572q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5532m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5571q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5531m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5570q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5530m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5054q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5051q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5043q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5041q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5042q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5040q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5041q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5039q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5040q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5038q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5039q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux0_5035_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5038q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux1_5036_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5052q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5050q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5051q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5049q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5050q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5048q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5049q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5047q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5048q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5046q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5047q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5045q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5046q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5044q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5045q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5043q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5044q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5042q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5034q <= int_rdata_valid_1t[0];
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_2t_5037q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_valid_1t_5034q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5101m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5104q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5103q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5104q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5107q <= mmc_seq_done;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5108q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_1r_5107q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5109q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5108q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5535m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5509m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5508m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5507m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5505m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5504m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5111q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_3r_5109q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5110q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_req_sync_v_mmc_seq_done_2r_5108q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_5576q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5518m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5501m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5500m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5499m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5498m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5497m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5496m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5493m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5492m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5491m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5490m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5489m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5488m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5546m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5543m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5545m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5551q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5541m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5484m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5481m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5483m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5482m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5485m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5478m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5479m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5480m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3614q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_3638q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3612q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_3636q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3611q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_3635q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_7959_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_7958_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_7957_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_7956_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_7955_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_7954_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_7953_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_7952_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_7960_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8212q <= ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q));
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8229q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_idle_7206q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8230q <= (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7217q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8087q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8126q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8125q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8124q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_7951_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8114q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_7949_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8113q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_7948_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8112q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_7947_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8111q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_7946_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8110q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_7945_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8109q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_7944_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8108q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_7941_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8107q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_7940_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8106q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_7939_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8105q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_7938_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8123q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_7950_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8104q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_7937_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8103q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_7936_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8102q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_7935_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8101q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_7934_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8100q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_7941_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8099q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_7940_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8098q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_7939_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8097q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_7938_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8096q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_7937_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8095q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_7936_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8122q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_7949_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8094q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_7935_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8093q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_7934_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8121q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_7948_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8120q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_7947_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8119q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_7946_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8118q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_7945_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8117q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_7944_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8116q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_7951_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8115q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_7950_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8128q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8127q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8086q <= (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout);
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_7961m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_op_current_cs_0_7262q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_7908_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_7898_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_7897_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_7896_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_7907_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_7906_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_7905_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_7904_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_7903_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_7902_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_7901_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_7900_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_7899_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_7911_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_7910_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_7909_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_7912_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8174q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_odt_0_8206q <= s_wire_vcc;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_7913_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_7914_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_release_admin_7217q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7193_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7184_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7191_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7189_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7190_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7185_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7188_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7186_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7192_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7187_o;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_2730q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_776q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_758m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_778q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_778q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_782q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_782q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_781q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_781q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_780q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_780q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_779q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_775m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_777q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_744q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_745q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_713q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_682m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_703q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_672m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_702q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_671m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_701q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_670m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_712q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_681m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_711q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_680m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_710q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_679m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_709q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_678m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_708q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_677m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_707q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_676m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_706q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_675m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_705q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_674m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_704q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_673m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_716q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_685m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_715q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_684m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_714q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_683m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_720q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_689m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_0_722q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_691m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_723q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_692m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_760q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_753m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_752q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_r_752q <= phs_shft_busy;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_764q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_757m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_763q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_756m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_762q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_755m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_761q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_754m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_731q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_0_5073q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_730q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_1_5072q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_592q <= s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_widenor0_589_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_728q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3617q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_741q <= wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_739m_dataout;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_695q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6496q;
			ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_694q <= ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_1_6520q;
		end
	end
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1576m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1577m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1578m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1579m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1580m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1581m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1582m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1583m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1584m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1585m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1587m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1588m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1589m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1458m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2820q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1442_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1474m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1442_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1475m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2853q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1442_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1458m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1474m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1475m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1613m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1614m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1615m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1616m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1617m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1618m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1619m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1620m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1621m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1622m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1623m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1624m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1625m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1626m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1627m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1628m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1629m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1630m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1631m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1664m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1680m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1681m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1811m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1914m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1947m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2006m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2039m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2045m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2046m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2047m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2048m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2049m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2050m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2051m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2052m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2053m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2054m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2055m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2056m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2057m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2058m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2059m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2060m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2061m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2062m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2063m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2095m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2111m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2112m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2139m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2140m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2141m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2142m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2143m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2144m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2145m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2146m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2148m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2149m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2150m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2151m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2153m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2154m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2155m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2156m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2157m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2158m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2174m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2196m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2291m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2202m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2292m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2203m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2293m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2204m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2294m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2205m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2295m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2206m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2296m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2207m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2297m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2208m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2298m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2209m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2299m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2210m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2300m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2211m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2302m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2212m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2303m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2213m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2304m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2214m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2305m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2244m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2306m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2245m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2307m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2246m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2308m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2309m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2310m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2327m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2820q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2343m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2344m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2853q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2534m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector256_2408_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2535m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2409_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2536m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2410_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2537m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2411_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2538m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2412_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2539m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2413_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2540m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2414_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2541m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2415_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2542m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2416_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2543m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2417_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2544m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2418_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2545m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2419_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2546m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2420_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2547m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2421_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2548m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2422_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2549m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2423_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2550m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2424_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2551m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2425_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2552m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2426_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2568m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector290_2442_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2584m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector306_2458_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2600m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector322_2475_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2601m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector323_2476_o;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1107m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1436q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1108m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1107m_dataout, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1068q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1080q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1087q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_req_1110q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_done_1370m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1315m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1315m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1329m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1324m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2602m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2479_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1115m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1146q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1116m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1115m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2226m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[3], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2227m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2228m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2229m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[0], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2239m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2226m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2240m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2227m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2241m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2228m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2242m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2229m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2258m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[3], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2259m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2260m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2261m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o[0], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2271m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2258m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2272m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2259m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2273m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2260m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2274m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2261m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2493m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2356_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2494m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2357_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2495m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2358_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2496m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2359_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2615m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2493m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2616m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2494m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2617m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2495m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2618m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2496m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2217m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2218m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2219m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2220m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2221m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2222m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2223m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2224m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2225m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2230m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2217m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2231m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2218m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2232m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2219m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2233m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2220m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2234m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2221m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2235m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2222m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2236m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2223m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2237m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2224m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2238m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2225m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2249m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2250m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2251m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2252m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2253m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2254m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2255m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2256m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2257m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2262m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2249m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2263m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2250m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2264m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2251m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2265m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2252m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2266m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2253m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2267m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2254m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2268m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2255m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2269m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2256m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2270m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2257m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2276m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2277m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2278m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2279m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2280m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2281m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2282m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2283m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2284m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2285m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2286m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2287m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2483m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2346_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2484m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2347_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2485m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2348_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2487m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2349_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2488m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2350_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2489m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2351_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2490m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2352_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2491m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2353_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2492m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2354_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2606m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2483m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2607m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2484m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2608m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2485m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2609m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2487m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2610m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2488m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2611m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2489m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2612m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2490m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2613m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2491m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2614m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2492m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2482m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2345_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2605m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2482m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1176m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1174_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1177m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1174_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1178m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1174_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175_o[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1179m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1170_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1176m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1180m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1170_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1177m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1181m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1170_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1178m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1186m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1179m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1187m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1180m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1188m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1181m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_1701m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_1700_o[0]);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_1846m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_1701m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1125m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[10], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[9], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1127m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[8], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1128m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[7], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1129m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[6], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1130m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[5], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[4], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1132m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[3], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1133m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1134m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1135m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1125m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1136m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1126m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1137m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1127m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1138m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1128m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1139m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1129m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1140m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1130m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1141m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1131m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1142m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1132m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1143m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1133m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1144m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1134m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2481m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2604m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2481m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_1439m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout), ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1546m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1547m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1548m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1549m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1550m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1551m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1552m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1553m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1554m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1555m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1556m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1546m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1547m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1548m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1593m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1549m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1594m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1550m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1595m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1551m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1596m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1552m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1597m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1553m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1598m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1554m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1599m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1555m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1602m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1606m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1731m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1546m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1732m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1547m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1733m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1548m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1734m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1549m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1735m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1550m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1736m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1551m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1737m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1552m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1738m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1553m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1739m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1554m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1740m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1555m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1752m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1849m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1546m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1850m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1547m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1851m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1548m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1852m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1549m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1853m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1550m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1854m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1551m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1855m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1552m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1856m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1553m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1857m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1554m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1858m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1555m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1859m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1556m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1860m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1861m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1862m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1869m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1950m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1546m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1951m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1547m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1952m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1548m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1953m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1549m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1954m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1550m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1955m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1551m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1956m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1552m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1957m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1553m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1554m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1959m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1555m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1960m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1556m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1961m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1963m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1965m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2040m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2041m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2042m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2115m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1546m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2116m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1547m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2117m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1548m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2118m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1549m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2119m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1550m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1551m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1552m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1553m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2123m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1554m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2124m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1555m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2125m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1556m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2198m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2199m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2200m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2497m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[18] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2385_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2498m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[17] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2386_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2499m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[16] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2387_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2500m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[15] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2388_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2501m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[14] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2389_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2502m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[13] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2390_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2503m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[12] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2391_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2504m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[11] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2392_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2505m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[10] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2393_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2506m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[9] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2394_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2507m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[8] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2396_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2508m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2397_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2509m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2398_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2510m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2399_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2511m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2400_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2512m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2401_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2513m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2402_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2514m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2403_o;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2515m_dataout, (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_0_3154_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1_3173_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1203m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1204m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1205m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1206m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1207m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1208m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1209m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1210m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1211m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1212m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1213m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1214m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1215m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1216m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1217m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1218m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1219m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1220m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1221m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1222m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1223m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1224m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1225m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1226m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1227m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1228m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1229m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1230m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1231m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1232m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1234m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1235m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1240m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1241m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1242m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1243m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1244m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1245m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1246m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1247m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1248m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1249m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1250m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1251m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1252m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1253m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1254m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1255m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1240m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1256m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1241m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1257m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1242m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1258m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1243m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1259m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1244m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1260m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1245m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1261m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1246m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1262m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1247m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1263m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1248m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1264m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1249m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1265m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1250m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1266m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1251m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1267m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1252m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1268m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1253m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1269m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1254m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1270m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1255m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1271m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1256m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1272m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1257m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1273m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1258m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1274m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1259m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1275m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1260m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1276m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1261m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1277m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1262m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1278m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1263m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1279m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1264m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1280m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1265m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1281m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1266m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1282m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1267m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1283m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1268m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1284m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1269m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1285m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1270m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1286m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1271m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1287m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1272m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1288m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1273m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1289m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1274m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1290m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1275m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1291m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1276m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1292m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1277m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1293m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1278m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1294m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1279m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1295m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1280m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1296m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1281m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1297m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1282m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1298m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1283m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1299m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1284m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1300m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1285m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1301m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1286m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1302m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1287m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1303m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1288m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1304m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1289m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1305m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1290m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1306m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1291m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1307m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1292m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1308m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1293m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1309m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1294m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1310m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1295m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1311m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1296m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1297m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1313m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1298m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1314m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1299m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1317m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1318m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1319m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1320m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1321m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1322m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1320m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1323m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1321m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1324m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1325m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1322m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1326m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1327m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1323m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1328m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1324m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1330m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1331m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1333m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1334m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1335m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1336m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1337m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1338m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1339m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1340m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1341m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1342m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1343m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1344m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1345m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1346m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1347m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, ~((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1348m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1349m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1350m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_finished_state_2780q === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1371m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1352_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1372m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1353_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1373m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1354_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1374m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1355_o, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1375m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1356_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1376m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1357_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1377m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1358_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1378m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1359_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1379m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1360_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1380m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1361_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1381m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1362_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1382m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1363_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1383m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1364_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1384m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1365_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1385m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1366_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1386m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1371m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1387m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1372m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1388m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1373m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1389m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1374m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1390m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1375m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1391m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1376m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1392m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1377m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1393m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1378m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1394m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1379m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1395m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1380m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1396m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1381m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1397m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1382m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1383m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1384m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1385m_dataout, ~(ctl_cal_req));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2202m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[12] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2203m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[11] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2204m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[10] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2205m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[9] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2206m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[8] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2207m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[7] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2208m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[6] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2209m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[5] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2210m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[4] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2211m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[3] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2212m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[2] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2213m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[1] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_addr_2214m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2244m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243_o[2] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2245m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243_o[1] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_v_ba_2246m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243_o[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9288m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286_o[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9294m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9288m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9409m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9366_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9289m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9295m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9289m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9412m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_9372_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9279m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9386m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_9374_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_mtp_almt_9740m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9739m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_9737_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9241m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_9650_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9569q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9244m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9241m_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9245m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9244m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9247m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9245m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9249m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9247m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8616m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[11] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8617m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[10] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8639q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8618m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[9] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8640q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8619m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8620m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8621m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8622m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8623m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8624m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8625m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8626m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8627m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8616m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8628m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8617m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8629m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8618m_dataout, ~(ctl_cal_req));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8630m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8619m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8631m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8620m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8632m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8621m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8633m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8622m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8634m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8623m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8624m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8625m_dataout, ctl_cal_req);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8637m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8626m_dataout, ctl_cal_req);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9572m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_8741q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9623q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9573m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_8742q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9624q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9574m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_8743q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9625q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9575m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_8744q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9626q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9576m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_8745q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9627q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9577m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_8746q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9628q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9578m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_8747q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9629q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9579m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_8748q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9630q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9588m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9572m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9623q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9589m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9573m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9624q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9590m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9574m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9625q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9591m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9575m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9626q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9592m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9576m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9627q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9593m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9577m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9628q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9594m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9578m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9629q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9595m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_9579m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9630q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9580m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9631q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_7_8741q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9581m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9632q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_6_8742q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9582m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9633q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_5_8743q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9583m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9634q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_4_8744q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9584m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9635q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_3_8745q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9585m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9636q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_2_8746q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9586m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9637q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_1_8747q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9587m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9638q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_result_0_8748q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9596m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9580m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9631q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9597m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9581m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9632q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9598m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9582m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9633q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9599m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9583m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9634q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9600m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9584m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9635q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9601m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9585m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9636q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9602m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9586m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9637q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9603m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a1_9587m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9638q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8762m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8772q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8771q & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8763m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8762m_dataout, ~(ctl_cal_req));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8769m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8780q, ((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8770m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8769m_dataout, ~(ctl_cal_req));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9383m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_9382_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9414m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9383m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9385m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_9380_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9560q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9384m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_9378_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9559q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9675m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_9645_dataout, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9676m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9677m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9678m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9679m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9680m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9681m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9682m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9683m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9684m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9685m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9686m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9687m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9688m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9689m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9690m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9691m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9692m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_9647_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9693m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_9645_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9675m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9694m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9676m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9695m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9677m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9696m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9678m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9697m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9679m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9698m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9680m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9699m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9681m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9700m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9682m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9701m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9683m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9702m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9684m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9703m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9685m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9704m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9686m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9705m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9687m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9706m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9688m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9707m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9689m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9708m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9690m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9709m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9691m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9710m_dataout = ((~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o) === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_9647_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9692m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9711m_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9567q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_9650_dataout), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9739m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10181_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_correct_almt_9622q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9809m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[18] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9810m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[17] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9811m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[16] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9812m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[15] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9813m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[14] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9814m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[13] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9815m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[12] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9816m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[11] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9817m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[10] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9818m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[9] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9819m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9820m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9821m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9822m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9823m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9824m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9825m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9826m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9827m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9809m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9828m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9810m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9829m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9811m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9830m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9812m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9831m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9813m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9832m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9814m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9833m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9815m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9834m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9816m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9835m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9817m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9836m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9818m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9837m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9819m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9838m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9820m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9839m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9821m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9840m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9822m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9841m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9823m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9842m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9824m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9843m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9825m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9844m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9826m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9845m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9827m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9846m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9828m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9847m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9829m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9848m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9830m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9849m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9831m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9850m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9832m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9851m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9833m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9852m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9834m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9853m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9835m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9854m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9836m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9855m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9837m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9856m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9838m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9857m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9839m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9858m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9840m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9859m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9841m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9860m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9842m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9861m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9843m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9862m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9844m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9863m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9845m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9864m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9846m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9865m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9847m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9866m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9848m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9867m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9849m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9868m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9850m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9869m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9851m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9870m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9852m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9871m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9853m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9872m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9854m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9873m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9855m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9874m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9856m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9875m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9857m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9876m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9858m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9877m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9859m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9878m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9860m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9879m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9861m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9880m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9862m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9283m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10181_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9284m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10181_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282_o[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9290m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9291m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9296m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9290m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9297m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9291m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9410m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9369_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9411m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9370_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9376m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9413m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9376m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9444m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_reissue_cmd_req_9413m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9257m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9258m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9259m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9260m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9261m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9262m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9263m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9264m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9265m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9266m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9267m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9268m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9269m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9270m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9271m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9272m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9273m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9274m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9275m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9276m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9277m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9278m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9292m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9293m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9298m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9299m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9302m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9303m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9304m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9305m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9306m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9307m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9308m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9309m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9310m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9311m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9312m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9313m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9314m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9315m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9316m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9317m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9318m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9319m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9320m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9321m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9322m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9323m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9387m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9325_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9388m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9327_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9389m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9329_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9390m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9331_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9391m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9332_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9392m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9334_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9393m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9336_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9394m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9338_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9395m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9340_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9396m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9343_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9397m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9345_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9398m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9346_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9399m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9348_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9400m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9350_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9401m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9352_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9402m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9354_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9403m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9356_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9404m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9358_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9405m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9360_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9406m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9361_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9407m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9363_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9408m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9364_o : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9418m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9387m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9419m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9388m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9420m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9389m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9421m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9390m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9422m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9391m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9423m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9392m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9424m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9393m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9425m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9394m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9426m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9395m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9427m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9396m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9428m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9397m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9429m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9398m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9430m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9399m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9431m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9400m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9432m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9401m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9433m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9402m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9434m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9403m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9435m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9404m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9436m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9405m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9437m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9406m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9438m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9407m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9439m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_hold_state_9561q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9408m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9448m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9418m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9449m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9419m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9450m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9420m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9451m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9421m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9452m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9422m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9453m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9423m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9454m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9424m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9455m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9425m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9426m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9457m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9427m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9458m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9428m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9459m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9429m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9460m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9430m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9461m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9431m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9462m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9432m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9463m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9433m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9464m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9434m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9465m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9435m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9466m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9436m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9467m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9437m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9468m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9438m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9469m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9439m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9492m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9448m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9493m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9449m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9494m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9450m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9495m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9451m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9496m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9452m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9497m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9453m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9498m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9454m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9499m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9455m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9500m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9456m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9501m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9457m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9502m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9458m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9503m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9459m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9504m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9460m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9505m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9461m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9506m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9462m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9507m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9463m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9508m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9464m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9509m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9465m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9510m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9466m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9511m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9467m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9512m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9468m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9513m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9469m_dataout, ~(ctl_cal_req));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8653m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[15] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8654m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[14] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8655m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[13] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8656m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[12] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8657m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[11] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8658m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[10] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8659m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[9] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8660m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8661m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8662m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8663m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8664m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8665m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8666m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8667m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8668m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8653m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8669m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8654m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8670m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8655m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8671m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8656m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8672m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8657m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8673m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8658m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8674m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8659m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8675m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8660m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8676m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8661m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8677m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8662m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8678m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8663m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8679m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8664m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8680m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8665m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8681m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8666m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8682m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8667m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8683m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8668m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8684m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8669m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8685m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8670m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8686m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8671m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8687m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8672m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8688m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8673m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8689m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8674m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8690m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8675m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8691m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8676m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8692m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8677m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8693m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8678m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8694m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8679m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8695m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8680m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8696m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8681m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8697m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8682m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_8778m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_9055q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_8775_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_8779m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_clear_8778m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8776m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8781q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_8775_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8777m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8776m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9789m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9790m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9791m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9792m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9793m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9794m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9795m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9796m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9801m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9789m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9802m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9790m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9803m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9791m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9804m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9792m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9805m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9793m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9806m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9794m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9807m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9795m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9808m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9796m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9881m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9801m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9882m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9802m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9883m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9803m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9884m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9804m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9885m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9805m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9886m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9806m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9887m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9807m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9888m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9808m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9889m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9881m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9890m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9882m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9891m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9883m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9892m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9884m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9893m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9885m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9894m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9886m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9895m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9887m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9896m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_9888m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9788m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9800m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9788m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9897m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9800m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8758m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8771q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_ack_8739q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8759m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_waiting_for_ack_8758m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4718m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4719m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4720m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4721m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4722m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4723m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4724m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4725m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4744m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4718m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4745m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4719m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4746m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4720m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4747m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4721m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4748m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4722m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4749m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4723m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4750m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4724m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4751m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4725m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4790m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4744m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4791m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4745m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4792m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4746m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4793m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4747m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4794m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4748m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4795m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4749m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4796m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4750m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4797m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4751m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5627_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5637m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5628_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5638m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_5629_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5639m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_5630_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5640m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_5631_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5641m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_5632_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5642m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_5633_o;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5643m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_5634_o;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_5644m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_5635_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3438m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3458m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3438m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3325m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3326m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3327m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3328m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3329m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3409m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3410m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3411m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3412m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3413m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5099m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5098_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_5576q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5100m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5098_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5101m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_r_5100m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_start_5576q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3658m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3659m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_3651_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4965q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3658m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3652m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_2_5577q : pll_measure_clk_index[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3653m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_1_5578q : pll_measure_clk_index[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3654m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_0_5579q : pll_measure_clk_index[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3655m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_3651_dataout === 1'b1) ? pll_resync_clk_index[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3652m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3656m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_3651_dataout === 1'b1) ? pll_resync_clk_index[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3653m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3657m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_3651_dataout === 1'b1) ? pll_resync_clk_index[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_3654m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_3660m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5620q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_3661m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_3651_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4964q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_3660m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5063m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5070q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5059q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5066m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5063m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5068m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_poa_lat_dec_1x_5066m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3308m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout), int_rdata_valid_1t[0]);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3322m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3308m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3527m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_rdata_valid_lat_dec_3322m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3257m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q : (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_4967q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3258m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3259m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ac_access_req_4967q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3260m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3261m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3262m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5768m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5769m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5770m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5771m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5772m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5773m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5774m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5775m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5776m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_4_6481q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5777m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_3_6482q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5778m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_0_2_6483q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5779m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5780m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5781m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5782m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5783m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5784m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5785m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5786m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5802m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5806m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5768m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5807m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5769m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5808m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5770m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5809m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5771m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5810m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5772m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5811m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5773m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5812m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5774m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5813m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5775m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5814m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_4_6492q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5776m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5815m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_1_3_6493q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5777m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5816m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5778m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5817m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5779m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5818m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5780m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5819m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5781m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5820m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5782m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5821m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5783m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5822m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5784m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5823m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5785m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5824m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5786m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5840m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5802m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5844m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5806m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5845m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5807m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5846m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5808m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5847m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5809m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5848m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5810m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5849m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5811m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5850m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5812m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5851m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_5_6503q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5813m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5852m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5814m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5853m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_3_6505q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5815m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5854m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_2_2_6506q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5816m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5855m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5817m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5856m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5818m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5857m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5819m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5858m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5820m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5859m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5821m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5860m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5822m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5861m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5823m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5862m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5824m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5878m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5840m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5882m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5844m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5883m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5845m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5884m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5846m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5885m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5847m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5886m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5848m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5887m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5849m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5888m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5850m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5889m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_5_6514q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5851m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5890m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5852m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5891m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_btp_addr_array_3_3_6516q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5853m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5892m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5854m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5893m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5855m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5894m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5856m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5895m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5857m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5896m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5858m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5897m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5859m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5898m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5860m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5899m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5861m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5900m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5862m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5916m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5878m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5927m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5882m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5928m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5883m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5929m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5884m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5930m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5885m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5931m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5886m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5932m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5887m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5933m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5888m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5934m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5889m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5935m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5890m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5936m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5891m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5937m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5892m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5938m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5893m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5939m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5894m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5940m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5895m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5941m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5896m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5942m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5897m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5943m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5898m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5944m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5899m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5945m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5900m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5961m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5916m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5981m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5927m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5982m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5928m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5983m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5929m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5984m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5930m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5985m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5931m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5986m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5932m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5987m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5933m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5988m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5934m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5989m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5935m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5990m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5936m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5991m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5937m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5992m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5938m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5993m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5939m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5994m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5940m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5995m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5941m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5996m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5942m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5997m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5943m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5998m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5944m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5999m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5945m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6015m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5961m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6029m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6030m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6031m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6032m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6033m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6034m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6035m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6036m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6037m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6038m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_addr_6020m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6039m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6040m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6041m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6042m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6043m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6044m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6045m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6046m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6047m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6063m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6088m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6029m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6089m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6030m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6090m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6031m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6091m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6032m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6092m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6033m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6093m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6034m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6094m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6035m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6095m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6036m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6096m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6037m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6097m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6038m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6098m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6039m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6099m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6040m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6100m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6041m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6101m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6042m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6102m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6043m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6103m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6044m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6104m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6045m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6105m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6046m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6106m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6047m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6063m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6125m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6088m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6126m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6089m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6127m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6090m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6128m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6091m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6129m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6092m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6130m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6093m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6131m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6094m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6132m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6095m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6133m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6096m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6134m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6097m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6135m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6098m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6136m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6099m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6137m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6100m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6138m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6101m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6139m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6102m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6140m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6103m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6141m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6104m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6142m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6105m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6143m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6106m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6159m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6122m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6167m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6168m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6169m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6185m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6201m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6029m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6202m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6030m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6203m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6031m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6204m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6032m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6205m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6033m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6206m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6034m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6207m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6035m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6208m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6036m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6209m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6167m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6210m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6168m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6211m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6169m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6212m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6040m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6213m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6041m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6214m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6042m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6215m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6043m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6216m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6044m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6217m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6045m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6218m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6046m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6219m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6047m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6235m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6185m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6240m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6241m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6242m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6246m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6029m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6247m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6030m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6248m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6031m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6249m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6032m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6250m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6033m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6251m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6034m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6252m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6035m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6253m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6240m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6254m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6241m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6255m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6242m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6256m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6169m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6257m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6040m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6258m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6041m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6259m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6042m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6260m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6043m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6261m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6044m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6262m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6045m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6263m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6046m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6264m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6047m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6280m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6063m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5707m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5708m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5709m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5710m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5711m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5712m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5717m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5707m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5718m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5708m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5719m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5709m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5720m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5710m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5721m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5711m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5722m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5712m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5739m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5707m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5717m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5740m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5708m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5718m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5741m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5709m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5719m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5742m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5710m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5720m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5743m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5711m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5721m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5744m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5712m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5722m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6328m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5739m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5707m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6329m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5740m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5708m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6330m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5741m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5709m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6331m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5742m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5710m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6332m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5743m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5711m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_6333m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5744m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_state_5712m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5661m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5662m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660_o[1], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5681m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5661m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5682m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_burst_count_5662m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6302_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3387m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3364_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3418m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_0_6896_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3212q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3437m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3418m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3457m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3437m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3536m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3387m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3537m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3457m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3330m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3331m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3332m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3333m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3334m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3335m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3336m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3337m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3379m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3380m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3381m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3382m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3383m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3384m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3385m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3386m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3401m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3379m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3402m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3380m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3403m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3381m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3404m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3382m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3405m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3383m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3406m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3384m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3407m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3385m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3408m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3386m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4426m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4427m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4428m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4429m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4430m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4431m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4432m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4433m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4446m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4426m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4447m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4427m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4448m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4428m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4449m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4429m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4450m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4430m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4451m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4431m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4452m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4432m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4453m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4433m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4454m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4446m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4455m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4447m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4448m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4457m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4449m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4458m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4450m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4459m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4451m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4460m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4452m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4461m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4453m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4528m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4529m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4530m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4531m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4532m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4533m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4534m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4535m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4562m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4528m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4563m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4529m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4564m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4530m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4565m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4531m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4566m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4532m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4567m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4533m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4568m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4534m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4569m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4535m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4571m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4562m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4572m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4563m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4573m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4564m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4574m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4565m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4575m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4566m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4576m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4567m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4577m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4568m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4578m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4569m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4734m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4735m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4736m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4737m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4738m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4739m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4740m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4741m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4761m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4734m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4762m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4735m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4763m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4736m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4764m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4737m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4765m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4738m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4766m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4739m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4767m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4740m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4768m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4741m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4769m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4761m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4770m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4762m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4771m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4763m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4772m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4764m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4773m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4765m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4774m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4766m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4775m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4767m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4776m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4768m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5723m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[8];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5724m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5725m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5726m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5727m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5728m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5729m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5730m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[1];
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5731m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5723m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5732m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5724m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5733m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5725m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5734m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5726m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5735m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5727m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5736m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5728m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5737m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5729m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5738m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5730m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_relax_6399q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5917m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[8], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5918m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[7], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5919m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[6], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5920m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[5], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5921m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[4], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5922m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[3], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5923m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[2], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5924m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[1], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5962m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5917m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5963m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5918m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5964m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5919m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5965m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5920m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5966m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5921m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5967m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5922m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5968m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5923m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5969m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5924m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5970m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5962m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5971m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5963m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5972m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5964m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5973m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5965m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5974m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5966m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5975m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5967m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5976m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5968m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5977m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5969m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6023m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[6], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6024m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[3], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6025m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[2], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6026m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[1], ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6066m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6023m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6067m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6024m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6068m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6025m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6069m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6026m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6070m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5962m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6071m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5963m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6072m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6066m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6073m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5965m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6074m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5966m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6075m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6067m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6076m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6068m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6077m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6069m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6078m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6070m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6071m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6080m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6072m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6081m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6073m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6082m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6074m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6083m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6075m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6084m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6076m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6085m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6077m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6166m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o[5], s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6186m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6166m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6191m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5962m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6192m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5963m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6193m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6066m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6194m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6186m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6195m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5966m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6196m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5967m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6197m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5968m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6198m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6069m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_curr_byte_ln_dis_4353m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_1_3212q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_byte_lanes_0_3561q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3215m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3216m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3217m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3218m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3219m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3220m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3221m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3222m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3223m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3224m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3225m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3226m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3227m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3228m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3215m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3229m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3216m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3230m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3217m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3231m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3218m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3232m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3219m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3233m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3220m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3234m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3221m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3235m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3222m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3236m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3223m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3237m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3224m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3238m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3225m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3239m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3226m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3240m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_req_3208q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3227m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3242m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3243m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3244m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3245m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3246m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3247m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3248m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3249m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3250m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3251m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3252m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3253m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3254m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3266m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3267m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3268m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3269m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3270m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3271m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3272m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3273m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3274m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3275m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3276m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3277m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3278m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3281m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3282m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3283m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3284m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3285m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3286m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3287m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3288m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3289m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3290m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3291m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3292m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3293m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3295m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3281m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3296m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3282m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3297m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3283m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3298m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3284m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3299m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3285m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3300m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3286m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3301m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3287m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3302m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3288m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3303m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3289m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3304m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3290m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3305m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3291m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3306m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3292m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3307m_dataout = (int_rdata_valid_1t[0] === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3293m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3309m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3295m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3310m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3296m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3311m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3297m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3312m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3298m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3313m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3299m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3314m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3300m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3315m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3301m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3316m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3302m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3317m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3303m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3318m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3304m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3319m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3305m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3320m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3306m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3321m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3307m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3338m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3339m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3340m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3341m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3342m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3343m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3344m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3345m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3346m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3347m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3348m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3349m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3350m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3351m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3338m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3352m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3339m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3353m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3340m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3354m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3341m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3355m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3342m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3356m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3343m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3357m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3344m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3358m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3345m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3359m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3346m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3360m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3347m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3361m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3348m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3362m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3349m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3363m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_rd_lat_setup_3568q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3350m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3366m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3367m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(int_rdata_valid_1t[0]));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3368m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, int_rdata_valid_1t[0]);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3369m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3370m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3371m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3372m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3373m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3374m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3375m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3376m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3377m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(int_rdata_valid_1t[0]));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3378m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(int_rdata_valid_1t[0]));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3388m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3366m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3389m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3367m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3390m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3368m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3391m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3369m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3392m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3370m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3393m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3371m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3394m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3372m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3395m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3373m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3396m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3374m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3397m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3375m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3398m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3376m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3399m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3377m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3400m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3378m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3424m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3425m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3426m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3427m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3428m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3429m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3430m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3431m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3432m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3433m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3434m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3435m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3436m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3444m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3424m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3445m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3425m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3446m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3426m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3447m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3427m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3448m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3428m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3449m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3429m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3450m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3430m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3451m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3431m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3452m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3432m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3453m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3433m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3454m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3434m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3455m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3435m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3456m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3436m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3459m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3460m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3461m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3462m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3463m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3464m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3465m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3466m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3467m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3468m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3469m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3470m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3471m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5071q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3472m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3473m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3474m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3475m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3476m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3477m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3478m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3479m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3480m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3481m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3482m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3483m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3484m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5622q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3548m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3494_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3549m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3495_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3550m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3496_o, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3551m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3497_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3552m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3498_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3553m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3499_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3554m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3500_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3555m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3501_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3556m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3502_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3557m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3503_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3558m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3504_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3559m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3505_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3560m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3506_o, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5680m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_5978m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_mtp_6400q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6021m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6064m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6021m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6160m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6064m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6161m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6160m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6190m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q, (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_0_7044_dataout & ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5697q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5698q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6236m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_rdv_6401q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6190m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6238m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6239m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6238m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6243m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_wd_lat_6403q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6239m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_5714m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713_o[1], ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6022m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_5714m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6065m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6022m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_5714m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6162m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6065m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_5714m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6163m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_last_state_s_ac_read_poa_mtp_6402q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_5714m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6162m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6382m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_6163m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_count_5714m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4498m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4499m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4500m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4501m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4524m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4498m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4525m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4499m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4526m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4500m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4527m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4501m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4558m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4524m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4559m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4525m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4560m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4526m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4561m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4527m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4600m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4558m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4601m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4559m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4602m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4560m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4603m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4561m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5473m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5267_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5535m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_large_drift_seen_5473m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5217m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5218m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5219m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5220m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5221m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5222m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5234m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5217m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5235m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5218m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5236m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5219m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5237m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5220m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5238m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5221m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5239m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5222m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5458m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5234m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5459m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5235m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5460m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5236m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5461m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5237m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5462m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5238m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5463m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_5239m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5216m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5233m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5216m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5134m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5135m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5136m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5137m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5138m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5139m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5140m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5208m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5134m_dataout : (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o[7]);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5209m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5135m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5210m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5136m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5211m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5137m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5212m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5138m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5213m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5139m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5214m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5140m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5225m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5208m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5134m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5226m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5209m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5135m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5227m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5210m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5136m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5228m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5211m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5137m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5229m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5212m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5138m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5230m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5213m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5139m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5231m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5214m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5140m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5249m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5225m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5134m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5250m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5226m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5135m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5251m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5227m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5136m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5252m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5228m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5137m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5253m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5229m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5138m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5254m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5230m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5139m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5255m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5231m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5140m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5503m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5437_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5134m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5504m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5438_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5135m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5505m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5439_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5136m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5506m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5440_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5137m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5507m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5441_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5138m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5508m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5442_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5139m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5509m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5443_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5140m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5170m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_mimic_sample_5551q), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5453m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5170m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5518m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mmc_start_5453m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4381m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4382m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4383m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4384m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4385m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4386m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4481m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4482m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4483m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4484m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4485m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4486m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q, ~((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4492m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4481m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4493m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4482m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4494m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4483m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4495m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4484m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4496m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4485m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4497m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4486m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4518m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4492m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4519m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4493m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4520m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4494m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4521m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4495m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4522m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4496m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4523m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4497m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4552m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4518m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4553m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4519m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4554m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4520m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4555m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4521m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4556m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4522m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4557m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4523m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4594m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4552m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4595m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4553m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4596m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4554m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4597m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4555m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4598m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4556m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4599m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4557m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4619m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4620m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4621m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4622m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4623m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4624m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4628m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4629m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4630m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4631m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4632m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4633m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4628m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4629m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4637m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4630m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4638m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4631m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4639m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4632m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4640m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4633m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_ack_5069m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5060m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_5070q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5062m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_en_5059q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5060m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5065m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5062m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_poa_block_sig_poa_state_5084q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5067m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_state_5065m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5144m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[8] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5145m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[7] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5146m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[6] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5147m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5148m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5149m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5150m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5151m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5171m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5144m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5172m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5145m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5173m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5146m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5174m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5147m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5175m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5148m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5176m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5149m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5177m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5150m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5178m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5151m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5126m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5127m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5128m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5129m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5130m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5131m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5132m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5133m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5273m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5274m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5275m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5276m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272_o[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5277m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272_o[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5279m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5273m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[7];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5280m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5274m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[6];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5281m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5275m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[5];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5282m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5276m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[4];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5283m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_large_drift_seen_5610q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5277m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[3];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5284m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5279m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5126m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5285m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5280m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5127m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5286m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5281m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5128m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5287m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5282m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5129m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5288m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5283m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5130m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5289m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5131m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5290m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5132m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5291m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5133m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5310m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[8] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5126m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5311m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5127m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5312m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5128m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5313m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5129m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5314m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5130m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5315m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5131m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5316m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5132m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5317m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5133m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5318m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5310m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5319m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5311m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5320m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5312m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5321m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5313m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5322m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5314m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5323m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5315m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5324m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5316m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5325m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5317m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5362m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5318m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5126m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5363m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5319m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5127m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5364m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5320m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5128m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5365m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5321m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5129m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5366m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5322m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5130m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5367m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5323m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5131m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5368m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5324m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5132m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5369m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5325m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5133m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5495m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5428_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5126m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5496m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5429_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5127m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5497m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5430_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5128m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5498m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5431_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5129m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5499m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5432_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5130m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5500m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5433_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5131m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5501m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5434_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5132m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5502m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5435_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5133m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rewind_direction_4874m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4693m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4681m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4777m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4895m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4488m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4479_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4504m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4488m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4538m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4504m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4580m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4538m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4872m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4580m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4505m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4539m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4505m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4581m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4539m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4873m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4581m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5118m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5119m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5120m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5121m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5122m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5123m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5124m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5125m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5326m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[8] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5118m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5327m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5119m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5328m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5120m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5329m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5121m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5330m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5122m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5331m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5123m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5332m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5124m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5333m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5125m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5334m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5326m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5335m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5327m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5336m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5328m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5337m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5329m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5338m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5330m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5339m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5331m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5340m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5332m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5341m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5333m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5370m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5334m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5118m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5371m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5335m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5119m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5372m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5336m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5120m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5373m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5337m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5121m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5374m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5338m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5122m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5375m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5339m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5123m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5376m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5340m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5124m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5377m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5341m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5125m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5487m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5419_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5118m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5488m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5420_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5119m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5489m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5421_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5120m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5490m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5422_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5121m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5491m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5423_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5122m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5492m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5424_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5123m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5493m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5425_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5124m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5494m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5426_o : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5125m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4680m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4692m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4680m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4715m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4692m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4653m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rewind_direction_4966q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4859m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_inc_dec_n_4653m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4634m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_3644q), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4654m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4634m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4760m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4806m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4760m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3523m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3524m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3526m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4951q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4676m_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4677m_dataout, (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q)), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4678m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4683m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4953q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4684m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4954q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4685m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4955q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4686m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4687m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4957q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4676m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4688m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4958q : (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4689m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4959q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4677m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4690m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4960q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4678m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4706m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4683m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4953q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4707m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4684m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4954q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4708m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4685m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4955q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4709m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4686m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4956q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4710m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4687m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4957q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4711m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4688m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4958q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4712m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4689m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4959q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4713m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4690m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4960q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4360m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3575q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3576q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4361m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_reset_cdvw_3575q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3576q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4363m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4360m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4364m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4361m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4365m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_cdvw_calc_3576q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4367m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4363m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4368m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4369m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_s_rsc_test_phase_3572q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4370m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4371m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4372m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4373m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4364m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4374m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4375m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4365m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4376m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4377m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4378m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_idle_4906q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4387m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4388m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4389m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4390m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4391m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4392m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4393m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4394m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4395m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4396m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4397m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4398m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4400m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4401m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4402m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4403m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4404m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4405m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4406m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4407m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4408m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4409m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4410m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4411m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4414m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4415m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4416m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4417m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4418m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4419m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4420m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4421m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4422m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4423m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4424m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4425m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4434m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4414m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4435m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4415m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4436m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4416m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4437m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4417m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4438m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4418m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4439m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4419m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4440m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4420m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4441m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4421m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4442m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4422m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4443m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4423m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4444m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4424m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4445m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4425m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4462m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4434m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4463m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4435m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4464m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4436m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4465m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4437m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4466m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4438m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4467m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4439m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4468m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4440m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4469m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4441m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4470m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4442m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4471m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4443m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4472m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4444m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4473m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_flush_datapath_4927q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4445m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4489m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4491m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4506m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4507m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4489m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4508m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4509m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4510m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_chkd_all_dq_pins_4912q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4511m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4512m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4513m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4491m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4514m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4515m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4516m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4517m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4540m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4506m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4541m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4507m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4542m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4508m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4543m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4509m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4544m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4510m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4545m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4511m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4546m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4512m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4547m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4513m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4548m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4514m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4549m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4515m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4550m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4516m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4551m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4517m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4582m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4540m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4583m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4541m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4584m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4542m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4585m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4543m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4586m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4544m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4587m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4545m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4588m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4546m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4589m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4547m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4590m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4548m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4591m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4549m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4592m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4550m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4593m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4551m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4641m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4642m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4643m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4644m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4645m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4646m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4647m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4648m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4649m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4650m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4651m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4652m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4656m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4657m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4658m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4659m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4660m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4661m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4662m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4663m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4664m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4665m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4666m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4667m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_cdvw_calc_4911q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4681m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4682m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4694m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4681m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4695m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4696m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4697m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4698m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4699m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4700m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4701m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4702m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4703m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4704m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4682m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4705m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4742m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4743m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4778m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4742m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4779m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4415m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4780m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4416m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4781m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4417m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4782m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4418m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4783m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4743m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4784m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4420m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4785m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4421m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4786m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4422m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4787m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4423m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4788m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4424m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4789m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_seek_cdvw_4930q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4425m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5665m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5666m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5667m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5668m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5669m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5670m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5665m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5671m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5666m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5672m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5667m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5673m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5668m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5674m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5669m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5675m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5670m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5676m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5671m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5677m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5672m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5678m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5673m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5679m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_5674m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4536m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_0_6931_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4570m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4536m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4604m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4570m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4875m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_4604m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_ack_5528m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5465_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5457m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5521m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5457m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5114m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mmc_seq_value_r_5115q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5529m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5466_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5541m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5543m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5545m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_last_state_5546m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5309m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5361m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5309m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5621q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5361m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5520m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_inc_dec_n_5456m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5474m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q === 1'b1) ? pll_resync_clk_index[2] : pll_measure_clk_index[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5475m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q === 1'b1) ? pll_resync_clk_index[1] : pll_measure_clk_index[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5476m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q === 1'b1) ? pll_resync_clk_index[0] : pll_measure_clk_index[0];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5536m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5474m_dataout : pll_measure_clk_index[2];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5537m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5475m_dataout : pll_measure_clk_index[1];
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5538m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_select_5476m_dataout : pll_measure_clk_index[0];
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5360m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5387m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5360m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5397m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5387m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5519m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5455_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5232m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q), ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5256m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4676m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5257m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5258m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5232m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5259m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4678m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5467m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_6990_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5470m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5257m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5472m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5259m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5530m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5467m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5531m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5469_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5532m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5470m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5533m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5471_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5534m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5472m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5152m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5153m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5154m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5155m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5156m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5157m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5158m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5159m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5160m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5152m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5162m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5153m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5163m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5154m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5164m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5155m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5165m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5156m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5166m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5157m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5167m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5158m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5168m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5159m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5169m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5160m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5179m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5180m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5181m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5182m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5183m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5184m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5185m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5186m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5187m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5189m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5190m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5191m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5192m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5193m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5194m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5195m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5196m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5197m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_calc_5552q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5223m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5224m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5240m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5241m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5242m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5243m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5244m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5245m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5246m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5223m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5247m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5248m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5224m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5292m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5293m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5294m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5295m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5296m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5297m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5298m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5299m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5300m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_cdvw_drift_5565q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5342m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5343m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5344m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5345m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5346m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5347m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5348m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5349m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5350m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5351m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5342m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5352m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5343m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5353m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5344m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5354m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5345m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5355m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5346m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5356m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5347m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5357m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5348m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5358m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5349m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5359m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5350m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5378m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5351m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5379m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5352m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5380m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5353m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5381m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5354m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5382m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5355m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5383m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5356m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5384m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5357m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5385m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5358m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5386m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_last_state_s_trk_adjust_resync_5553q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5359m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5378m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5379m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5380m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5401m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5381m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5402m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5382m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5403m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5383m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5404m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5384m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5405m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5385m_dataout, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5406m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5386m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_end_3662q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5477m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5407_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5478m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5408_o, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5479m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5409_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5480m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5410_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5481m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5411_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5482m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5412_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5483m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5413_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5484m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5414_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5485m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5416_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3419m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout === 1'b1) ? ctl_rdata[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_4_3635q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3420m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout === 1'b1) ? ctl_rdata[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_3_3636q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3421m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout === 1'b1) ? ctl_rdata[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_2_3637q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3422m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout === 1'b1) ? ctl_rdata[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_1_3638q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3423m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout === 1'b1) ? ctl_rdata[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_wd_lat_0_3639q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3439m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3419m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3440m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3420m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3441m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3421m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3442m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3422m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3443m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_wd_lat_3423m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_adv_wd_lat_3569q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_addr_6020m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_mtp_almt_3210q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_aligned_3280m_dataout, ((~ ctl_rdata[0]) & (~ ctl_rdata[16])), int_rdata_valid_1t[0]);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3854m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_3670_o & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3855m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3856m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3857m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3858m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3859m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3860m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3861m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3862m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3863m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3864m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3865m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3866m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3867m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3868m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3869m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3870m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3871m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3872m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3873m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3874m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3875m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3876m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3877m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3878m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3879m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3880m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3881m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3882m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3883m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3884m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3885m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3886m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3887m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3888m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3889m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3890m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3891m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3892m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3893m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3894m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3895m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3896m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3897m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3898m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3899m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3900m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3901m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3902m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3903m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3904m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3905m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3906m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3907m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3908m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3909m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3910m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3911m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3854m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3912m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3855m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3913m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3856m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3914m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3857m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3915m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3858m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3916m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3859m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3917m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3860m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3918m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3861m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3919m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3862m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3920m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3863m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3921m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3864m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3922m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3865m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3923m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3866m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3924m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3867m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3925m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3868m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3926m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3869m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3927m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3870m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3928m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3871m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3929m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3872m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3930m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3873m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3931m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3874m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3932m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3875m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3933m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3876m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3934m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3877m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3935m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3878m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3936m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3879m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3937m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3880m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3938m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3881m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3939m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3882m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3940m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3883m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3941m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3884m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3942m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3885m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3943m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3886m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3944m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3887m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3945m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3888m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3946m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3889m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3947m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3890m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3948m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3891m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3949m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3892m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3950m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3893m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3951m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3894m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3952m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3895m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3953m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3896m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3954m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3897m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3955m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3898m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3956m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3899m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3957m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3900m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3958m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3901m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3959m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3902m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3960m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3903m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3961m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3904m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3962m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3905m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3963m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3906m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3964m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3907m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3965m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3908m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3966m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3909m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3967m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3805m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3968m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3806m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3969m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3807m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3970m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3808m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3971m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3809m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3972m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3810m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3973m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3811m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3974m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3812m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3975m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3813m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3976m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3814m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3977m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3815m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3978m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3816m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3979m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3817m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3980m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3818m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3981m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3819m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3982m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3820m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3983m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3821m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3984m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3822m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3985m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3823m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3986m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3824m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3987m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3825m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3988m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3826m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3989m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3827m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3990m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3828m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3991m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3829m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3992m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3830m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3993m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3831m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3994m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3832m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3995m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3833m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3996m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3834m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3997m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3847m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3998m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3848m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3999m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3849m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4000m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3850m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4001m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3851m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4002m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3852m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4003m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3835m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4004m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3910m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4005m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3843m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4006m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3844m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4007m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q, ~(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4008m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3836m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4009m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3837m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4010m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3705m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4011m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3706m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4012m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3707m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4013m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3708m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4014m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3709m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4020m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_55_4244q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3911m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4021m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_54_4245q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3912m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4022m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_53_4246q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3913m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4023m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_52_4247q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3914m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4024m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_51_4248q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3915m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4025m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_50_4249q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3916m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4026m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_49_4250q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3917m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4027m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_48_4251q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3918m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4028m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_47_4252q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3919m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4029m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_46_4253q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3920m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4030m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_45_4254q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3921m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4031m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_44_4255q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3922m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4032m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_43_4256q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3923m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4033m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_42_4257q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3924m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4034m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_41_4258q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3925m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4035m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_40_4259q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3926m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4036m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_39_4260q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3927m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4037m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_38_4261q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3928m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4038m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_37_4262q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3929m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4039m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_36_4263q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3930m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4040m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_35_4264q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3931m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4041m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_34_4265q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3932m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4042m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_33_4266q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3933m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4043m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_32_4267q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3934m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4044m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_31_4268q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3935m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4045m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_30_4269q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3936m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4046m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_29_4270q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3937m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4047m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_28_4271q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3938m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4048m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_27_4272q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3939m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4049m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_26_4273q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3940m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4050m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_25_4274q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3941m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4051m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_24_4275q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3942m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4052m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_23_4276q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3943m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4053m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_22_4277q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3944m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4054m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_21_4278q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3945m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4055m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_20_4279q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3946m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4056m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_19_4280q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3947m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4057m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_18_4281q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3948m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4058m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_17_4282q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3949m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4059m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_16_4283q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3950m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4060m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_15_4284q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3951m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4061m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_14_4285q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3952m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4062m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_13_4286q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3953m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4063m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_12_4287q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3954m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4064m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_11_4288q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3955m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4065m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_10_4289q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3956m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4066m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_9_4290q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3957m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4067m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_8_4291q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3958m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4068m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_7_4292q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3959m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4069m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_6_4293q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3960m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4070m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_5_4294q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3961m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4071m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_4_4295q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3962m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4072m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_3_4296q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3963m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4073m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_2_4297q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3964m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4074m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_1_4298q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3965m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4075m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3966m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4076m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3967m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4077m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3968m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4078m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3969m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3970m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4080m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3971m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4081m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3972m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4082m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3973m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4083m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3974m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4084m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3975m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4085m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3976m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4086m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3977m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4087m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3978m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4088m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3979m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4089m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3980m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4090m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3981m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4091m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3982m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4092m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3983m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4093m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3984m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4094m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3985m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4095m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3986m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4096m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3987m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4097m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3988m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4098m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3989m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4099m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3990m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4100m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3991m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4101m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3992m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4102m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3993m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4103m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3994m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4104m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3995m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4105m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3996m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4106m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3997m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4107m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3998m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4108m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_3999m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4109m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4000m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4110m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4001m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4111m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4002m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4112m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4003m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4113m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4004m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4114m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4005m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4115m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4006m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4116m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4007m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4117m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4008m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4118m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4009m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4119m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4010m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4011m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4012m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4013m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4123m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4014m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4129m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4020m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4130m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4021m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4022m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4132m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4023m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4133m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4024m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4134m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4025m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4135m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4026m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4136m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4027m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4137m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4028m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4138m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4029m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4139m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4030m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4140m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4031m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4141m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4032m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4142m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4033m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4143m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4034m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4144m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4035m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4145m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4036m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4146m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4037m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4147m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4038m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4148m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4039m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4149m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4040m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4150m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4041m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4151m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4042m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4152m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4043m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4153m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4044m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4154m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4045m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4155m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4046m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4156m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4047m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4157m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4048m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4158m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4049m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4159m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4050m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4160m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4051m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4052m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4162m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4053m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4163m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4054m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4164m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4055m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4165m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4056m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4166m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4057m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4167m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4058m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4168m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4059m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4169m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4060m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4170m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4061m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4171m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4062m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4172m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4063m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4173m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4064m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4174m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4065m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4175m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4066m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4176m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4067m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4177m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4068m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4178m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4069m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4179m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4070m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4180m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4071m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4181m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4072m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4182m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4073m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4183m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4074m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4184m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4075m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4185m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4076m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4186m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4077m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4187m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4078m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4188m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4079m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4189m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4080m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4190m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4081m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4191m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4082m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4192m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4083m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4193m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4084m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4194m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4085m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4195m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4086m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4196m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4087m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4197m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4088m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4198m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4089m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4199m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4090m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4200m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4091m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4201m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4092m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4202m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4093m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4203m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4094m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4204m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4095m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4205m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4096m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4206m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4097m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4207m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4098m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4208m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4099m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4209m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4100m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4210m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4101m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4211m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4102m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4212m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4103m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4213m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4104m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4214m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4105m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4215m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4106m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4216m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4107m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4217m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4108m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4218m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4109m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4219m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4110m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4220m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4111m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4221m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4112m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4222m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4113m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4223m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4114m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4224m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4115m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4225m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4116m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4226m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4117m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4227m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4118m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4228m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4119m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4229m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4120m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4230m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4121m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4231m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4122m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4232m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_cdvw_state_4123m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4503m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout === 1'b1) ? s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4479_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4537m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4503m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4579m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_last_state_s_rsc_test_dq_4909q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4537m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3683m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3684m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3685m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3686m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3687m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3688m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3683m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3689m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3684m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3690m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3685m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3691m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3686m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3692m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3687m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3695m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_6910_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3696m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_6910_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3697m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_6910_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3698m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_6910_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3699m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_6910_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3700m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3680_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3688m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3695m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3701m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3680_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3689m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3696m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3702m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3680_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3690m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3697m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3703m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3680_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3691m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3698m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3704m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3680_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3692m_dataout : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3699m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3705m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3700m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_calculating_4343q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3706m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3701m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_valid_result_4344q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3707m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3702m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_invalid_phases_4345q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3708m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3703m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_multiple_equal_windows_4346q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3709m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_cycle_4340q) === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3704m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_status_no_valid_phases_4347q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3712m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3713m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3714m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3715m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3716m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3717m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3723m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_1_6917_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3724m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3725m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3726m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3727m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3728m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3729m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3730m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3731m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3732m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3733m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3734m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3735m_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3736m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3723m_dataout, ~(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3747m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o[5], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3748m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o[4], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3749m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o[3], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3750m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o[2], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3751m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o[1], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3752m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o[0], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3753m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3747m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3754m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3748m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3755m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3749m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3756m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3750m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3757m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3751m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3758m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3752m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3761m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[5] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3762m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[4] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3763m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[3] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3764m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[2] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3765m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[1] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3766m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[0] : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3767m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3753m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3768m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3754m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3769m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3755m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3770m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3756m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3771m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3757m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3772m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3758m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3773m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q) : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3774m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3761m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3775m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3762m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3776m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3763m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3777m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3764m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3778m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3765m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3779m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3766m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3780m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3767m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3781m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3768m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3782m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3769m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3783m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3770m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3784m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3771m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3785m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3772m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3786m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3724m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3787m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3725m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3788m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3726m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3789m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3727m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3790m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3728m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3791m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3729m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3792m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3730m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3793m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3731m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3794m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3732m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3795m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3733m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3796m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3734m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3797m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3735m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3798m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3773m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3799m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3736m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3805m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3712m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3806m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3713m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3807m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3714m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3808m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3715m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3809m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3716m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3810m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3717m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3811m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3774m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3812m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3775m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3813m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3776m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3814m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3777m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3815m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3778m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3816m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3779m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3817m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3780m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3818m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3781m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3819m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3782m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3820m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3783m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3821m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3784m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3822m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3785m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3823m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3786m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3824m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3787m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3825m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3788m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3826m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3789m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3827m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3790m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3828m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3791m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3829m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3792m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3830m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3793m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3831m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3794m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3832m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3795m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3833m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3796m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3834m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3797m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3835m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_window_centre_update_4336q) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3798m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3836m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_multiple_eq_windows_4341q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3799m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3837m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3843m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_valid_phase_seen_4338q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3844m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_invalid_phase_seen_4339q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3847m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o[5], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3848m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o[4], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3849m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o[3], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3850m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o[2], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3851m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o[1], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_3852m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o[0], wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_7884m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_0_8611_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7876m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7877m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7878m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7879m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7880m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7881m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7882m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7883m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_7961m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7302m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7303m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7304m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7305m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7306m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7307m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7308m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7309m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7310m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7311m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7312m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7313m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7314m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7315m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7316m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7317m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7318m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7319m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7320m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7336m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7339m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7302m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7340m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7303m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7341m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7304m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7342m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7305m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7343m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7306m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7344m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7307m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7345m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7308m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7346m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7309m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7347m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7310m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7348m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7311m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7349m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7312m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7350m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7313m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7351m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7314m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7352m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7315m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7353m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7316m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7354m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7317m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7355m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7318m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7356m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7319m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7357m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7320m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7373m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7336m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7376m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7339m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7377m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7340m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7378m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7341m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7379m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7342m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7380m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7343m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7381m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7344m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7382m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7345m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7383m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7346m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7384m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7347m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7385m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7348m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7386m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7349m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7387m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7350m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7388m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7351m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7389m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7352m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7390m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7353m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7391m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7354m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7392m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7355m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7393m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7356m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7394m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7357m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7410m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7373m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7422m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7376m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7423m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7377m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7424m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7378m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7425m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7379m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7426m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7380m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7427m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7381m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7428m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7382m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7429m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7383m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7430m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7384m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7431m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7385m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7432m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7386m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7433m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7387m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7434m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7388m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7435m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7389m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7436m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7390m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7437m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7391m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7438m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7392m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7439m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7393m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7440m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7394m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7410m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7462m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7463m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7464m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7465m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7466m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7467m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7468m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7469m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7470m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7471m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7472m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7473m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7474m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7475m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7476m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7477m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7478m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7479m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7480m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7496m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7499m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7462m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7500m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7463m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7501m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7464m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7502m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7465m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7503m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7466m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7504m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7467m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7505m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7468m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7506m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7469m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7507m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7470m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7508m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7471m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7509m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7472m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7510m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7473m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7511m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7474m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7512m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7475m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7513m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7476m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7514m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7477m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7515m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7478m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7516m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7479m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7517m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7480m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7533m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7496m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7536m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7499m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7537m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7500m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7538m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7501m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7539m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7502m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7540m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7503m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7541m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7504m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7542m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7505m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7543m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7506m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7544m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7507m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7545m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7508m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7546m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7509m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7547m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7510m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7548m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7511m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7549m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7512m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7550m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7513m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7551m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7514m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7552m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7515m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7553m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7516m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7554m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7517m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7570m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7533m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7573m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7536m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7574m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7537m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7575m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7538m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7576m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7539m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7577m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7540m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7578m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7541m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7579m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7542m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7580m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7543m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7581m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7544m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7582m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7545m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7583m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7546m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7547m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7585m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7548m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7586m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7549m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7550m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7551m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7589m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7552m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7553m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7554m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7607m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout === 1'b1) ? (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]) : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7570m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7618m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7573m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7619m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7574m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7620m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7575m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7621m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7576m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7622m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7577m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7623m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7578m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7624m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7579m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7625m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7580m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7626m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7581m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7627m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7582m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7628m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7583m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7629m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7584m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7630m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7585m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7631m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7586m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7632m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7587m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7633m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7588m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7634m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7589m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7635m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7590m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7636m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7591m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7652m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7607m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7656m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7657m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7658m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7659m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7660m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7661m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7662m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7663m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7664m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7665m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7666m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7667m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7668m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7669m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7670m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7671m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7672m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7673m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7674m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7690m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]), ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7701m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7656m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7702m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7657m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7703m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7658m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7704m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7659m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7705m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7660m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7706m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7661m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7707m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7662m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7708m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7663m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7709m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7664m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7710m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7665m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7711m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7666m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7712m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7667m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7713m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7668m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7714m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7669m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7715m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7670m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7716m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7671m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7717m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7672m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7718m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7673m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7719m_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7674m_dataout;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7735m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7690m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7739m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7740m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7741m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7742m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7743m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7744m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7745m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7746m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7747m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7748m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7749m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7750m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7751m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7752m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7753m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7754m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7755m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7756m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7757m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7773m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7785m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7786m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7787m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7788m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7789m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7790m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7791m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7792m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7793m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7794m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7795m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7796m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7797m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7798m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7799m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7800m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7801m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7802m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7803m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7819m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7832m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7833m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7834m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7835m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7836m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7837m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7838m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7839m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7840m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7841m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7842m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7843m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7844m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7845m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7846m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7847m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7848m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7849m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7850m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7866m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o[0]), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7412m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7413m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7414m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7415m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7416m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7417m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7418m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7419m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7608m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7609m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7610m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7611m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7612m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7613m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7614m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7615m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7691m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7692m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7693m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7694m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7695m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7696m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7697m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7698m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7774m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7775m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7776m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7777m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7778m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7779m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7780m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7781m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7820m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[7], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7821m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[6], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7822m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[5], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7823m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[4], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7824m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[3], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7825m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[2], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7826m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[1], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7827m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[0], ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7867m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7868m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7869m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7870m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7871m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7872m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7873m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7874m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7885m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[7] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7867m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7886m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[6] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7868m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7887m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[5] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7869m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7888m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[4] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7870m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7889m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[3] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7871m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7890m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[2] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7872m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7891m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[1] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7873m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7892m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_generate_wdata_8129q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o[0] : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7874m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7050m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7051m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7052m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7053m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7054m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7055m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7056m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7057m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7058m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7059m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7060m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7061m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7050m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7062m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7051m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7063m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7052m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7064m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7053m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7065m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7054m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7066m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7055m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7067m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7056m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7068m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7057m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7069m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7058m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7070m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7059m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7071m_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_req_7963q === 1'b1) ? wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7060m_dataout : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7073m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7074m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7077m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7078m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7081m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7082m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7083m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7086m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7088m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7073m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7089m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7074m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7090m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7076_o, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7091m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7077m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7092m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7078m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7093m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7080_o, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7094m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7081m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7095m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7082m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7096m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7083m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7097m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7085_o, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7098m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7086m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7100m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7101m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7102m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7103m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7104m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7105m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7106m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7107m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7108m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7109m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7110m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7112m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7113m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7114m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7115m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7116m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7117m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7118m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7119m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7120m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7121m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7122m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7124m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7125m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7126m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7127m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7128m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7129m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7130m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7131m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7132m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7133m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7134m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7136m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7137m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7138m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7139m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7140m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7141m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7142m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7143m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7144m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7145m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7146m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7148m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7149m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7150m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7151m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7152m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7153m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7154m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7155m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7156m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7157m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7158m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7160m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7161m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7162m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7163m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7164m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7165m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7166m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7167m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7168m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7169m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7170m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout);
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7171m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7172m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7173m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7174m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7175m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7176m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7177m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7178m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7179m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7180m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7181m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_req_726m_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6383q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8212q), ~((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6383q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8212q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgrb_phs_shft_busy_758m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_660m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_mem_clk_disable_0_699q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_659_dataout));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_661m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mem_clk_disable_660m_dataout, ctl_cal_req);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_773m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_779q, ~((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_777q))));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_775m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_773m_dataout, ~(((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_phs_shift_busy_ccd_759q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_pll_ctrl_seq_pll_phs_shift_busy_ccd_1t_777q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_662m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_659_dataout);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_663m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seen_phy_init_complete_662m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_670m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_636m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_671m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_637m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_672m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_638m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_673m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_639m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_674m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_640m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_675m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_641m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_676m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_642m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_677m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_643m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_678m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_644m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_679m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_645m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_680m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_646m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_681m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_647m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_682m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_648m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_683m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_649m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_684m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_650m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_685m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_651m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_686m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_652m_dataout), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_689m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_655m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_690m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_656m_dataout, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_691m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_657m_dataout, ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_687m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_653m_dataout), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_692m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_658m_dataout), ~((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q)));
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_688m_dataout, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_654m_dataout), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_seen_phy_init_complete_700q));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_753m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_inc_dec_n_3663q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_inc_dec_n_778q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_755m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_2_3664q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_2_780q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_756m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_1_3665q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_1_781q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_757m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_select_0_3666q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_select_0_782q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_754m_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout) === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_pll_start_reconfig_4238q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_mmi_pll_start_reconfig_779q;
	or(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_738m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_741q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725_o);
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_739m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_738m_dataout, ~(ctl_cal_req));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_wdp_ovride_750m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdp_ovride_8086q, ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9570q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9621q)));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_613m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_614m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_615m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_616m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_617m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_618m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_619m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_620m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_621m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_622m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_623m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_624m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_625m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_626m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_627m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_628m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_629m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_630m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_631m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_632m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cke_0_6441q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cke_0_2820q;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_633m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cs_n_0_6457q : ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cs_n_0_2836q;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_634m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout));
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_635m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_rst_n_2853q, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout));
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_636m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_613m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_637m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_614m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_638m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_615m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_639m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_616m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_640m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_617m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_641m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_618m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_642m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_619m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_643m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_620m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_644m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_621m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_645m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_622m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_646m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_623m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_647m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_624m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_648m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_625m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_649m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_626m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_650m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_627m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_651m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_628m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_652m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_629m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_653m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_630m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_654m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_631m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_655m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cke_0_8174q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_632m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_656m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cs_n_0_8190q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_633m_dataout;
	assign		wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_657m_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout === 1'b1) ? ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_odt_0_8206q : wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_634m_dataout;
	and(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_658m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_v_seq_ac_mux_635m_dataout, ~(s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout));
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1157q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1159q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1160q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1161q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1163q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1164q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1167q, 1'b1}),
	.b({{9{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124.width_a = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124.width_b = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add0_1124.width_o = 11;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q, 1'b1}),
	.b({{2{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171.width_a = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171.width_b = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add1_1171.width_o = 4;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q}),
	.b({{2{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175.width_a = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175.width_b = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add2_1175.width_o = 3;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q, 1'b1}),
	.b({{17{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570.width_a = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570.width_b = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add3_1570.width_o = 19;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q}),
	.b({{3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216.width_a = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216.width_b = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_add5_2216.width_o = 4;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8639q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8640q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q, 1'b1}),
	.b({{10{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615.width_a = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615.width_b = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add0_8615.width_o = 12;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q, 1'b1}),
	.b({{14{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652.width_a = 16,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652.width_b = 16,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add1_8652.width_o = 16;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9562q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256.width_a = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256.width_b = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add2_9256.width_o = 1;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282.width_a = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282.width_b = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add3_9282.width_o = 2;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286.width_a = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286.width_b = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add4_9286.width_o = 1;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q}),
	.b({1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287.width_a = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287.width_b = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add5_9287.width_o = 1;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add6_9786.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q, 1'b1}),
	.b({{17{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799.width_a = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799.width_b = 19,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_add7_9799.width_o = 19;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add0_3365.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add10_5143.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206
	( 
	.a({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_5_5604q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_4_5605q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_3_5606q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_2_5607q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_1_5608q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_0_5609q, 1'b1}),
	.b({1'b0, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_5_4324q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_4_4325q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_3_4326q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_2_4327q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_1_4328q), (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_centre_0_4329q), 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add11_5206.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266
	( 
	.a({1'b0, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269
	( 
	.a({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[8:3]}),
	.b({{3{1'b0}}, {3{1'b1}}}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add13_5269.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272
	( 
	.a({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o[8:3], 1'b1}),
	.b({{3{1'b1}}, {3{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272.width_a = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272.width_b = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add14_5272.width_o = 7;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278
	( 
	.a({{2{ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q}),
	.b({{3{ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add15_5278.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add16_5303.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add17_5304.width_o = 8;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add18_5306.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add19_5307.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395
	( 
	.a({1'b0, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q}),
	.b({{8{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5697q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5698q, 1'b1}),
	.b({1'b1, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660.width_a = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660.width_b = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add21_5660.width_o = 3;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q, 1'b1}),
	.b({{4{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add22_5664.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q, 1'b1}),
	.b({1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713.width_a = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713.width_b = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add23_5713.width_o = 2;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add24_5716.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add2_3746.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add3_3760.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q}),
	.b({{5{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846.width_b = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add4_3846.width_o = 6;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q, 1'b1}),
	.b({{5{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380.width_a = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380.width_b = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add5_4380.width_o = 7;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q, 1'b1}),
	.b({{7{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413.width_a = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413.width_b = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add6_4413.width_o = 9;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q, 1'b1}),
	.b({{3{1'b1}}, 1'b0, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487.width_a = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487.width_b = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add7_4487.width_o = 5;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617
	( 
	.a({{2{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[9])}}, (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[8]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[7]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[6]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[5]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[4]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[3]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[2]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[1]), (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[0]), 1'b1}),
	.b({{11{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617.width_a = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617.width_b = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add8_4617.width_o = 12;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q}),
	.b({1'b0, {2{ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_7_5588q}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_6_5589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_5_5590q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_4_5591q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_3_5592q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_2_5593q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_1_5594q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_rsc_drift_0_5595q}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618.width_a = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618.width_b = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618.width_o = 10;
	oper_add   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q}),
	.b({{7{1'b0}}, 1'b1}),
	.cin(1'b0),
	.cout(),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411.width_b = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_add1_7411.width_o = 8;
	oper_decoder   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_1700
	( 
	.i({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1118q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_1700_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_1700.width_i = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder0_1700.width_o = 2;
	oper_decoder   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201
	( 
	.i({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201.width_i = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder1_2201.width_o = 16;
	oper_decoder   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243
	( 
	.i({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243.width_i = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_decoder2_2243.width_o = 4;
	oper_left_shift   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682
	( 
	.a({{31{1'b0}}, 1'b1}),
	.amount({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_current_cs_1118q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682.width_a = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682.width_amount = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682.width_o = 16;
	oper_left_shift   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748
	( 
	.a({{31{1'b0}}, 1'b1}),
	.amount({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_current_cs_3209q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748.width_a = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748.width_amount = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shiftleft0_5748.width_o = 16;
	oper_left_shift   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282
	( 
	.a({{31{1'b0}}, 1'b1}),
	.amount({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_current_cs_7195q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282.width_a = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282.width_amount = 1,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_shiftleft0_7282.width_o = 16;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1198
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q}),
	.b({3{1'b1}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1198_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1198.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1198.width_a = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan0_1198.width_b = 3;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1571
	( 
	.a({1'b1, {14{1'b0}}}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1571_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1571.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1571.width_a = 15,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1571.width_b = 15;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1572
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}),
	.b({{9{1'b0}}, 1'b1, {5{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1572_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1572.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1572.width_a = 15,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1572.width_b = 15;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_9620
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_7_9623q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_6_9624q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_5_9625q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_4_9626q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_3_9627q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_2_9628q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_1_9629q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a0_0_9630q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_7_9631q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_6_9632q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_5_9633q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_4_9634q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_3_9635q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_2_9636q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_1_9637q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almt_dvw_size_a1_0_9638q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_9620_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_9620.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_9620.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_lessthan0_9620.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3364
	( 
	.a({{2{1'b0}}, 1'b1, {5{1'b0}}}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q}),
	.cin(1'b1),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3364_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3364.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3364.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan0_3364.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan1_3721.width_b = 6;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_5_4312q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_4_4313q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_3_4314q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_2_4315q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_1_4316q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_centre_0_4317q}),
	.b({{2{1'b1}}, 1'b0, {3{1'b1}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan2_3745.width_b = 6;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q}),
	.b({{2{1'b1}}, 1'b0, {3{1'b1}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845.width_a = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan3_3845.width_b = 6;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605
	( 
	.a({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[8:0]}),
	.b({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add9_4618_o[9], {9{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605.width_a = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan4_4605.width_b = 10;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5267
	( 
	.a({{2{1'b0}}, {3{1'b1}}, {2{1'b0}}}),
	.b({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add12_5266_o[7:1]}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5267_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5267.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5267.width_a = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan6_5267.width_b = 7;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268
	( 
	.a({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_5_5597q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_4_5598q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_3_5599q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_2_5600q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_1_5601q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_0_5602q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_delta_6_5596q, {6{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268.width_a = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan7_5268.width_b = 7;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302
	( 
	.a({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q}),
	.b({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q, {7{1'b0}}}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan8_5302.width_b = 8;
	oper_less_than   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305
	( 
	.a({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_7_5580q, {7{1'b0}}}),
	.b({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_6_5581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_5_5582q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_4_5583q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_3_5584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_2_5585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_1_5586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_req_rsc_shift_0_5587q}),
	.cin(1'b0),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305_o));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305.sgate_representation = 0,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305.width_a = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_lessthan9_5305.width_b = 8;
	oper_mux   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux0_5035
	( 
	.data({ctl_rdata[15:0], {16{1'b0}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux0_5035_o),
	.sel({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux0_5035.width_data = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux0_5035.width_sel = 5;
	oper_mux   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux1_5036
	( 
	.data({ctl_rdata[31:16], {16{1'b0}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux1_5036_o),
	.sel({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux1_5036.width_data = 32,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mux1_5036.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1352
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1203m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1218m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1300m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1218m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1333m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1218m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1352_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1352.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector0_1352.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_1868
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_1868_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor38_1866_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_1868.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_1868.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_1871
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_1871_o),
	.sel({((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_1872_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_1871.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_1871.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector104_1876
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector104_1876_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector104_1876.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector104_1876.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_1877
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_1877_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_1877.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_1877.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_1878
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q, 1'b1, {2{1'b0}}, {2{1'b1}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_1878_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_1878.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_1878.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_1879
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_1879_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_1879.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_1879.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_1880
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_1880_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_1880.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_1880.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_1881
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_1881_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_1881.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_1881.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1362
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1213m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1228m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1310m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1228m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1328m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1228m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1343m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1228m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1362_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1362.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector10_1362.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_1882
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q, {3{1'b0}}, 1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_1882_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_1882.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_1882.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_1883
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_1883_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_1883.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_1883.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_1884
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_1884_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_1884.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_1884.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_1885
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_1885_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_1885.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_1885.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_1886
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q, {3{1'b0}}, 1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_1886_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_1886.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_1886.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_1887
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_1887_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_1887.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_1887.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_1888
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_1888_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_1888.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_1888.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_1889
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_1889_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_1872_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_1889.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_1889.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_1891
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_1891_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1784_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_1891.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_1891.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_1894
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_1894_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q), (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_1894.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_1894.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1363
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1214m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1229m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1311m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1229m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1344m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1229m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1363_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1363.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector11_1363.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_1896
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_1896_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_1896.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_1896.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_1897
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_1897_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_1872_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_1897.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_1897.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_1898
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_1898_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_1872_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_1898.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_1898.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1364
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1215m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1230m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1318m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1230m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1345m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1230m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1350m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1364_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1364.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector12_1364.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector138_1930
	( 
	.data({1'b1, 1'b0, {4{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682_o[0])}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector138_1930_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector138_1930.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector138_1930.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1365
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1216m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1231m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1313m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1231m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1346m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1231m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1348m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1231m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1365_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1365.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector13_1365.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1366
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1217m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1232m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1314m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1232m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1347m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1232m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1366_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1366.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector14_1366.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector154_1946
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector154_1946_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_1872_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector154_1946.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector154_1946.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector155_1964
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector155_1964_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector155_1964.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector155_1964.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_1966
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_1966_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2176_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_1966.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_1966.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_1967
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_1967_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_1967.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_1967.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1368
	( 
	.data({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_command_started_1329m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1368_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor1_1367_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1368.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector15_1368.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector160_1971
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector160_1971_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector160_1971.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector160_1971.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_1972
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_1972_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_1972.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_1972.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_1973
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_1973_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_1973.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_1973.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_1974
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_1974_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_1974.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_1974.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_1975
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_1975_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_1975.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_1975.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_1976
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_1976_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_1976.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_1976.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_1977
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_1977_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_1977.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_1977.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_1978
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_1978_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_1978.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_1978.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_1979
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_1979_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_1979.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_1979.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_1980
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_1980_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_1980.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_1980.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1575
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1575_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1647_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1575.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1575.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_1981
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_1981_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_1981.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_1981.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_1982
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_1982_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_1982.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_1982.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_1983
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_1983_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_1983.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_1983.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_1984
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_1984_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_1984.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_1984.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_1985
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_1985_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_1985.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_1985.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_1986
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_1986_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_1986.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_1986.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_1987
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_1987_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_1987.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_1987.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_1988
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_1988_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_1988.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_1988.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_1989
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_1989_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_1989.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_1989.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2022
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2022_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2022.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2022.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1586
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, 1'b1, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1586_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1647_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1586.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1586.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1601
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1556m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1601_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1600_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1601.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1601.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector195_2038
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector195_2038_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector195_2038.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector195_2038.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector196_2127
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector196_2127_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector196_2127.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector196_2127.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2128
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2128_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2128.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2128.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2129
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2129_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2129.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2129.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2130
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2130_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2130.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2130.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1603
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1603_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1600_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1603.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1603.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1353
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1204m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1219m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1301m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1219m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1334m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1219m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1353_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1353.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector1_1353.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2132
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2132_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2132.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2132.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2134
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2134_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2133_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2134.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2134.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2135
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2135_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2133_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2135.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2135.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2136
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2136_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2133_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2136.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2136.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2175
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2175_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2133_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2175.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2175.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2177
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2177_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2176_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2177.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2177.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2345
	( 
	.data({(~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_value_2854q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2345_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2345.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector206_2345.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2346
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2230m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2262m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2276m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2287m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2346_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2346.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector207_2346.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2347
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2231m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2263m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2277m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2347_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2347.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector208_2347.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2348
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2232m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2264m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2278m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2348_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2348.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector209_2348.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1605
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1605_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1604_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1605.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1605.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2349
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2233m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2265m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2279m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2285m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2349_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2349.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector210_2349.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2350
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2234m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2266m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2280m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2286m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2280m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2350_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2350.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector211_2350.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2351
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2235m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2267m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2281m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2351_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2351.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector212_2351.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2352
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2236m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2268m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2282m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2352_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2352.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector213_2352.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2353
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2237m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2269m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2283m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2353_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2353.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector214_2353.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2354
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2238m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2270m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_2284m_dataout}}, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2354_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2354.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector215_2354.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2356
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2239m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2271m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2356_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2355_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2356.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector216_2356.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2357
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2240m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2272m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2357_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2355_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2357.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector217_2357.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2358
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2241m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2273m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2358_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2355_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2358.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector218_2358.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2359
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2242m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2274m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2359_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_addr_2855q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ba_2856q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2355_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2359.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector219_2359.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1607
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1607_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1604_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1607.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1607.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2363
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_1846m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_per_cs_init_seen_0_2783q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2363_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor49_2362_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2363.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector220_2363.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2364
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector16_1575_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_1703_o, (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q), {2{(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout)}}, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q), {2{(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout)}}, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2364_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2364.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector221_2364.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2366
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1576m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_1705_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2366_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor50_2365_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2366.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector222_2366.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2369
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1577m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_1707_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2369_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor51_2367_dataout, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2369.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector223_2369.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2371
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1578m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_1709_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2371_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2370_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2371.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector224_2371.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2372
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1579m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_1711_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2372_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2370_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2372.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector225_2372.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2373
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1580m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_1713_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2373_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2370_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2373.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector226_2373.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2374
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1581m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_1715_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2374_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2370_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2374.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector227_2374.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2375
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1582m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_1717_o, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2375_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2370_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2375.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector228_2375.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2377
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1583m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_1719_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2377_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2377.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector229_2377.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1608
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1562m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1608_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1600_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1608.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1608.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2378
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_1721_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2378_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2378.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector230_2378.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2379
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1585m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_1723_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2379_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2379.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector231_2379.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2380
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector17_1586_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_1725_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2380_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2380.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector232_2380.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2381
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_1727_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2381_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2381.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector233_2381.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2382
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_1729_o, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2382_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2382.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector234_2382.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2383
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_1589m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2383_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2383.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector235_2383.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2385
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1731m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1849m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1950m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2115m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1950m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2115m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2385_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2385.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector236_2385.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2386
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1732m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1850m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1951m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2116m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1951m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2116m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2386_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2386.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector237_2386.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2387
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1733m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1851m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1952m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2117m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1952m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2117m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2387_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2387.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector238_2387.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2388
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1593m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1734m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1852m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1953m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2118m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1953m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2118m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2388_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2388.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector239_2388.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1609
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1609_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1600_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1609.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1609.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2389
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1594m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1735m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1853m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1954m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2119m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1954m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2119m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2389_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2389.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector240_2389.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2390
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1595m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1736m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1854m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1955m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2120m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1955m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2120m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2390_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2390.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector241_2390.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2391
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1596m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1737m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1855m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1956m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2121m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1956m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2121m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2391_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2391.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector242_2391.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2392
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1597m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1738m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1856m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1957m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2122m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1957m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2122m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2392_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2392.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector243_2392.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2393
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1598m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1739m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1857m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2123m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1958m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2123m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2393_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2393.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector244_2393.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2394
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1599m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1740m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1858m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1959m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2124m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1959m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2124m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2394_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2394.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector245_2394.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2396
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector18_1601_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_1741_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1859m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1960m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2125m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1960m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2125m_dataout, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2396_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2395_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2396.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector246_2396.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2397
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1602m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_1742_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1860m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1961m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector201_2134_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1961m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2126m_dataout, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2397_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2395_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2397.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector247_2397.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2398
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector19_1603_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_1744_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1861m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector196_2127_o, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1962m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2198m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2398_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2398.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector248_2398.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2399
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector20_1605_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_1745_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1862m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1963m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector197_2128_o, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1963m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2199m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2399_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2399.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector249_2399.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_1648
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_1648_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1647_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_1648.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_1648.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2400
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1606m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_1748_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector99_1865_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector155_1964_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2040m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector198_2129_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2040m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector204_2175_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2200m_dataout, 1'b0, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2400_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2395_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2400.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector250_2400.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2401
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector21_1607_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_1751_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector100_1868_o, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1965m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2130_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1965m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector205_2177_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector199_2130_o, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2401_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2401.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector251_2401.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2402
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector22_1608_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1752m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1869m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector156_1966_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2041m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector202_2135_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2041m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2131m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2402_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2402.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector252_2402.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2403
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector23_1609_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_1755_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector101_1871_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_1967_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2042m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2132_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector203_2136_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector157_1967_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector200_2132_o, 1'b1, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2403_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2395_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2403.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector253_2403.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector256_2408
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1613m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector48_1764_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector104_1876_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector160_1971_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2045m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2139m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2291m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector256_2408_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector256_2408.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector256_2408.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2409
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1614m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_1765_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector105_1877_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector161_1972_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2046m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2140m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2292m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2409_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2409.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector257_2409.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2410
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1615m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_1766_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector106_1878_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector162_1973_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2047m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2141m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2293m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2410_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2410.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector258_2410.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2411
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1616m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_1768_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector107_1879_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector163_1974_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2048m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2142m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2294m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2411_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2411.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector259_2411.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_1703
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_1703_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor3_1702_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_1703.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector25_1703.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2412
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1617m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_1771_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector108_1880_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector164_1975_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2049m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2143m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2295m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2412_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2412.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector260_2412.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2413
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1618m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_1772_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector109_1881_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector165_1976_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2050m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2144m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2296m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2413_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2413.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector261_2413.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2414
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_1773_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector110_1882_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector166_1977_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2051m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2145m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2297m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2414_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2414.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector262_2414.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2415
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_1774_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector111_1883_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector167_1978_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2052m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2146m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2298m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2415_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2415.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector263_2415.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2416
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1621m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_1775_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector112_1884_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector168_1979_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2053m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2147m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2299m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2416_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2416.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector264_2416.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2417
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1622m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_1776_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector113_1885_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector169_1980_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2054m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2148m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2300m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2417_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2417.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector265_2417.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2418
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_1778_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector114_1886_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector170_1981_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2055m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2149m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2302m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2418_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2418.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector266_2418.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2419
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_1779_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector115_1887_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector171_1982_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2056m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2150m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2303m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2419_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2419.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector267_2419.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2420
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1625m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_1781_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector116_1888_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector172_1983_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2057m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2151m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2304m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2420_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2420.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector268_2420.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2421
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1626m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_1782_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector117_1889_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector173_1984_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2058m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2152m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2305m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2421_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2421.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector269_2421.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_1705
	( 
	.data({1'b1, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_1705_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor4_1704_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_1705.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector26_1705.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2422
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1627m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_1785_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector118_1891_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector174_1985_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2059m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2153m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2306m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2422_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2422.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector270_2422.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2423
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1628m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_1788_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector119_1894_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector175_1986_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2060m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2154m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2307m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2423_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2423.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector271_2423.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2424
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1629m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_1791_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector120_1896_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector176_1987_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2061m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2155m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2308m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2424_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2424.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector272_2424.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2425
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1630m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_1793_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector121_1897_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector177_1988_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2062m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2156m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2062m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2309m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2425_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2425.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector273_2425.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2426
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1631m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_1795_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector122_1898_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector178_1989_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2063m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2157m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2063m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2310m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2426_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2426.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector274_2426.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_1707
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_1707_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor5_1706_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_1707.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector27_1707.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_1709
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_1709_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor6_1708_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_1709.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector28_1709.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector290_2442
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector24_1648_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1811m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1914m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2006m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1512m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2079m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2327m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector290_2442_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector290_2442.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector290_2442.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_1711
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_1711_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor7_1710_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_1711.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector29_1711.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1354
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1205m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1220m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1302m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1220m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1335m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1220m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1354_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1354.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector2_1354.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector306_2458
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1664m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector82_1828_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector138_1930_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector179_2022_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2095m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2158m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2196m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2343m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector306_2458_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector306_2458.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector306_2458.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_1713
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_1713_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor8_1712_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_1713.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector30_1713.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_1715
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_1715_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor9_1714_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_1715.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector31_1715.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector322_2475
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1680m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector98_1844_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector154_1946_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector195_2038_o, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2111m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2174m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2111m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector322_2475_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector322_2475.width_data = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector322_2475.width_sel = 9;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector323_2476
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1681m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1845m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1947m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2039m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2112m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1545m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2112m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2344m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector323_2476_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector323_2476.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector323_2476.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2479
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2479_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor57_2477_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2479.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector324_2479.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_1717
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_1717_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor10_1716_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_1717.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector32_1717.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_1719
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_1719_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor11_1718_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_1719.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector33_1719.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_1721
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_1721_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor12_1720_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_1721.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector34_1721.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_1723
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_1723_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor13_1722_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_1723.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector35_1723.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_1725
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_1725_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_1724_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_1725.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector36_1725.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_1727
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_1727_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor15_1726_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_1727.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector37_1727.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_1729
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_1729_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor16_1728_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_1729.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector38_1729.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_1741
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1556m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_1741_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_1724_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_1741.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector39_1741.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1355
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1206m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1221m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1234m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1303m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1317m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1325m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1317m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1336m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1221m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1317m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1349m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1355_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1355.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector3_1355.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_1742
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1557m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_1742_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_1724_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_1742.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector40_1742.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_1744
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1558m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_1744_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_1743_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1794_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_1744.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector41_1744.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_1745
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1559m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_1745_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_1743_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1794_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_1745.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector42_1745.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_1748
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_1748_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor18_1746_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor19_1747_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_1748.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector43_1748.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_1751
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1561m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_1751_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor20_1749_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor21_1750_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_1751.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector44_1751.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_1755
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1563m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_1755_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor22_1754_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_1755.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector45_1755.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector48_1764
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_12_2786q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1478m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector48_1764_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector48_1764.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector48_1764.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_1765
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_11_2787q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1479m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_1765_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_1765.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector49_1765.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1356
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1207m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1222m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1235m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1304m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1222m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1326m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1222m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1337m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1222m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1356_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1356.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector4_1356.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_1766
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_10_2788q, 1'b1, {2{1'b0}}, {2{1'b1}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1480m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_1766_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_1766.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector50_1766.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_1768
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_9_2789q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1481m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_1768_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_1767_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_1768.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector51_1768.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_1771
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_8_2790q, {3{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1482m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_1771_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor27_1769_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_1771.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector52_1771.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_1772
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_7_2791q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1483m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_1772_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_1767_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_1772.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector53_1772.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_1773
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_6_2792q, {3{1'b0}}, 1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1484m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_1773_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_1773.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector54_1773.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_1774
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_5_2793q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1485m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_1774_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_1774.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector55_1774.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_1775
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_4_2794q, {4{1'b0}}, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1486m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_1775_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_1775.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector56_1775.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_1776
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_3_2795q, {5{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1487m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_1776_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_1776.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector57_1776.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_1778
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_2_2796q, {3{1'b0}}, 1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1488m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_1778_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_1778.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector58_1778.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_1779
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_1_2797q, {4{1'b0}}, {2{1'b1}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1489m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_1779_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_1779.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector59_1779.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1357
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1208m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1223m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1305m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1223m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1319m_dataout, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1223m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1338m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1223m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1357_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1357.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector5_1357.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_1781
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_addr_0_2798q, {4{1'b0}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1490m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_1781_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor29_1780_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_1781.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector60_1781.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_1782
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_2_2799q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1491m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_1782_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_1757_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_1782.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector61_1782.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_1785
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_1_2800q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1492m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_1785_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor30_1783_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1784_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_1785.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector62_1785.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_1788
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ba_0_2801q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1493m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_1788_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor31_1786_dataout, (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_1788.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector63_1788.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_1791
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_cas_n_2802q, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1494m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_1791_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1789_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor33_1790_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_1791.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector64_1791.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_1793
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_ras_n_2803q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1495m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_1793_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1789_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor34_1792_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_1793.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector65_1793.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_1795
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_we_n_2804q, 1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1496m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_1795_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1789_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_1757_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1794_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_1795.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector66_1795.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1358
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1209m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1224m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1306m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1224m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1339m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1224m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1358_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1358.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector6_1358.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1359
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1210m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1225m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1307m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1225m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1327m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1330m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1225m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1340m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1225m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1359_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1359.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector7_1359.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector82_1828
	( 
	.data({1'b1, {5{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682_o[0])}}, 1'b0, {5{(~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_shiftleft0_1682_o[0])}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1528m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector82_1828_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1789_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector82_1828.width_data = 13,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector82_1828.width_sel = 13;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1360
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1211m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1226m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1308m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1226m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1331m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1341m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1226m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1360_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1360.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector8_1360.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector98_1844
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_0_odt_0_2852q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1544m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector98_1844_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_1757_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector98_1844.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector98_1844.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector99_1865
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1560m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector99_1865_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor37_1863_dataout, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector99_1865.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector99_1865.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1361
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1212m_dataout, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1227m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1309m_dataout, {5{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1227m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1342m_dataout, {4{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1227m_dataout}}}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1361_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1361.width_data = 14,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_selector9_1361.width_sel = 14;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_8718
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_ack_2882q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_ack_5647q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_ack_8229q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_8718_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_8713_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_8714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_8717_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_8718.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector0_8718.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_8728
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_err_5690q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_8728_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_8728.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector10_8728.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9325
	( 
	.data({1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9257m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9302m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9325_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9324_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9325.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector11_9325.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9327
	( 
	.data({1'b1, 1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9258m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9303m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9327_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor6_9326_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9327.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector12_9327.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9329
	( 
	.data({1'b0, 1'b1, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9259m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9304m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9329_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor7_9328_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9329.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector13_9329.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9331
	( 
	.data({1'b0, 1'b1, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9260m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9305m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9331_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor8_9330_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9331.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector14_9331.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9332
	( 
	.data({1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9261m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9306m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9332_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9324_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9332.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector15_9332.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9334
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9262m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9298m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9307m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9334_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor9_9333_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9334.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector16_9334.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9336
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9263m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9263m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9308m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9336_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor10_9335_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9336.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector17_9336.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9338
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9264m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9264m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9309m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9338_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor11_9337_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9338.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector18_9338.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9340
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9265m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10181_dataout), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9265m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9310m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9340_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9339_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9340.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector19_9340.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_8719
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_ctrl_command_done_2883q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_done_5648q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ctrl_command_done_8230q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_8719_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_8713_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_8714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_8717_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_8719.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector1_8719.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9343
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9266m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9292m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9266m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9311m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9343_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor13_9341_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9343.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector20_9343.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9345
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9267m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9267m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9312m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9345_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor14_9344_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9345.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector21_9345.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9346
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9268m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10181_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9268m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9313m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9346_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9339_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9346.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector22_9346.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9348
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9269m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9269m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9314m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9348_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor15_9347_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9348.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector23_9348.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9350
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9270m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9270m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9315m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9350_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor16_9349_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9350.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector24_9350.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9352
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9271m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9271m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9316m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9352_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor17_9351_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9352.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector25_9352.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9354
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9272m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9272m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9317m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9354_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor18_9353_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9354.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector26_9354.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9356
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9273m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_ac_nt_good_3643q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9273m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9318m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9356_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9355_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9356.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector27_9356.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9358
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9274m_dataout, 1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9274m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9319m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9358_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor20_9357_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9358.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector28_9358.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9360
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9275m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9275m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9320m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9360_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor21_9359_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9360.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector29_9360.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_8720
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_7_5649q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_8720_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_8720.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector2_8720.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9361
	( 
	.data({1'b0, {2{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9276m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9321m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9361_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9324_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9361.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector30_9361.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9363
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9277m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9299m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9322m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9363_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor22_9362_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9363.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector31_9363.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9364
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9278m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9293m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9278m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_9323m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9364_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9355_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9364.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector32_9364.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9366
	( 
	.data({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_0_9565q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_9294m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9366_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor23_9365_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9366.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector33_9366.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9369
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9283m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9296m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9369_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9367_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9368_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9369.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector34_9369.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9370
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9284m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9297m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9370_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9367_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9368_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9370.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector35_9370.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_9372
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9566q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ac_nt_almts_checked_9295m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_9372_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9367_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor25_9371_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_9372.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector36_9372.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_9374
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_cs_counter_9279m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_9374_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_9373_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_9373_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_9374.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector37_9374.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_9378
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_success_9559q, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_9378_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor27_9377_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_9378.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector38_9378.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_9380
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_int_ctl_init_fail_9560q, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_9380_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor28_9379_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_9380.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector39_9380.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_8721
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_6_5650q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_8721_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_8721.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector3_8721.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_9382
	( 
	.data({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_9382_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor29_9381_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_9382.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector40_9382.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648
	( 
	.data({{11{1'b0}}, 1'b1, {5{1'b0}}, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q
, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_9647_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_9644_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648.width_data = 18,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector41_9648.width_sel = 18;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_9715
	( 
	.data({1'b1, 1'b0, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_9645_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9693m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_9715_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_9713_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_9715.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector42_9715.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_9717
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9694m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_9717_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_9717.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector43_9717.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9695m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector44_9718.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9696m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector45_9719.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_9720
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9697m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_9720_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_9713_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_9720.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector46_9720.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9698m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector47_9721.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9699m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector48_9722.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_9723
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9700m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_9723_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_9723.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector49_9723.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_8722
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_5_5651q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_8722_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_8722.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector4_8722.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_9724
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9701m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_9724_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_9724.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector50_9724.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9702m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_9726
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9703m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_9726_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_9726.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_9726.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_9727
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9704m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_9727_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_9727.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_9727.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_9728
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9705m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_9728_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_9728.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector54_9728.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9706m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector55_9729.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_9730
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9707m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_9730_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_9730.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_9730.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_9731
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9708m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_9731_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_9731.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_9731.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9709m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector58_9732.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_9733
	( 
	.data({1'b0, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_9647_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9710m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_9733_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_9733.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector59_9733.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_8723
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_4_5652q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_8723_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_8723.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector5_8723.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735
	( 
	.data({1'b0, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_9541q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9711m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor34_9734_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector60_9735.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_8724
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_3_5653q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_8724_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_8724.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector6_8724.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_8725
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_2_5654q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_8725_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_8725.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector7_8725.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_8726
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_1_5655q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_8726_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_8726.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector8_8726.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_8727
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ctrl_command_result_0_5656q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_8727_o),
	.sel({(~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_8727.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector9_8727.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3486
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_7_3618q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3330m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3401m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3486_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3486.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector0_3486.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5424
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5123m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5375m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5424_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5424.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector100_5424.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5425
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5124m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5376m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5425_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5425.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector101_5425.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5426
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5125m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5377m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5426_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5426.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector102_5426.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5428
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5284m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5362m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5428_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5428.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector103_5428.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5429
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5127m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5285m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5363m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5429_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5429.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector104_5429.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5430
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5128m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5286m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5364m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5430_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5430.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector105_5430.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5431
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5129m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5287m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5365m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5431_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5431.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector106_5431.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5432
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5130m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5288m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5366m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5432_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5432.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector107_5432.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5433
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5289m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5367m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5433_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5433.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector108_5433.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5434
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5132m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5290m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5368m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5434_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5434.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector109_5434.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3496
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3230m_dataout, 1'b0, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3244m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3268m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3311m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3353m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3390m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3446m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3461m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3474m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3496_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3496.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector10_3496.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5435
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5133m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5291m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_req_rsc_shift_5369m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5435_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5435.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector110_5435.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5437
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5134m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5249m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5437_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5437.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector111_5437.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5438
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5135m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5250m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5438_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5438.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector112_5438.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5439
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5136m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5251m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5439_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5439.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector113_5439.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5440
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5137m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5252m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5440_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5440.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector114_5440.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5441
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5138m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5253m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5441_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5441.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector115_5441.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5442
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5139m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5254m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5442_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5442.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector116_5442.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5443
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5140m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_delta_5255m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5443_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5443.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector117_5443.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5445
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5171m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5445_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5445.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector118_5445.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5446
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5172m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5446_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5446.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector119_5446.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3497
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3231m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3192q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3245m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3269m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3312m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3354m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3391m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3447m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3462m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3475m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3497_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3497.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector11_3497.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5447
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5173m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5447_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5447.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector120_5447.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5448
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5174m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5448_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5448.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector121_5448.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5449
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5175m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5449_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5449.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector122_5449.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5450
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5176m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5450_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5450.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector123_5450.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5451
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5177m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5451_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5451.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector124_5451.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5452
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_remaining_samples_5178m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5452_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5452.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector125_5452.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5455
	( 
	.data({1'b0, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_pll_start_reconfig_5397m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5455_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor25_5454_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5455.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector126_5455.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5465
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5257m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5465_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor26_5464_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5465.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector127_5465.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5466
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5257m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_6990_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5466_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5468_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5466.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_5466.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5469
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5256m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_6990_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5469_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5468_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5469.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector129_5469.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3498
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3232m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3193q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3246m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3270m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3313m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3355m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3392m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3448m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3463m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3476m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3498_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3498.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector12_3498.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5471
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_5258m_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_6990_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5471_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5468_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5471.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector130_5471.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5627
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_7_4953q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5627_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5627.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector131_5627.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5628
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_6_4954q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5628_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5628.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector132_5628.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_5629
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_5_4955q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_5629_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_5629.width_data = 2,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector133_5629.width_sel = 2;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_5630
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_4_4956q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_4_5570q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_4_3630q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_5630_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_5630.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector134_5630.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_5631
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_3_4957q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_3_5571q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_3_3631q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_5631_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_5631.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector135_5631.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_5632
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_2_4958q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_2_5572q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_2_3632q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_5632_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_5632.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector136_5632.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_5633
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_1_4959q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_1_5573q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_1_3633q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_5633_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_5633.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector137_5633.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_5634
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_result_0_4960q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_result_0_5574q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_result_0_3634q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_5634_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_5634.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector138_5634.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_5635
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_err_4952q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_err_5575q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3626q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_5635_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_5635.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector139_5635.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3499
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3233m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3247m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3271m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3314m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3356m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3393m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3449m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3464m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3477m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3499_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3499.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector13_3499.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_5689
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5680m_dataout, 1'b1, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_5689_o),
	.sel({(((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_5689.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector140_5689.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector143_6283
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_12_6407q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5981m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6125m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6201m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6246m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector143_6283_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector143_6283.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector143_6283.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector144_6284
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_11_6408q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5982m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6202m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6247m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector144_6284_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector144_6284.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector144_6284.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6285
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_10_6409q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5983m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6127m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6203m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6248m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6285_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6285.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector145_6285.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6286
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_9_6410q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5984m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6128m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6204m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6249m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6286_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6286.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector146_6286.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6287
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_8_6411q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5985m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6129m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6205m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6250m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6287_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6287.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector147_6287.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6288
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_7_6412q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5986m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6130m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6206m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6251m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6288_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6288.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector148_6288.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6289
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_6_6413q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5987m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6207m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6252m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6289_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6289.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector149_6289.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3500
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3234m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3194q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3248m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3272m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3315m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3357m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3394m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3450m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3465m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3478m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3500_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3500.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector14_3500.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6290
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_5_6414q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5988m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6132m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6208m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6253m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6290_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6290.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector150_6290.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6291
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_4_6415q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5989m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6133m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6209m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6254m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6291_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6291.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector151_6291.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6292
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_3_6416q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5990m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6134m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6210m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6255m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6292_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6292.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector152_6292.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6293
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_2_6417q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5991m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6135m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6211m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6256m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6293_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6293.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector153_6293.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6294
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_1_6418q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5992m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6136m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6212m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6257m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6294_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6294.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector154_6294.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6295
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_addr_0_6419q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5993m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6137m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6213m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6258m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6295_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6295.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector155_6295.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6296
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_2_6420q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5994m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6138m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6214m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6259m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6296_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6296.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector156_6296.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6297
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_1_6421q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5995m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6139m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6215m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6260m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6297_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6297.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector157_6297.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6298
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ba_0_6422q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5996m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6140m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6216m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6261m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6298_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6298.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector158_6298.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6299
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_cas_n_6423q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5997m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6141m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6217m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6262m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6299_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6299.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector159_6299.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3501
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3235m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3195q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3249m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3273m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3316m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3358m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3395m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3451m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3466m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3479m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3501_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3501.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector15_3501.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6300
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_ras_n_6424q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5998m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6142m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6218m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6263m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6300_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6300.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector160_6300.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6301
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_we_n_6425q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_5999m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6143m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6219m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6264m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6301_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6301.width_data = 6,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector161_6301.width_sel = 6;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3502
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3236m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3198q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3250m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3274m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3317m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3359m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3396m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3452m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3467m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3480m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3502_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3502.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector16_3502.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector177_6318
	( 
	.data({1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6015m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6159m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6235m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6280m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector177_6318_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6302_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector177_6318.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector177_6318.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector178_6320
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5731m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5970m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6078m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6191m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector178_6320_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector178_6320.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector178_6320.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6321
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5732m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5971m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6079m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6192m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6321_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6321.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector179_6321.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3503
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3237m_dataout, 1'b0, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3251m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3275m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3318m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3360m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3397m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3453m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3468m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3481m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3503_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3503.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector17_3503.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6322
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5733m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5972m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6080m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6193m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6322_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6322.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector180_6322.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6323
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5734m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5973m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6081m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6194m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6323_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6323.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector181_6323.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6324
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5735m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5974m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6082m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6195m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6324_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6324.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector182_6324.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6325
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5736m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5975m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6083m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6196m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6325_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6325.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector183_6325.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6326
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5737m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5976m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6084m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6197m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6326_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6326.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector184_6326.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6327
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5738m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_5977m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6085m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6198m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6327_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6327.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector185_6327.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6380
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_5978m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6243m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6380_o),
	.sel({((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6380.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector186_6380.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6381
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_doing_rd_count_6404q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_5978m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6236m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_6243m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6381_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6302_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6381.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector187_6381.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3504
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3238m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3199q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3252m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3276m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3319m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3361m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3398m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3454m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3469m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3482m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3504_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3504.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector18_3504.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3505
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3239m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3196q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3253m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3277m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3320m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3362m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3399m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3455m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3470m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3483m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3505_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3505.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector19_3505.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3487
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_6_3619q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3331m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3402m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3487_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3487.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector1_3487.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3506
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3240m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3201q, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3254m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3278m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3321m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3363m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3471m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3484m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3506_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3506.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector20_3506.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3509
	( 
	.data({1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3257m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3509_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor2_3508_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3509.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector21_3509.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3511
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3258m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3511_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3510_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3511.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector22_3511.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3512
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3259m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3512_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3510_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3512.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector23_3512.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3515
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3260m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3515_o),
	.sel({(((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q), s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3515.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector24_3515.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3517
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3261m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3517_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor6_3516_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3517.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector25_3517.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3520
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_3262m_dataout, 1'b1}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3520_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor7_3518_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3520.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector26_3520.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3529
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3325m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3409m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3529_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3528_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3529.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector27_3529.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3530
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3326m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3410m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3530_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3528_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3530.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector28_3530.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3531
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3327m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3411m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3531_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3528_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3531.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector29_3531.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3488
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_5_3620q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3332m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3403m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3488_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3488.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector2_3488.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3532
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3328m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3412m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3532_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3528_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3532.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector30_3532.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3533
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3329m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3413m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3533_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3528_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3533.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector31_3533.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3535
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3387m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_3457m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3535_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor11_3534_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3535.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector32_3535.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_3669
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_calc_5611q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_calc_4963q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_3669_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_3668_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_3667_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_3669.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_3669.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_3670
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_phase_5548q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_phase_4961q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_3670_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_3668_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_3667_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_3670.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector34_3670.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_cdvw_shift_in_5117q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_cdvw_shift_in_4962q, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_3668_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_3667_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector35_3671.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_4833
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_3_4932q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4600m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_4833_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_4832_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_4833.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector36_4833.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_4834
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_2_4933q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4601m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_4834_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_4832_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_4834.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector37_4834.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_4835
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_1_4934q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4602m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_4835_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_4832_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_4835.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector38_4835.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_4836
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_0_4935q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_single_bit_cal_3211q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dq_pin_ctr_4603m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_4836_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_4832_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_4836.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector39_4836.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3489
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_4_3621q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3333m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3404m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3489_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3489.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector3_3489.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_4838
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4454m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4571m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4769m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_4838_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_4838.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector40_4838.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_4839
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4455m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4572m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4770m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_4839_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_4839.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector41_4839.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_4840
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4573m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4771m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_4840_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_4840.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector42_4840.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_4841
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4457m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4574m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4772m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_4841_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_4841.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector43_4841.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_4842
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4458m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4575m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4773m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_4842_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_4842.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector44_4842.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_4843
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4459m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4576m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4774m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_4843_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_4843.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector45_4843.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_4844
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4460m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4577m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4775m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_4844_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_4844.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector46_4844.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_4845
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4461m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4578m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_4776m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_4845_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_4845.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector47_4845.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_4847
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4367m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4387m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4400m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4462m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4582m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4641m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4656m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4694m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4778m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_4847_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_4847.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector48_4847.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_4848
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4368m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4388m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4401m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4463m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4583m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4642m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4657m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4695m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4779m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_4848_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_4848.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector49_4848.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3490
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_3_3622q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3334m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3405m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3490_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3490.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector4_3490.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_4849
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4369m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4389m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4402m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4464m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4584m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4643m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4658m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4696m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4780m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_4849_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_4849.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector50_4849.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_4850
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4370m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4390m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4403m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4465m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4585m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4644m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4659m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4697m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4781m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_4850_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_4850.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector51_4850.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_4851
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4371m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4391m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4404m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4466m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4586m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4645m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4660m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4698m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4782m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_4851_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_4851.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector52_4851.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_4852
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4372m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4392m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4405m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4467m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4587m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4646m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4661m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4699m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4783m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_4852_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_4852.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector53_4852.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_4853
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4373m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4393m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4406m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4468m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4588m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4647m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4662m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4700m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4784m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_4853_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_4853.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector54_4853.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_4854
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4374m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4394m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4407m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4469m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4589m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4648m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4663m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4701m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4785m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_4854_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_4854.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector55_4854.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_4855
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4375m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4395m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4408m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4470m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4590m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4649m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4664m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4702m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4786m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_4855_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_4855.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector56_4855.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_4856
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4376m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4396m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4409m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4471m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4591m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4650m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4665m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4703m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4787m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_4856_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_4856.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector57_4856.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_4857
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4377m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4397m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4410m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4472m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4592m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4651m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4666m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4704m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4788m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_4857_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_4857.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector58_4857.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_4858
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4378m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4398m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4411m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4473m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4593m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4652m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4667m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4705m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4789m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_4858_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_4858.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector59_4858.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3491
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_2_3623q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3335m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3406m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3491_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3491.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector5_3491.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_4861
	( 
	.data({1'b0, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_start_3649q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4654m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_pll_start_reconfig_4806m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_4861_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor16_4860_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_4861.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector60_4861.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_4863
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4381m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4594m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4635m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_4863_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_4863.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector61_4863.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_4864
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4382m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4595m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4636m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_4864_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_4864.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector62_4864.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_4865
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4383m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4596m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4621m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4637m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_4865_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_4865.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector63_4865.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_4866
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4384m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4597m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4622m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4638m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_4866_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_4866.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector64_4866.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_4867
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4385m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4598m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4639m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_4867_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_4867.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector65_4867.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_4868
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4386m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4599m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_4640m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_4868_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_4868.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector66_4868.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_4870
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4579m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_4870_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor18_4869_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_4870.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector67_4870.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_4877
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_7_4968q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4790m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_4877_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_4877.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector68_4877.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_4878
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_6_4969q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4791m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_4878_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_4878.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector69_4878.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3492
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_1_3624q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3336m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3407m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3492_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3492.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector6_3492.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_4879
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_5_4970q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4792m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_4879_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_4879.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector70_4879.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_4880
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4_4971q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4793m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_4880_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_4880.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector71_4880.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_4881
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_3_4972q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4794m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_4881_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_4881.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector72_4881.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_4882
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_2_4973q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4795m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_4882_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_4882.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector73_4882.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_4883
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_1_4974q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4796m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_4883_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_4883.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector74_4883.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_4884
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_0_4975q, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cal_codvw_phase_4797m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_4884_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_4884.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector75_4884.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3493
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_main_block_sig_count_0_3625q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3337m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_3408m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3493_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3493.width_data = 4,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector7_3493.width_sel = 4;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector84_4894
	( 
	.data({1'b0, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4693m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_ack_4777m_dataout, 1'b0}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector84_4894_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor20_4893_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector84_4894.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector84_4894.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5407
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5179m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5189m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5240m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5292m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5398m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5407_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5407.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector85_5407.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5408
	( 
	.data({1'b1, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5162m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5180m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5190m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5241m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5293m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5399m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5408_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5408.width_data = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector86_5408.width_sel = 9;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5409
	( 
	.data({1'b0, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5163m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5181m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5191m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5242m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5294m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5400m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5409_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5409.width_data = 9,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector87_5409.width_sel = 9;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5410
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5164m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5182m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5192m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5243m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5295m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5401m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5410_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5410.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector88_5410.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5411
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5165m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5183m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5193m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5244m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5296m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5402m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5411_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5411.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector89_5411.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3494
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3228m_dataout, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor0_3241_dataout), {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3242m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3266m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3309m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3351m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3388m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3444m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3459m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3472m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3494_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3494.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector8_3494.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5412
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5166m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5184m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5194m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5245m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5297m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5403m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5412_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5412.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector90_5412.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5413
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5167m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5185m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5195m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5246m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5298m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5404m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5413_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5413.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector91_5413.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5414
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5168m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5186m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5196m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5247m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5299m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5405m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5414_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5414.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector92_5414.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5416
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5169m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5187m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5197m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5248m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5300m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5406m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5416_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5416.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector93_5416.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5417
	( 
	.data({1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mimic_cdv_found_5603q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mimic_cdv_found_5233m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5417_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5417.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector94_5417.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5419
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5118m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5370m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5419_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5419.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector95_5419.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5420
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5119m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5371m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5420_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5420.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector96_5420.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5421
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5372m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5421_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5421.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector97_5421.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5422
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5373m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5422_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5422.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector98_5422.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5423
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_drift_5374m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5423_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5423.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector99_5423.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3495
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3229m_dataout, 1'b0, {3{wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3243m_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3267m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3310m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3352m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3389m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3445m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3460m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_3473m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3495_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3495.width_data = 12,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector9_3495.width_sel = 12;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7076
	( 
	.data({1'b1, 1'b0, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7076_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q, (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q), (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7076.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector0_7076.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7190
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7068m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7095m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7107m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7119m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7131m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7143m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7155m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7167m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7178m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7190_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7190.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector10_7190.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7191
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7069m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7096m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7108m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7120m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7132m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7144m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7156m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7168m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7179m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7191_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7191.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector11_7191.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7192
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7070m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7097m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7109m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7121m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7133m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7145m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7157m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7169m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7180m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7192_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7192.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector12_7192.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7193
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7071m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7098m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7110m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7122m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7134m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7146m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7158m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7170m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7181m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7193_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7193.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector13_7193.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_7896
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7422m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7618m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7701m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7739m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7785m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7832m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_12_8140q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_7896_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_7896.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector16_7896.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_7897
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7423m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7619m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7702m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7740m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7786m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7833m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_11_8141q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_7897_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_7897.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector17_7897.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_7898
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7424m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7620m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7703m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7741m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7787m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7834m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_10_8142q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_7898_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_7898.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector18_7898.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_7899
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7425m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7621m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7704m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7742m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7788m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7835m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_9_8143q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_7899_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_7899.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector19_7899.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7080
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7080_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7080.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector1_7080.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_7900
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7426m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7622m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7705m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7743m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7789m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7836m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_8_8144q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_7900_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_7900.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector20_7900.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_7901
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7427m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7623m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7706m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7744m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7790m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7837m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_7_8145q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_7901_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_7901.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector21_7901.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_7902
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7428m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7624m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7707m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7745m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7791m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7838m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_6_8146q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_7902_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_7902.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector22_7902.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_7903
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7429m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7625m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7708m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7746m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7792m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7839m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_5_8147q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_7903_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_7903.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector23_7903.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_7904
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7430m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7626m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7709m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7747m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7793m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7840m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_4_8148q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_7904_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_7904.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector24_7904.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_7905
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7431m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7627m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7710m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7748m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7794m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7841m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_3_8149q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_7905_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_7905.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector25_7905.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_7906
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7432m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7628m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7711m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7749m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7795m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7842m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_2_8150q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_7906_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_7906.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector26_7906.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_7907
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7433m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7629m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7712m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7750m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7796m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7843m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_1_8151q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_7907_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_7907.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector27_7907.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_7908
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7434m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7630m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7713m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7751m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7797m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7844m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_addr_0_8152q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_7908_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_7908.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector28_7908.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_7909
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7435m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7631m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7714m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7752m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7798m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7845m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_2_8153q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_7909_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_7909.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector29_7909.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7085
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7085_o),
	.sel({(ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q), ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q, (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout)}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7085.width_data = 3,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector2_7085.width_sel = 3;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_7910
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7436m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7632m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7715m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7753m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7799m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7846m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_1_8154q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_7910_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_7910.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector30_7910.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_7911
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7437m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7633m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7716m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7754m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7800m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7847m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ba_0_8155q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_7911_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_7911.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector31_7911.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_7912
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7438m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7634m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7717m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7755m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7801m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7848m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_cas_n_8156q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_7912_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_7912.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector32_7912.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_7913
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7439m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7635m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7718m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7756m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7802m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7849m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_ras_n_8157q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_7913_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_7913.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector33_7913.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_7914
	( 
	.data({1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7440m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7636m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7719m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7757m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7803m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7850m_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_we_n_8158q}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_7914_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_7914.width_data = 8,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector34_7914.width_sel = 8;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7183
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7061m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7088m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7100m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7112m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7124m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7136m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7148m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7160m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7171m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7183_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7183.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector3_7183.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7184
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7062m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7089m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7101m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7113m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7125m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7137m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7149m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7161m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7172m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7184_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7184.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector4_7184.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_7930
	( 
	.data({1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7456m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7652m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7735m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7773m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7819m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_7866m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_7930_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_7930.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector50_7930.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_7934
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7876m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_7934_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_7934.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector51_7934.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_7935
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7877m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_7935_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_7935.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector52_7935.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_7936
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7878m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_7936_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_7936.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector53_7936.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_7937
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7879m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_7937_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_7937.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector54_7937.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_7938
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7880m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_7938_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_7938.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector55_7938.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_7939
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7881m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_7939_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_7939.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector56_7939.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_7940
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7882m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_7940_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_7940.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector57_7940.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_7941
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7883m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_7941_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_7941.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector58_7941.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_7944
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7876m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_7944_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_7944.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector59_7944.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7185
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7063m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7090m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7102m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7114m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7126m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7138m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7150m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7162m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7173m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7185_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7185.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector5_7185.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_7945
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7877m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_7945_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_7945.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector60_7945.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_7946
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7878m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_7946_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_7946.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector61_7946.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_7947
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7879m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_7947_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_7947.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector62_7947.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_7948
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7880m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_7948_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_7948.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector63_7948.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_7949
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7881m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_7949_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_7949.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector64_7949.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_7950
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7882m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_7950_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_7950.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector65_7950.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_7951
	( 
	.data({1'b0, 1'b1, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q), wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7883m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_7951_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_7951.width_data = 5,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector66_7951.width_sel = 5;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_7952
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7412m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7608m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7691m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7774m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7820m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7885m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_7952_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_7952.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector67_7952.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_7953
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7413m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7609m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7692m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7775m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7821m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7886m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_7953_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_7953.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector68_7953.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_7954
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7414m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7610m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7693m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7776m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7822m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7887m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_7954_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_7954.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector69_7954.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7186
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7064m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7091m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7103m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7115m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7127m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7139m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7151m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7163m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7174m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7186_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7186.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector6_7186.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_7955
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7415m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7611m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7694m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7777m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7823m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7888m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_7955_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_7955.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector70_7955.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_7956
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7416m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7612m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7695m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7778m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7824m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7889m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_7956_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_7956.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector71_7956.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_7957
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7417m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7613m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7696m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7779m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7825m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7890m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_7957_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_7957.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector72_7957.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_7958
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7418m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7614m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7697m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7780m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7826m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7891m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_7958_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_7958.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector73_7958.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_7959
	( 
	.data({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7419m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7615m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7698m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7781m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7827m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_count_7892m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_7959_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_7959.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector74_7959.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_7960
	( 
	.data({1'b0, {5{s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8593_dataout}}, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_7884m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_7960_o),
	.sel({s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_7960.width_data = 7,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_7960.width_sel = 7;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7187
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7065m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7092m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7104m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7116m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7128m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7140m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7152m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7164m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7175m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7187_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7187.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector7_7187.width_sel = 11;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7188
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7066m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7093m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7105m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7117m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7129m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7141m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7153m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7165m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7176m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7188_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7188.width_data = 10,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector8_7188.width_sel = 10;
	oper_selector   ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7189
	( 
	.data({wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7067m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7094m_dataout, 1'b0, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7106m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7118m_dataout, 1'b1, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7130m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7142m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7154m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7166m_dataout, wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7177m_dataout}),
	.o(wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7189_o),
	.sel({ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_1100_step_7244q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_0011_step_7245q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_wlat_7246q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q}));
	defparam
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7189.width_data = 11,
		ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector9_7189.width_sel = 11;
	assign
		ctl_add_1t_ac_lat_internal = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_ac_lat_internal_744q,
		ctl_add_1t_odt_lat_internal = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_add_1t_odt_lat_internal_745q,
		ctl_add_intermediate_regs_internal = 1'b0,
		ctl_cal_fail = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_fail_735q,
		ctl_cal_success = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_init_success_740q,
		ctl_cal_warning = 1'b0,
		ctl_rlat = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_4_3606q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_3_3607q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_2_3608q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_1_3609q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rd_lat_0_3610q},
		ctl_wlat = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_4_3611q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_3_3612q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_2_3613q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_1_3614q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wd_lat_0_3615q},
		dbg_rd_data = {32{1'b0}},
		dbg_waitrequest = 1'b0,
		parity_error_n = 1'b1,
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1610_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1647_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1758_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1761_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1763_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1784_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1789_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1794_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1968_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_1990_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_addr_cmd_2404_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_cal_complete_1066_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_fail_9570q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctl_init_success_9621q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_0_3178_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_1_3183_dataout = ((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_3_2864q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_2_2865q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_1_2866q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_pin_0_2869q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1202_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_init_dram_1087q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1236_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prog_cal_mr_1068q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1237_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ctrl_rec_command_cmd_prep_customer_mr_setup_1080q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_admin_req_extended_1113q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_10_1239_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_mem_init_complete_2620q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_0_3154_dataout = ((((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q
)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1442_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1569_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_zero_2779q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan1_1571_o | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_lessthan2_1572_o),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1_3173_dataout = ((((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_17_2761q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_16_2762q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_15_2763q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_14_2764q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_13_2765q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_12_2766q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_11_2767q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_10_2768q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_9_2769q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_8_2770q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_7_2771q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_6_2772q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_5_2773q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_4_2774q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_3_2775q
)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2_2776q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1_2777q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_0_2778q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_5_1114_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3127_dataout = ((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_9_1156q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_8_1157q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_7_1158q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_6_1159q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_5_1160q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_4_1161q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_3_1162q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_2_1163q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_1_1164q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_count_0_1167q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_1123_dataout = (((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_initial_refresh_issued_1146q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_6_0_3127_dataout) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refreshes_maxed_1402q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2782q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1170_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_due_1191q & (~ (((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q)))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_8_1174_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_refresh_done_2782q & (~ ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_2_1195q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_1_1196q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_num_stacked_refreshes_0_1197q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1600_dataout = ((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_1604_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2133_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2176_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_stage_counter_2395_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_1351_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor0_1574_dataout = (((~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_process_12_1573_dataout) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor1_1948_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_widenor2_2113_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor10_1716_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor11_1718_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor12_1720_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor13_1722_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor14_1724_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor15_1726_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor16_1728_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor17_1743_dataout = (((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor18_1746_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor19_1747_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor1_1367_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_run_init_seq_1420q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_program_cal_mrs_1421q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor20_1749_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor21_1750_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor22_1754_dataout = (((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor23_1756_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor24_1757_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor25_1762_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor26_1767_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor27_1769_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor29_1780_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor30_1783_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor31_1786_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor33_1790_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor34_1792_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_14_2760q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor37_1863_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor38_1866_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor3_1702_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor41_1872_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor42_1873_dataout = ((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor36_1847_dataout | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cke_2860q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cs_n_2861q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_odt_2862q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_rst_n_2863q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor47_2355_dataout = (((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor46_2288_dataout | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_cas_n_2857q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_ras_n_2858q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_nop_toggle_signal_we_n_2859q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_idle_1422q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_1427q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor49_2362_dataout = (((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor4_1704_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor50_2365_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor51_2367_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor53_2370_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor54_2376_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_prog_user_mrs_1429q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor55_2384_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_non_operational_1433q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor48_2361_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor56_2405_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_reset_1419q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_done_1424q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_dummy_wait_1430q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_done_1432q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor57_2477_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_topup_refresh_1423q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_zq_cal_short_1425q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_act_1426q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_access_precharge_1428q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_state_s_refresh_1431q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor5_1706_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor6_1708_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor7_1710_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor8_1712_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_5_2751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_wideor9_1714_dataout = ((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_0_2746q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_1_2747q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_2_2748q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_3_2749q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_4_2750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_6_2752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_7_2753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_8_2754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_9_2755q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_10_2756q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_11_2757q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_12_2758q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_state_s_13_2759q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_ctrl_op_rec_command_op_single_bit_9737_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dvw_size_a0_0_10178_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_9645_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_9644_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_0_10181_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_1_9563q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_0_9564q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_master_ctrl_op_rec_9714_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_mtp_almts_checked_9367_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9254_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dis_state_9569q) | ((~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_1_742q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ctl_cal_byte_lanes_r_0_743q)) & ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_10_9446_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_err_8749q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_ack_timeout_8772q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_flag_done_timeout_8780q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9652_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_non_operational_9558q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9653_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_9557q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9654_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_9556q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9655_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prep_customer_mr_setup_9555q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9656_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_tracking_setup_9554q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9657_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_poa_9553q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9658_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_wr_lat_9552q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9659_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_adv_rd_lat_9551q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9660_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_was_9550q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9661_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rdv_9549q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9662_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_seek_9548q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9663_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_sweep_9547q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9664_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_rrp_reset_9546q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9665_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_read_mtp_9545q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9666_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_mtp_9544q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9667_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_btp_9543q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9668_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_cal_9542q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9669_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_write_ihi_9541q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9670_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_prog_cal_mr_9540q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9671_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_init_dram_9539q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9672_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_phy_initialise_9538q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9673_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_reset_9537q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout = ((((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_17_9900q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_16_9901q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_15_9902q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_14_9903q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_13_9904q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_12_9905q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_11_9906q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_10_9907q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_9_9908q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_8_9909q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_7_9910q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_6_9911q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_5_9912q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_4_9913q
)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_3_9914q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_2_9915q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_1_9916q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_milisecond_tick_gen_count_0_9917q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9781_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_last_state_s_operational_9557q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_9784_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_9787q) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_16_0_10200_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_2_8649_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_enable_8781q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_6_0_10175_dataout = (((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_14_8699q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_13_8700q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_12_8701q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_11_8702q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_10_8703q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_9_8704q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_8_8705q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_7_8706q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_6_8707q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_5_8708q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_4_8709q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_3_8710q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_2_8711q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_1_8712q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_timeout_counter_0_8729q
)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_7_8775_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_ctrl_command_done_8740q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_8_0_10159_dataout = (((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_10_8638q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_9_8639q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_8_8640q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_7_8641q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_6_8642q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_5_8643q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_4_8644q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_3_8645q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_2_8646q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_1_8647q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_dll_lock_counter_0_8698q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_update_due_0_10209_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_7_9918q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_6_9919q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_5_9920q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_4_9921q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_3_9922q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_2_9923q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_1_9924q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_tracking_ms_counter_0_9925q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_v_dis_9647_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor0_8717_dataout = ((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_8713_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_8714_dataout) | (~ s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor1_9674_dataout = (((((((((((((((((((((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9652_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9653_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9654_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9655_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9656_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9657_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9658_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9659_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9660_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9661_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9662_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9663_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9664_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9665_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9666_dataout
) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9667_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9668_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9669_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9670_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9671_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9672_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9673_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_widenor2_9712_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor0_8713_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_8738q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_8752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_8753q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor10_9335_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor11_9337_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor12_9339_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor13_9341_dataout = ((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor14_9344_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor15_9347_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor16_9349_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor17_9351_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor18_9353_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor19_9355_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor1_8714_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_8730q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_8736q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_8755q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor20_9357_dataout = (((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q
),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor21_9359_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor22_9362_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor23_9365_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor24_9368_dataout = (((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor25_9371_dataout = ((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor26_9373_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor27_9377_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor28_9379_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor29_9381_dataout = (((((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor2_8715_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_mtp_8730q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_was_8736q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prep_customer_mr_setup_8738q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_idle_8750q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_phy_initialise_8751q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_init_dram_8752q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_prog_cal_mr_8753q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_ihi_8754q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_curr_cmd_cmd_write_btp_8755q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor30_9644_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor31_9650_dataout = (((((((((((((((((((((s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9652_dataout | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9653_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9654_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9655_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9656_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9657_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9658_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9659_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9660_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9661_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9662_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9663_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9664_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9665_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9666_dataout
) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9667_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9668_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9669_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9670_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9671_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9672_dataout) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_process_14_9673_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor32_9713_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor33_9716_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor34_9734_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_operational_9535q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_non_operational_9536q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor37_9744_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prog_cal_mr_9518q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_prep_customer_mr_setup_9533q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_find_cmd_9645_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor5_9324_dataout = (((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor6_9326_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor7_9328_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor8_9330_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_ihi_9519q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_wideor9_9333_dataout = ((((((((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_reset_9515q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_phy_initialise_9516q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_init_dram_9517q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_cal_9520q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_btp_9521q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_write_mtp_9522q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_read_mtp_9523q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_reset_9524q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_sweep_9525q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rrp_seek_9526q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_rdv_9527q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_was_9528q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_rd_lat_9529q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_adv_wr_lat_9530q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_poa_9531q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_setup_9532q
) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_state_s_tracking_9534q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_0_7044_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_proc_5706_dataout = (s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor29_5705_dataout & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_btp_addr_array_6334_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3674_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_last_state_s_track_3595q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_proc_3676_dataout = (wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector33_3669_o & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_cdvw_block_sig_cdvw_calc_1t_4354q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3265_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_dgb_ac_access_gnt_r_727q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3324_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_doing_rd_0_6496q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3415_dataout = (int_rdata_valid_1t[0] & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dimm_driving_dq_5691q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_state_proc_3547_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_0_6903_dataout = ((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3680_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q) & s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_0_6903_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3711_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3720_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_find_centre_of_largest_data_valid_window_3744_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_working_window_0_4299q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_last_bit_value_4337q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_found_a_good_edge_4342q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_mimic_sample_req_5098_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_2_5103q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_1_5104q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_mimic_sample_req_seq_mmc_start_r_0_5105q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_pll_reconf_mux_3651_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4476_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4356q) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_test_dq_expired_4950q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5058q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_proc_4627_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_3644q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_phs_shft_busy_1t_3645q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_selector128_6990_dataout = (((((((wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[1] & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[2]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[3]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[4]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[5]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[6]) & wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[7]) & (~ wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_add20_5395_o[8])),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_shift_in_mmc_seq_value_5113_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_5110q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_mmc_seq_done_1t_5111q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_0_6999_dataout = ((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_1_5697q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_burst_count_0_5698q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_1_7008_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_2_7017_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_3_7026_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_4_7035_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_7_6385q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_6_6386q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_5_6387q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_4_6388q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_3_6389q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_2_6390q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_1_6391q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_count_0_6392q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_addr_cmd_6302_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cmd_err_0_6896_dataout = ((((((((~ (ctl_rdata[0] ^ ctl_rdata[8])) & (~ (ctl_rdata[1] ^ ctl_rdata[9]))) & (~ (ctl_rdata[2] ^ ctl_rdata[10]))) & (~ (ctl_rdata[3] ^ ctl_rdata[11]))) & (~ (ctl_rdata[4] ^ ctl_rdata[12]))) & (~ (ctl_rdata[5] ^ ctl_rdata[13]))) & (~ (ctl_rdata[6] ^ ctl_rdata[14]))) & (~ (ctl_rdata[7] ^ ctl_rdata[15]))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_count_6319_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_6964_dataout = ((((((((((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5038q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5039q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5040q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5041q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5042q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5043q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_9_5044q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_8_5045q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_7_5046q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_6_5047q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_5_5048q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_4_5049q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_3_5050q
)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_2_5051q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_1_5052q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_0_5054q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_num_phase_shifts_0_6938_dataout = ((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_5_4936q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_4_4937q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_3_4938q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_2_4939q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_1_4940q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_num_phase_shifts_0_4941q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_poa_match_6971_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_15_5038q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_14_5039q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_13_5040q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_12_5041q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_11_5042q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_tp_match_block_sig_rdata_current_pin_10_5043q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_req_3525_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_0_6947_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_rsc_state_4846_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_setup_0_6996_dataout = (((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_4_5692q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_3_5693q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_2_5694q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_1_5695q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_setup_0_5696q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_test_dq_expired_0_6931_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_7_4942q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_6_4943q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_5_4944q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_4_4945q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_3_4946q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_2_4947q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_1_4948q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_count_0_4949q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_0_6980_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_7_5612q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_6_5613q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_5_5614q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_4_5615q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_3_5616q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_2_5617q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_1_5618q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_remaining_samples_0_5619q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_trk_state_5415_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_v_phase_works_4479_dataout = (((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_curr_byte_ln_dis_4356q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_mtp_match_5058q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_rsc_proc_v_phase_works_4913q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor0_3241_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_read_mtp_3191q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_reset_3192q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_sweep_3193q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rrp_seek_3194q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_rdv_3195q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_poa_3196q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_rd_lat_3198q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_adv_wr_lat_3199q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_tr_due_3201q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor1_3667_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_widenor2_5626_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor0_3213_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_idle_3184q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_phy_initialise_3185q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_init_dram_3186q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prog_cal_mr_3187q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_ihi_3188q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_btp_3189q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_write_mtp_3190q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_was_3197q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ctrl_dgrb_r_command_cmd_prep_customer_mr_setup_3200q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor10_3528_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor11_3534_dataout = ((((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor12_3668_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor14_4832_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor15_4837_dataout = (((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor16_4860_dataout = ((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor17_4862_dataout = (((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor18_4869_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_seek_cdvw_4924q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor19_4876_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_rewind_phase_4921q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_wait_4923q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_iram_4925q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor1_3485_dataout = (((((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_test_phases_3582q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor20_4893_dataout = (((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_idle_4914q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_next_phase_4915q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_phase_4916q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_wait_for_idle_dimm_4917q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_flush_datapath_4918q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_test_dq_4919q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_reset_cdvw_4920q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_rsc_block_sig_rsc_state_s_rsc_cdvw_calc_4922q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor21_5418_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor22_5427_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor23_5436_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor24_5444_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor25_5454_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_wait_5559q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor26_5464_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_adjust_resync_5561q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor27_5468_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_complete_5549q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_init_5554q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_idle_5555q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_mimic_sample_5556q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_next_phase_5557q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_calc_5558q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_trk_block_sig_trk_state_s_trk_cdvw_drift_5560q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor29_5705_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_wd_lat_3570q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_wd_lat_6384q) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_poa_mtp_3600q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_poa_mtp_6397q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_rdv_3599q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_rdv_6396q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_read_mtp_3598q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_read_mtp_6395q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_relax_3597q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_relax_6394q)) | (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_ac_req_s_ac_idle_3596q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_ac_block_sig_addr_cmd_state_s_ac_idle_6393q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor2_3508_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor3_3510_dataout = ((((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor6_3516_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_wd_lat_3588q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor7_3518_dataout = (((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_idle_3578q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_release_admin_3580q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_rdata_valid_align_3585q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_setup_3586q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_adv_rd_lat_3587q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_poa_cal_3589q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_wideor8_3519_dataout = ((((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_wait_admin_3579q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_reset_cdvw_3581q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_read_mtp_3583q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_seek_cdvw_3584q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_dgrb_state_s_track_3590q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_0_6910_dataout = ((((((~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_0_4305q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_0_4335q)) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_1_4304q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_1_4334q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_2_4303q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_2_4333q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_3_4302q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_3_4332q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_4_4301q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_4_4331q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_first_good_edge_5_4300q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_bit_5_4330q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_working_1_6917_dataout = ((((((~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_0_4311q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_0_4323q)) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_1_4310q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_1_4322q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_2_4309q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_2_4321q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_3_4308q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_3_4320q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_4_4307q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_4_4319q))) & (~ (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_current_window_size_5_4306q ^ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_sig_cdvw_state_largest_window_size_5_4318q))),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_0_8611_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_7931_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7943_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_ones_7240q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7099_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_zeros_7208q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7111_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_ones_7249q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7123_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_01_pairs_7251q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7135_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_1100_step_7252q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7147_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_0011_step_7253q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_proc_7159_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_last_state_s_write_wlat_7254q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_access_complete_8217q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_selector75_8593_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_0_8566_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_1_8575_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_2_8584_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_addr_cmd_3_8602_dataout = ((((((((~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_7_8130q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_6_8131q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_5_8132q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_4_8133q)) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_3_8134q) & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_2_8135q) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_1_8136q)) & (~ ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_ac_write_block_sig_count_0_8137q)),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_7182_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_widenor0_7072_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor0_7049_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_mtp_7222q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_was_7228q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_master_dgwb_state_block_sig_ctrl_dgwb_command_cmd_write_btp_7259q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_wait_admin_7238q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_btp_7239q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_mtp_7242q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_release_admin_7247q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor2_7933_dataout = (((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q) | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_01_pairs_7243q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor3_7942_dataout = ((ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_idle_7237q | ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_sig_dgwb_state_s_write_zeros_7241q) | s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_wideor1_7893_dataout),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_611_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_2730q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_ac_access_req_8212q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_612_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_ac_access_gnt_2730q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_dgrb_ac_access_req_6383q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_process_4_659_dataout = (ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_cmd_init_dram_594q & ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ac_mux_ctrl_broadcast_r_command_req_693q),
		s_wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_widenor0_589_dataout = ((((wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector51_9725_o | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector52_9726_o) | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector53_9727_o) | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector56_9730_o) | wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_ctrl_ctrl_selector57_9731_o),
		s_wire_vcc = 1'b1,
		sc_clk_dp = {2{1'b0}},
		scan_din = {2{1'b0}},
		scan_enable_ck = {1'b0},
		scan_enable_dm = {2{1'b0}},
		scan_enable_dq = {16{1'b0}},
		scan_enable_dqs = {2{1'b0}},
		scan_enable_dqs_config = {2{1'b0}},
		scan_enable_dqsn = {2{1'b0}},
		scan_update = {2{1'b0}},
		seq_ac_addr = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_12_701q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_11_702q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_10_703q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_9_704q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_8_705q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_7_706q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_6_707q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_5_708q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_4_709q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_3_710q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_2_711q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_1_712q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_addr_0_713q},
		seq_ac_ba = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_2_714q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_1_715q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ba_0_716q},
		seq_ac_cas_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cas_n_0_717q},
		seq_ac_cke = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cke_0_720q},
		seq_ac_cs_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_cs_n_0_721q},
		seq_ac_odt = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_odt_0_722q},
		seq_ac_ras_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_ras_n_0_718q},
		seq_ac_rst_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_rst_n_0_723q},
		seq_ac_sel = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_admin_admin_seq_ac_sel_2781q,
		seq_ac_we_n = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_ac_we_n_0_719q},
		seq_dqs_add_2t_delay = {2{1'b0}},
		seq_mem_clk_disable = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_mem_clk_disable_696q,
		seq_mmc_start = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgrb_dgrb_seq_mmc_start_5106q,
		seq_oct_oct_delay = {5{1'b0}},
		seq_oct_oct_extend = {{3{1'b0}}, {2{1'b1}}},
		seq_oct_val = 1'b0,
		seq_pll_inc_dec_n = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_inc_dec_n_760q,
		seq_pll_select = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_2_762q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_1_763q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_select_0_764q},
		seq_pll_start_reconfig = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_pll_start_reconfig_761q,
		seq_poa_lat_dec_1x = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_1_730q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_lat_dec_1x_0_731q},
		seq_poa_lat_inc_1x = {2{1'b0}},
		seq_poa_protection_override_1x = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_poa_protection_override_1x_592q,
		seq_rdata_valid_lat_dec = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdata_valid_lat_dec_728q,
		seq_rdata_valid_lat_inc = 1'b0,
		seq_rdp_dec_read_lat_1x = {2{1'b0}},
		seq_rdp_inc_read_lat_1x = {2{1'b0}},
		seq_rdp_reset_req_n = ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdp_reset_req_n_741q,
		seq_rdv_doing_rd = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_1_694q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_rdv_doing_rd_0_695q},
		seq_wdp_dm = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_3_8089q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_2_8090q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_1_8091q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dm_0_8092q},
		seq_wdp_dqs = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_1_8087q, 1'b0},
		seq_wdp_dqs_burst = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_1_8125q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_dqs_burst_0_8126q},
		seq_wdp_ovride = wire_ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_seq_wdp_ovride_750m_dataout,
		seq_wdp_wdata = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_31_8093q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_30_8094q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_29_8095q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_28_8096q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_27_8097q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_26_8098q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_25_8099q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_24_8100q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_23_8101q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_22_8102q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_21_8103q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_20_8104q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_19_8105q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_18_8106q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_17_8107q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_16_8108q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_15_8109q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_14_8110q
, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_13_8111q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_12_8112q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_11_8113q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_10_8114q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_9_8115q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_8_8116q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_7_8117q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_6_8118q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_5_8119q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_4_8120q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_3_8121q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_2_8122q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_1_8123q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_0_8124q},
		seq_wdp_wdata_valid = {ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_1_8127q, ddr2_phy_alt_mem_phy_seq_wrapper_ddr2_phy_alt_mem_phy_seq_seq_inst_ddr2_phy_alt_mem_phy_dgwb_dgwb_dgwb_wdata_valid_0_8128q};
endmodule //ddr2_phy_alt_mem_phy_seq_wrapper
//synopsys translate_on
//VALID FILE
