// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#include "xillybus_wrapper_xilly_decprint.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic xillybus_wrapper_xilly_decprint::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic xillybus_wrapper_xilly_decprint::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> xillybus_wrapper_xilly_decprint::ap_ST_st1_fsm_0 = "1";
const sc_lv<7> xillybus_wrapper_xilly_decprint::ap_ST_st2_fsm_1 = "10";
const sc_lv<7> xillybus_wrapper_xilly_decprint::ap_ST_st3_fsm_2 = "100";
const sc_lv<7> xillybus_wrapper_xilly_decprint::ap_ST_st4_fsm_3 = "1000";
const sc_lv<7> xillybus_wrapper_xilly_decprint::ap_ST_st5_fsm_4 = "10000";
const sc_lv<7> xillybus_wrapper_xilly_decprint::ap_ST_st6_fsm_5 = "100000";
const sc_lv<7> xillybus_wrapper_xilly_decprint::ap_ST_st7_fsm_6 = "1000000";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> xillybus_wrapper_xilly_decprint::ap_const_lv1_1 = "1";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_1 = "1";
const sc_lv<1> xillybus_wrapper_xilly_decprint::ap_const_lv1_0 = "0";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_2 = "10";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_3 = "11";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_4 = "100";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_5 = "101";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_9 = "1001";
const sc_lv<4> xillybus_wrapper_xilly_decprint::ap_const_lv4_0 = "0000";
const sc_lv<8> xillybus_wrapper_xilly_decprint::ap_const_lv8_0 = "00000000";
const sc_lv<64> xillybus_wrapper_xilly_decprint::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<32> xillybus_wrapper_xilly_decprint::ap_const_lv32_6 = "110";
const sc_lv<64> xillybus_wrapper_xilly_decprint::ap_const_lv64_A = "1010";
const sc_lv<64> xillybus_wrapper_xilly_decprint::ap_const_lv64_1 = "1";
const sc_lv<4> xillybus_wrapper_xilly_decprint::ap_const_lv4_A = "1010";
const sc_lv<4> xillybus_wrapper_xilly_decprint::ap_const_lv4_1 = "1";
const sc_lv<8> xillybus_wrapper_xilly_decprint::ap_const_lv8_1 = "1";
const sc_lv<8> xillybus_wrapper_xilly_decprint::ap_const_lv8_30 = "110000";

xillybus_wrapper_xilly_decprint::xillybus_wrapper_xilly_decprint(sc_module_name name) : sc_module(name), mVcdFile(0) {
    powers10_U = new xillybus_wrapper_xilly_decprint_powers10("powers10_U");
    powers10_U->clk(ap_clk);
    powers10_U->reset(ap_rst);
    powers10_U->address0(powers10_address0);
    powers10_U->ce0(powers10_ce0);
    powers10_U->q0(powers10_q0);
    out_U = new xillybus_wrapper_xilly_decprint_out("out_U");
    out_U->clk(ap_clk);
    out_U->reset(ap_rst);
    out_U->address0(out_address0);
    out_U->ce0(out_ce0);
    out_U->we0(out_we0);
    out_U->d0(out_d0);
    out_U->q0(out_q0);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_sig_cseq_ST_st1_fsm_0 );
    sensitive << ( ap_sig_cseq_ST_st6_fsm_5 );
    sensitive << ( tmp1_i_fu_244_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_sig_cseq_ST_st1_fsm_0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_sig_cseq_ST_st6_fsm_5 );
    sensitive << ( tmp1_i_fu_244_p2 );

    SC_METHOD(thread_ap_sig_bdd_106);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_138);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_25);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_48);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_71);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_80);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_95);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_cseq_ST_st1_fsm_0);
    sensitive << ( ap_sig_bdd_25 );

    SC_METHOD(thread_ap_sig_cseq_ST_st2_fsm_1);
    sensitive << ( ap_sig_bdd_48 );

    SC_METHOD(thread_ap_sig_cseq_ST_st3_fsm_2);
    sensitive << ( ap_sig_bdd_71 );

    SC_METHOD(thread_ap_sig_cseq_ST_st4_fsm_3);
    sensitive << ( ap_sig_bdd_80 );

    SC_METHOD(thread_ap_sig_cseq_ST_st5_fsm_4);
    sensitive << ( ap_sig_bdd_95 );

    SC_METHOD(thread_ap_sig_cseq_ST_st6_fsm_5);
    sensitive << ( ap_sig_bdd_106 );

    SC_METHOD(thread_ap_sig_cseq_ST_st7_fsm_6);
    sensitive << ( ap_sig_bdd_138 );

    SC_METHOD(thread_debug_out);
    sensitive << ( out_load_reg_328 );
    sensitive << ( ap_sig_cseq_ST_st7_fsm_6 );
    sensitive << ( tmp_2_fu_254_p1 );

    SC_METHOD(thread_debug_out_ap_vld);
    sensitive << ( ap_sig_cseq_ST_st7_fsm_6 );
    sensitive << ( tmp_2_fu_254_p1 );

    SC_METHOD(thread_exitcond_fu_140_p2);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( first_2_reg_97 );

    SC_METHOD(thread_first_1_fu_217_p3);
    sensitive << ( first_2_cast1_reg_270 );
    sensitive << ( first_reg_85 );
    sensitive << ( or_cond_fu_211_p2 );

    SC_METHOD(thread_first_2_cast1_fu_136_p1);
    sensitive << ( first_2_reg_97 );

    SC_METHOD(thread_i_fu_146_p2);
    sensitive << ( first_2_reg_97 );

    SC_METHOD(thread_or_cond_fu_211_p2);
    sensitive << ( tmp_6_fu_200_p2 );
    sensitive << ( tmp_7_fu_206_p2 );

    SC_METHOD(thread_out_address0);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( tmp_3_reg_284 );
    sensitive << ( ap_sig_cseq_ST_st4_fsm_3 );
    sensitive << ( ap_sig_cseq_ST_st5_fsm_4 );
    sensitive << ( sum_i_cast_fu_233_p1 );

    SC_METHOD(thread_out_ce0);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( ap_sig_cseq_ST_st4_fsm_3 );
    sensitive << ( ap_sig_cseq_ST_st5_fsm_4 );

    SC_METHOD(thread_out_d0);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( ap_sig_cseq_ST_st4_fsm_3 );
    sensitive << ( tmp_5_fu_193_p2 );

    SC_METHOD(thread_out_we0);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( exitcond_fu_140_p2 );
    sensitive << ( ap_sig_cseq_ST_st4_fsm_3 );
    sensitive << ( tmp_4_fu_172_p2 );

    SC_METHOD(thread_p_rec_i_fu_238_p2);
    sensitive << ( p_0_rec_i_reg_119 );

    SC_METHOD(thread_powers10_address0);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );
    sensitive << ( tmp_3_fu_152_p1 );

    SC_METHOD(thread_powers10_ce0);
    sensitive << ( ap_sig_cseq_ST_st2_fsm_1 );

    SC_METHOD(thread_powers10_load_cast2_fu_161_p1);
    sensitive << ( powers10_q0 );

    SC_METHOD(thread_powers10_load_cast_fu_165_p1);
    sensitive << ( powers10_load_cast2_fu_161_p1 );

    SC_METHOD(thread_sum_i_cast_fu_233_p1);
    sensitive << ( sum_i_fu_228_p2 );

    SC_METHOD(thread_sum_i_fu_228_p2);
    sensitive << ( tmp_reg_294 );
    sensitive << ( tmp_1_fu_224_p1 );

    SC_METHOD(thread_tmp1_i_fu_244_p2);
    sensitive << ( out_q0 );
    sensitive << ( ap_sig_cseq_ST_st6_fsm_5 );

    SC_METHOD(thread_tmp_1_fu_224_p1);
    sensitive << ( p_0_rec_i_reg_119 );

    SC_METHOD(thread_tmp_2_fu_254_p1);
    sensitive << ( debug_ready );

    SC_METHOD(thread_tmp_3_fu_152_p1);
    sensitive << ( first_2_reg_97 );

    SC_METHOD(thread_tmp_4_fu_172_p2);
    sensitive << ( powers10_load_cast_reg_299 );
    sensitive << ( ap_sig_cseq_ST_st4_fsm_3 );
    sensitive << ( v_fu_32 );

    SC_METHOD(thread_tmp_5_fu_193_p2);
    sensitive << ( x_reg_108 );

    SC_METHOD(thread_tmp_6_fu_200_p2);
    sensitive << ( ap_sig_cseq_ST_st4_fsm_3 );
    sensitive << ( tmp_4_fu_172_p2 );
    sensitive << ( x_reg_108 );

    SC_METHOD(thread_tmp_7_fu_206_p2);
    sensitive << ( first_2_cast1_reg_270 );
    sensitive << ( ap_sig_cseq_ST_st4_fsm_3 );
    sensitive << ( tmp_4_fu_172_p2 );
    sensitive << ( first_reg_85 );

    SC_METHOD(thread_tmp_fu_157_p1);
    sensitive << ( first_reg_85 );

    SC_METHOD(thread_v_1_fu_183_p2);
    sensitive << ( powers10_load_cast_reg_299 );
    sensitive << ( v_fu_32 );

    SC_METHOD(thread_x_1_fu_177_p2);
    sensitive << ( x_reg_108 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( exitcond_fu_140_p2 );
    sensitive << ( tmp_4_fu_172_p2 );
    sensitive << ( tmp_2_fu_254_p1 );
    sensitive << ( tmp1_i_fu_244_p2 );

    ap_CS_fsm = "0000001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "xillybus_wrapper_xilly_decprint_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, val_r, "(port)val_r");
    sc_trace(mVcdFile, debug_ready, "(port)debug_ready");
    sc_trace(mVcdFile, debug_out, "(port)debug_out");
    sc_trace(mVcdFile, debug_out_ap_vld, "(port)debug_out_ap_vld");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st1_fsm_0, "ap_sig_cseq_ST_st1_fsm_0");
    sc_trace(mVcdFile, ap_sig_bdd_25, "ap_sig_bdd_25");
    sc_trace(mVcdFile, powers10_address0, "powers10_address0");
    sc_trace(mVcdFile, powers10_ce0, "powers10_ce0");
    sc_trace(mVcdFile, powers10_q0, "powers10_q0");
    sc_trace(mVcdFile, first_2_cast1_fu_136_p1, "first_2_cast1_fu_136_p1");
    sc_trace(mVcdFile, first_2_cast1_reg_270, "first_2_cast1_reg_270");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st2_fsm_1, "ap_sig_cseq_ST_st2_fsm_1");
    sc_trace(mVcdFile, ap_sig_bdd_48, "ap_sig_bdd_48");
    sc_trace(mVcdFile, i_fu_146_p2, "i_fu_146_p2");
    sc_trace(mVcdFile, i_reg_279, "i_reg_279");
    sc_trace(mVcdFile, tmp_3_fu_152_p1, "tmp_3_fu_152_p1");
    sc_trace(mVcdFile, tmp_3_reg_284, "tmp_3_reg_284");
    sc_trace(mVcdFile, exitcond_fu_140_p2, "exitcond_fu_140_p2");
    sc_trace(mVcdFile, tmp_fu_157_p1, "tmp_fu_157_p1");
    sc_trace(mVcdFile, tmp_reg_294, "tmp_reg_294");
    sc_trace(mVcdFile, powers10_load_cast_fu_165_p1, "powers10_load_cast_fu_165_p1");
    sc_trace(mVcdFile, powers10_load_cast_reg_299, "powers10_load_cast_reg_299");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st3_fsm_2, "ap_sig_cseq_ST_st3_fsm_2");
    sc_trace(mVcdFile, ap_sig_bdd_71, "ap_sig_bdd_71");
    sc_trace(mVcdFile, x_1_fu_177_p2, "x_1_fu_177_p2");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st4_fsm_3, "ap_sig_cseq_ST_st4_fsm_3");
    sc_trace(mVcdFile, ap_sig_bdd_80, "ap_sig_bdd_80");
    sc_trace(mVcdFile, first_1_fu_217_p3, "first_1_fu_217_p3");
    sc_trace(mVcdFile, tmp_4_fu_172_p2, "tmp_4_fu_172_p2");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st5_fsm_4, "ap_sig_cseq_ST_st5_fsm_4");
    sc_trace(mVcdFile, ap_sig_bdd_95, "ap_sig_bdd_95");
    sc_trace(mVcdFile, p_rec_i_fu_238_p2, "p_rec_i_fu_238_p2");
    sc_trace(mVcdFile, p_rec_i_reg_323, "p_rec_i_reg_323");
    sc_trace(mVcdFile, out_q0, "out_q0");
    sc_trace(mVcdFile, out_load_reg_328, "out_load_reg_328");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st6_fsm_5, "ap_sig_cseq_ST_st6_fsm_5");
    sc_trace(mVcdFile, ap_sig_bdd_106, "ap_sig_bdd_106");
    sc_trace(mVcdFile, out_address0, "out_address0");
    sc_trace(mVcdFile, out_ce0, "out_ce0");
    sc_trace(mVcdFile, out_we0, "out_we0");
    sc_trace(mVcdFile, out_d0, "out_d0");
    sc_trace(mVcdFile, first_reg_85, "first_reg_85");
    sc_trace(mVcdFile, first_2_reg_97, "first_2_reg_97");
    sc_trace(mVcdFile, x_reg_108, "x_reg_108");
    sc_trace(mVcdFile, p_0_rec_i_reg_119, "p_0_rec_i_reg_119");
    sc_trace(mVcdFile, ap_sig_cseq_ST_st7_fsm_6, "ap_sig_cseq_ST_st7_fsm_6");
    sc_trace(mVcdFile, ap_sig_bdd_138, "ap_sig_bdd_138");
    sc_trace(mVcdFile, tmp_2_fu_254_p1, "tmp_2_fu_254_p1");
    sc_trace(mVcdFile, sum_i_cast_fu_233_p1, "sum_i_cast_fu_233_p1");
    sc_trace(mVcdFile, v_fu_32, "v_fu_32");
    sc_trace(mVcdFile, v_1_fu_183_p2, "v_1_fu_183_p2");
    sc_trace(mVcdFile, tmp_5_fu_193_p2, "tmp_5_fu_193_p2");
    sc_trace(mVcdFile, powers10_load_cast2_fu_161_p1, "powers10_load_cast2_fu_161_p1");
    sc_trace(mVcdFile, tmp_6_fu_200_p2, "tmp_6_fu_200_p2");
    sc_trace(mVcdFile, tmp_7_fu_206_p2, "tmp_7_fu_206_p2");
    sc_trace(mVcdFile, or_cond_fu_211_p2, "or_cond_fu_211_p2");
    sc_trace(mVcdFile, tmp_1_fu_224_p1, "tmp_1_fu_224_p1");
    sc_trace(mVcdFile, sum_i_fu_228_p2, "sum_i_fu_228_p2");
    sc_trace(mVcdFile, tmp1_i_fu_244_p2, "tmp1_i_fu_244_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

xillybus_wrapper_xilly_decprint::~xillybus_wrapper_xilly_decprint() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete powers10_U;
    delete out_U;
}

void xillybus_wrapper_xilly_decprint::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_st1_fsm_0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read()) && 
         !esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_172_p2.read()))) {
        first_2_reg_97 = i_reg_279.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        first_2_reg_97 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read()) && 
         !esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_172_p2.read()))) {
        first_reg_85 = first_1_fu_217_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        first_reg_85 = ap_const_lv32_9;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st7_fsm_6.read()) && 
         !esl_seteq<1,1,1>(ap_const_lv1_0, tmp_2_fu_254_p1.read()))) {
        p_0_rec_i_reg_119 = p_rec_i_reg_323.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && 
                !esl_seteq<1,1,1>(exitcond_fu_140_p2.read(), ap_const_lv1_0))) {
        p_0_rec_i_reg_119 = ap_const_lv64_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_172_p2.read()))) {
        v_fu_32 = v_1_fu_183_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()) && 
                !esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        v_fu_32 = val_r.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st3_fsm_2.read())) {
        x_reg_108 = ap_const_lv8_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_172_p2.read()))) {
        x_reg_108 = x_1_fu_177_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read())) {
        first_2_cast1_reg_270 = first_2_cast1_fu_136_p1.read();
        i_reg_279 = i_fu_146_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st6_fsm_5.read())) {
        out_load_reg_328 = out_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st5_fsm_4.read())) {
        p_rec_i_reg_323 = p_rec_i_fu_238_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st3_fsm_2.read())) {
        powers10_load_cast_reg_299 = powers10_load_cast_fu_165_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && esl_seteq<1,1,1>(exitcond_fu_140_p2.read(), ap_const_lv1_0))) {
        tmp_3_reg_284 = tmp_3_fu_152_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && !esl_seteq<1,1,1>(exitcond_fu_140_p2.read(), ap_const_lv1_0))) {
        tmp_reg_294 = tmp_fu_157_p1.read();
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_done() {
    if (((!esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st6_fsm_5.read()) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, tmp1_i_fu_244_p2.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_idle() {
    if ((!esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st1_fsm_0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st6_fsm_5.read()) && 
         !esl_seteq<1,1,1>(ap_const_lv1_0, tmp1_i_fu_244_p2.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_bdd_106() {
    ap_sig_bdd_106 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(5, 5));
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_bdd_138() {
    ap_sig_bdd_138 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(6, 6));
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_bdd_25() {
    ap_sig_bdd_25 = esl_seteq<1,1,1>(ap_CS_fsm.read().range(0, 0), ap_const_lv1_1);
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_bdd_48() {
    ap_sig_bdd_48 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(1, 1));
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_bdd_71() {
    ap_sig_bdd_71 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(2, 2));
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_bdd_80() {
    ap_sig_bdd_80 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(3, 3));
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_bdd_95() {
    ap_sig_bdd_95 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(4, 4));
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_cseq_ST_st1_fsm_0() {
    if (ap_sig_bdd_25.read()) {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_cseq_ST_st2_fsm_1() {
    if (ap_sig_bdd_48.read()) {
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_cseq_ST_st3_fsm_2() {
    if (ap_sig_bdd_71.read()) {
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_cseq_ST_st4_fsm_3() {
    if (ap_sig_bdd_80.read()) {
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_cseq_ST_st5_fsm_4() {
    if (ap_sig_bdd_95.read()) {
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_cseq_ST_st6_fsm_5() {
    if (ap_sig_bdd_106.read()) {
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_ap_sig_cseq_ST_st7_fsm_6() {
    if (ap_sig_bdd_138.read()) {
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_debug_out() {
    debug_out = out_load_reg_328.read();
}

void xillybus_wrapper_xilly_decprint::thread_debug_out_ap_vld() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st7_fsm_6.read()) && 
         !esl_seteq<1,1,1>(ap_const_lv1_0, tmp_2_fu_254_p1.read()))) {
        debug_out_ap_vld = ap_const_logic_1;
    } else {
        debug_out_ap_vld = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_exitcond_fu_140_p2() {
    exitcond_fu_140_p2 = (!first_2_reg_97.read().is_01() || !ap_const_lv4_A.is_01())? sc_lv<1>(): sc_lv<1>(first_2_reg_97.read() == ap_const_lv4_A);
}

void xillybus_wrapper_xilly_decprint::thread_first_1_fu_217_p3() {
    first_1_fu_217_p3 = (!or_cond_fu_211_p2.read()[0].is_01())? sc_lv<32>(): ((or_cond_fu_211_p2.read()[0].to_bool())? first_2_cast1_reg_270.read(): first_reg_85.read());
}

void xillybus_wrapper_xilly_decprint::thread_first_2_cast1_fu_136_p1() {
    first_2_cast1_fu_136_p1 = esl_zext<32,4>(first_2_reg_97.read());
}

void xillybus_wrapper_xilly_decprint::thread_i_fu_146_p2() {
    i_fu_146_p2 = (!first_2_reg_97.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(first_2_reg_97.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void xillybus_wrapper_xilly_decprint::thread_or_cond_fu_211_p2() {
    or_cond_fu_211_p2 = (tmp_6_fu_200_p2.read() & tmp_7_fu_206_p2.read());
}

void xillybus_wrapper_xilly_decprint::thread_out_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read())) {
        out_address0 =  (sc_lv<4>) (tmp_3_reg_284.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read())) {
        out_address0 =  (sc_lv<4>) (ap_const_lv64_A);
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st5_fsm_4.read())) {
        out_address0 =  (sc_lv<4>) (sum_i_cast_fu_233_p1.read());
    } else {
        out_address0 = "XXXX";
    }
}

void xillybus_wrapper_xilly_decprint::thread_out_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st5_fsm_4.read()))) {
        out_ce0 = ap_const_logic_1;
    } else {
        out_ce0 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_out_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read())) {
        out_d0 = tmp_5_fu_193_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read())) {
        out_d0 = ap_const_lv8_0;
    } else {
        out_d0 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void xillybus_wrapper_xilly_decprint::thread_out_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read()) && 
          !esl_seteq<1,1,1>(exitcond_fu_140_p2.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st4_fsm_3.read()) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_172_p2.read())))) {
        out_we0 = ap_const_logic_1;
    } else {
        out_we0 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_p_rec_i_fu_238_p2() {
    p_rec_i_fu_238_p2 = (!ap_const_lv64_1.is_01() || !p_0_rec_i_reg_119.read().is_01())? sc_lv<64>(): (sc_biguint<64>(ap_const_lv64_1) + sc_biguint<64>(p_0_rec_i_reg_119.read()));
}

void xillybus_wrapper_xilly_decprint::thread_powers10_address0() {
    powers10_address0 =  (sc_lv<4>) (tmp_3_fu_152_p1.read());
}

void xillybus_wrapper_xilly_decprint::thread_powers10_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st2_fsm_1.read())) {
        powers10_ce0 = ap_const_logic_1;
    } else {
        powers10_ce0 = ap_const_logic_0;
    }
}

void xillybus_wrapper_xilly_decprint::thread_powers10_load_cast2_fu_161_p1() {
    powers10_load_cast2_fu_161_p1 = esl_sext<30,28>(powers10_q0.read());
}

void xillybus_wrapper_xilly_decprint::thread_powers10_load_cast_fu_165_p1() {
    powers10_load_cast_fu_165_p1 = esl_zext<32,30>(powers10_load_cast2_fu_161_p1.read());
}

void xillybus_wrapper_xilly_decprint::thread_sum_i_cast_fu_233_p1() {
    sum_i_cast_fu_233_p1 = esl_zext<64,5>(sum_i_fu_228_p2.read());
}

void xillybus_wrapper_xilly_decprint::thread_sum_i_fu_228_p2() {
    sum_i_fu_228_p2 = (!tmp_1_fu_224_p1.read().is_01() || !tmp_reg_294.read().is_01())? sc_lv<5>(): (sc_biguint<5>(tmp_1_fu_224_p1.read()) + sc_biguint<5>(tmp_reg_294.read()));
}

void xillybus_wrapper_xilly_decprint::thread_tmp1_i_fu_244_p2() {
    tmp1_i_fu_244_p2 = (!out_q0.read().is_01() || !ap_const_lv8_0.is_01())? sc_lv<1>(): sc_lv<1>(out_q0.read() == ap_const_lv8_0);
}

void xillybus_wrapper_xilly_decprint::thread_tmp_1_fu_224_p1() {
    tmp_1_fu_224_p1 = p_0_rec_i_reg_119.read().range(5-1, 0);
}

void xillybus_wrapper_xilly_decprint::thread_tmp_2_fu_254_p1() {
    tmp_2_fu_254_p1 = debug_ready.read().range(1-1, 0);
}

void xillybus_wrapper_xilly_decprint::thread_tmp_3_fu_152_p1() {
    tmp_3_fu_152_p1 = esl_zext<64,4>(first_2_reg_97.read());
}

void xillybus_wrapper_xilly_decprint::thread_tmp_4_fu_172_p2() {
    tmp_4_fu_172_p2 = (!v_fu_32.read().is_01() || !powers10_load_cast_reg_299.read().is_01())? sc_lv<1>(): (sc_biguint<32>(v_fu_32.read()) < sc_biguint<32>(powers10_load_cast_reg_299.read()));
}

void xillybus_wrapper_xilly_decprint::thread_tmp_5_fu_193_p2() {
    tmp_5_fu_193_p2 = (x_reg_108.read() | ap_const_lv8_30);
}

void xillybus_wrapper_xilly_decprint::thread_tmp_6_fu_200_p2() {
    tmp_6_fu_200_p2 = (!x_reg_108.read().is_01() || !ap_const_lv8_0.is_01())? sc_lv<1>(): sc_lv<1>(x_reg_108.read() != ap_const_lv8_0);
}

void xillybus_wrapper_xilly_decprint::thread_tmp_7_fu_206_p2() {
    tmp_7_fu_206_p2 = (!first_reg_85.read().is_01() || !first_2_cast1_reg_270.read().is_01())? sc_lv<1>(): (sc_bigint<32>(first_reg_85.read()) > sc_bigint<32>(first_2_cast1_reg_270.read()));
}

void xillybus_wrapper_xilly_decprint::thread_tmp_fu_157_p1() {
    tmp_fu_157_p1 = first_reg_85.read().range(5-1, 0);
}

void xillybus_wrapper_xilly_decprint::thread_v_1_fu_183_p2() {
    v_1_fu_183_p2 = (!v_fu_32.read().is_01() || !powers10_load_cast_reg_299.read().is_01())? sc_lv<32>(): (sc_biguint<32>(v_fu_32.read()) - sc_biguint<32>(powers10_load_cast_reg_299.read()));
}

void xillybus_wrapper_xilly_decprint::thread_x_1_fu_177_p2() {
    x_1_fu_177_p2 = (!x_reg_108.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(x_reg_108.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void xillybus_wrapper_xilly_decprint::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if (!esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) {
                ap_NS_fsm = ap_ST_st2_fsm_1;
            } else {
                ap_NS_fsm = ap_ST_st1_fsm_0;
            }
            break;
        case 2 : 
            if (!esl_seteq<1,1,1>(exitcond_fu_140_p2.read(), ap_const_lv1_0)) {
                ap_NS_fsm = ap_ST_st5_fsm_4;
            } else {
                ap_NS_fsm = ap_ST_st3_fsm_2;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_st4_fsm_3;
            break;
        case 8 : 
            if (!esl_seteq<1,1,1>(ap_const_lv1_0, tmp_4_fu_172_p2.read())) {
                ap_NS_fsm = ap_ST_st2_fsm_1;
            } else {
                ap_NS_fsm = ap_ST_st4_fsm_3;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_st6_fsm_5;
            break;
        case 32 : 
            if (!esl_seteq<1,1,1>(ap_const_lv1_0, tmp1_i_fu_244_p2.read())) {
                ap_NS_fsm = ap_ST_st1_fsm_0;
            } else {
                ap_NS_fsm = ap_ST_st7_fsm_6;
            }
            break;
        case 64 : 
            if (!esl_seteq<1,1,1>(ap_const_lv1_0, tmp_2_fu_254_p1.read())) {
                ap_NS_fsm = ap_ST_st5_fsm_4;
            } else {
                ap_NS_fsm = ap_ST_st7_fsm_6;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

