Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar 23 17:54:27 2022
| Host         : AIROLDI01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.027        0.000                      0                   14        0.142        0.000                      0                   14        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               8.027        0.000                      0                   14        0.142        0.000                      0                   14        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.746ns (37.068%)  route 1.267ns (62.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.419     5.508 r  DATAPATH0/reg_count_reg[7]/Q
                         net (fo=2, routed)           1.267     6.774    DATAPATH0/reg_count_reg[7]_0[2]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.327     7.101 r  DATAPATH0/reg_count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.101    DATAPATH0/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
                         clock pessimism              0.365    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.075    15.128    DATAPATH0/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  8.027    

Slack (MET) :             8.143ns  (required time - arrival time)
  Source:                 DATAPATH0/reg_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.580ns (31.345%)  route 1.270ns (68.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  DATAPATH0/reg_count_reg[4]/Q
                         net (fo=2, routed)           1.270     6.815    DATAPATH0/reg_count_reg[7]_0[0]
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.124     6.939 r  DATAPATH0/reg_count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.939    DATAPATH0/plusOp[4]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
                         clock pessimism              0.365    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)        0.029    15.082    DATAPATH0/reg_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  8.143    

Slack (MET) :             8.351ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.580ns (37.904%)  route 0.950ns (62.096%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.545 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.292     5.837    DATAPATH0/Q[0]
    SLICE_X0Y106         LUT2 (Prop_lut2_I1_O)        0.124     5.961 r  DATAPATH0/reg_count[6]_i_1/O
                         net (fo=2, routed)           0.658     6.619    DATAPATH0/plusOp[5]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]_lopt_replica/C
                         clock pessimism              0.343    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X0Y106         FDCE (Setup_fdce_C_D)       -0.061    14.970    DATAPATH0/reg_count_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  8.351    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.143%)  route 0.554ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.554     6.099    DATAPATH0/Q[0]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
                         clock pessimism              0.343    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205    14.826    DATAPATH0/reg_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.143%)  route 0.554ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.554     6.099    DATAPATH0/Q[0]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]/C
                         clock pessimism              0.343    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205    14.826    DATAPATH0/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.143%)  route 0.554ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.554     6.099    DATAPATH0/Q[0]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]_lopt_replica/C
                         clock pessimism              0.343    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205    14.826    DATAPATH0/reg_count_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.143%)  route 0.554ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.554     6.099    DATAPATH0/Q[0]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
                         clock pessimism              0.343    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X0Y106         FDCE (Setup_fdce_C_CE)      -0.205    14.826    DATAPATH0/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.580ns (47.686%)  route 0.636ns (52.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.850     5.088    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=1, routed)           0.636     6.180    FSM_onehot_cur_state_reg_n_0_[7]
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     6.304 r  FSM_onehot_cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.304    FSM_onehot_cur_state[3]_i_1_n_0
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.731    14.722    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
                         clock pessimism              0.365    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)        0.029    15.081    FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.874ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.456ns (45.143%)  route 0.554ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 14.723 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.851     5.089    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.456     5.545 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.554     6.099    mux_count_rst
    SLICE_X1Y106         FDCE                                         r  FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.732    14.723    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
                         clock pessimism              0.365    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X1Y106         FDCE (Setup_fdce_C_D)       -0.081    14.972    FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  8.874    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 14.722 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.850     5.088    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.419     5.507 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=1, routed)           0.382     5.889    reg_in_load
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    U20                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    10.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    12.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.731    14.722    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
                         clock pessimism              0.365    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X0Y107         FDCE (Setup_fdce_C_D)       -0.256    14.796    FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  8.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.654     1.591    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  FSM_onehot_cur_state_reg[3]/Q
                         net (fo=2, routed)           0.076     1.809    FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.928     2.117    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.526     1.591    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.075     1.666    FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.655     1.592    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.733 r  FSM_onehot_cur_state_reg[1]/Q
                         net (fo=2, routed)           0.119     1.852    FSM_onehot_cur_state_reg_n_0_[1]
    SLICE_X1Y107         FDCE                                         r  FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.928     2.117    i_clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.510     1.607    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.070     1.677    FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.654     1.591    i_clk_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  FSM_onehot_cur_state_reg[2]/Q
                         net (fo=1, routed)           0.097     1.829    reg_words_load
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  FSM_onehot_cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.874    FSM_onehot_cur_state[3]_i_1_n_0
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.928     2.117    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.513     1.604    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.091     1.695    FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.655     1.592    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.733 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.110     1.843    DATAPATH0/Q[0]
    SLICE_X0Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.888 r  DATAPATH0/reg_count[6]_i_1/O
                         net (fo=2, routed)           0.000     1.888    DATAPATH0/plusOp[5]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.929     2.118    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]/C
                         clock pessimism             -0.513     1.605    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.092     1.697    DATAPATH0/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.654     1.591    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.128     1.719 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=1, routed)           0.119     1.839    reg_in_load
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.928     2.117    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
                         clock pessimism             -0.526     1.591    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.012     1.603    FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.654     1.591    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  FSM_onehot_cur_state_reg[6]/Q
                         net (fo=1, routed)           0.172     1.904    FSM_onehot_cur_state_reg_n_0_[6]
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.928     2.117    i_clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  FSM_onehot_cur_state_reg[7]/C
                         clock pessimism             -0.526     1.591    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.070     1.661    FSM_onehot_cur_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.655     1.592    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.733 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.204     1.937    mux_count_rst
    SLICE_X1Y106         FDCE                                         r  FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.929     2.118    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.526     1.592    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.066     1.658    FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.187ns (38.861%)  route 0.294ns (61.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.655     1.592    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.733 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.294     2.027    DATAPATH0/Q[0]
    SLICE_X0Y106         LUT3 (Prop_lut3_I1_O)        0.046     2.073 r  DATAPATH0/reg_count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.073    DATAPATH0/plusOp[7]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.929     2.118    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[7]/C
                         clock pessimism             -0.513     1.605    
    SLICE_X0Y106         FDCE (Hold_fdce_C_D)         0.107     1.712    DATAPATH0/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.655     1.592    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.733 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.204     1.937    DATAPATH0/Q[0]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.929     2.118    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[4]/C
                         clock pessimism             -0.513     1.605    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.566    DATAPATH0/reg_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH0/reg_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.655     1.592    i_clk_IBUF_BUFG
    SLICE_X1Y106         FDPE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDPE (Prop_fdpe_C_Q)         0.141     1.733 r  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=8, routed)           0.204     1.937    DATAPATH0/Q[0]
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.929     2.118    DATAPATH0/CLK
    SLICE_X0Y106         FDCE                                         r  DATAPATH0/reg_count_reg[6]/C
                         clock pessimism             -0.513     1.605    
    SLICE_X0Y106         FDCE (Hold_fdce_C_CE)       -0.039     1.566    DATAPATH0/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106   FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106   FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y107   FSM_onehot_cur_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107   FSM_onehot_cur_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107   FSM_onehot_cur_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107   FSM_onehot_cur_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107   FSM_onehot_cur_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106   DATAPATH0/reg_count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106   DATAPATH0/reg_count_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   FSM_onehot_cur_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106   FSM_onehot_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107   FSM_onehot_cur_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107   FSM_onehot_cur_state_reg[4]/C



