<div id="pf48" class="pf w0 h0" data-page-no="48"><div class="pc pc48 w0 h0"><img class="bi x13 yc7a w2 h85" alt="" src="bg48.png"/><div class="t m0 x13 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">CHAPTER<span class="_ _2"> </span>6.<span class="_ _22"> </span>THE<span class="_ _2"> </span>R<span class="_ _2c"></span>V32I<span class="_ _2"> </span>ISA</div><div class="t m0 xd5 h8 yc7b ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">prog.s:<span class="_ _e"> </span>Assembler<span class="_ _11"> </span>messages:</span></div><div class="t m0 xd5 h8 yc7c ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _1f"> </span><span class="ff5 fs4">prog.s:1:<span class="_ _e"> </span>Error:<span class="_ _11"> </span>illegal<span class="_ _e"> </span>operands<span class="_ _e"> </span>‘add<span class="_ _e"> </span>a0,a5,2048’</span></div><div class="t m0 xd5 h8 yc7d ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _1f"> </span><span class="ff5 fs4">prog.s:2:<span class="_ _e"> </span>Error:<span class="_ _11"> </span>illegal<span class="_ _e"> </span>operands<span class="_ _e"> </span>‘add<span class="_ _e"> </span>a0,a5,10000’</span></div><div class="t m0 xd5 h8 yc7e ff24 fs12 fc0 sc0 ls0 ws0">4<span class="_ _1f"> </span><span class="ff5 fs4">prog.s:3:<span class="_ _e"> </span>Error:<span class="_ _11"> </span>illegal<span class="_ _e"> </span>operands<span class="_ _e"> </span>‘add<span class="_ _e"> </span>a0,a5,-3000’</span></div><div class="t m0 x14 h7 yc7f ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>o perform operations with immediate v<span class="_ _7"></span>alues less<span class="_ _13"> </span>than -2048<span class="_ _12"> </span>or greater than 2047,</div><div class="t m0 x13 h7 yc80 ff3 fs4 fc0 sc0 ls0 ws0">the programmer<span class="_ _12"> </span>could emplo<span class="_ _1"></span>y m<span class="_ _8"></span>ultiple instructions<span class="_ _13"> </span>to compose the<span class="_ _12"> </span>v<span class="_ _8"></span>alue, store it in<span class="_ _8"></span>to</div><div class="t m0 x13 h7 yc81 ff3 fs4 fc0 sc0 ls0 ws0">a<span class="_ _13"> </span>register, and<span class="_ _12"> </span>use an<span class="_ _12"> </span>instruction<span class="_ _13"> </span>that<span class="_ _13"> </span>reads<span class="_ _12"> </span>the second<span class="_ _12"> </span>source operand from<span class="_ _12"> </span>a register.</div><div class="t m0 x13 h7 yc82 ff3 fs4 fc0 sc0 ls0 ws0">There<span class="_ _a"> </span>are<span class="_ _3"> </span>several<span class="_ _a"> </span>w<span class="_ _8"></span>ays<span class="_ _a"> </span>of<span class="_ _3"> </span>comp<span class="_ _4"></span>osing<span class="_ _a"> </span>these<span class="_ _a"> </span>v<span class="_ _8"></span>alues<span class="_ _3"> </span>using<span class="_ _3"> </span>R<span class="_ _2c"></span>V32I<span class="_ _a"> </span>instructions.<span class="_ _10"> </span>As<span class="_ _3"> </span>an</div><div class="t m0 x13 h7 yc83 ff3 fs4 fc0 sc0 ls0 ws0">example,<span class="_ _5"> </span>one<span class="_ _5"> </span>could<span class="_ _5"> </span>load<span class="_ _5"> </span>a<span class="_ _5"> </span>small<span class="_ _5"> </span>constant (<span class="ff8">e.g.</span>,<span class="_ _5"> </span>1000)<span class="_ _5"> </span>into a<span class="_ _5"> </span>register,<span class="_ _5"> </span>shift<span class="_ _5"> </span>its<span class="_ _5"> </span>v<span class="_ _8"></span>alue<span class="_ _5"> </span>to</div><div class="t m0 x13 h7 yc84 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>left<span class="_ _5"> </span>to<span class="_ _2"> </span>multiply<span class="_ _5"> </span>it<span class="_ _2"> </span>by<span class="_ _5"> </span>a<span class="_ _2"> </span>p<span class="_ _4"></span>o<span class="_ _8"></span>wer<span class="_ _5"> </span>of<span class="_ _2"> </span>tw<span class="_ _8"></span>o,<span class="_ _2"> </span>and<span class="_ _2"> </span>add<span class="_ _2"> </span>another<span class="_ _2"> </span>small<span class="_ _5"> </span>constant<span class="_ _5"> </span>to<span class="_ _2"> </span>pro<span class="_ _4"></span>duce</div><div class="t m0 x13 h7 yc85 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _d"> </span>desired<span class="_ _a"> </span>v<span class="_ _8"></span>alue.<span class="_ _1b"> </span>The<span class="_ _d"> </span>following<span class="_ _d"> </span>assembly<span class="_ _d"> </span>co<span class="_ _4"></span>de<span class="_ _d"> </span>pro<span class="_ _4"></span>duces<span class="_ _d"> </span>the<span class="_ _d"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>4005<span class="_ _a"> </span>b<span class="_ _1"></span>y<span class="_ _d"> </span>loading</div><div class="t m0 x13 h7 yc86 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>1000<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span><span class="ff5">a5</span>,<span class="_ _2"> </span>shifting<span class="_ _2"> </span>it<span class="_ _2"> </span>t<span class="_ _1"></span>wice<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>left</div><div class="t m0 x5e h11 yc87 ffc fs7 fc0 sc0 ls0 ws0">7</div><div class="t m0 xd3 h7 yc86 ff3 fs4 fc0 sc0 ls0 ws0">,<span class="_ _2"> </span>and<span class="_ _2"> </span>adding<span class="_ _2"> </span>5<span class="_ _2"> </span>to<span class="_ _2"> </span>it.</div><div class="t m0 xd5 h8 yc88 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">ADD<span class="_ _85"> </span>a5,<span class="_ _e"> </span>x0,<span class="_ _11"> </span>1000</span></div><div class="t m0 xd5 h8 yc89 ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _1f"> </span><span class="ff5 fs4">SLLI<span class="_ _e"> </span>a5,<span class="_ _11"> </span>a5,<span class="_ _e"> </span>2</span></div><div class="t m0 xd5 h8 yc8a ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _1f"> </span><span class="ff5 fs4">ADD<span class="_ _85"> </span>a5,<span class="_ _e"> </span>a5,<span class="_ _11"> </span>5</span></div><div class="t m0 x14 h7 yc8b ff3 fs4 fc0 sc0 ls0 ws0">In<span class="_ _2"> </span>RISC-V,<span class="_ _2"> </span>the<span class="_ _d"> </span><span class="ff7">recommended<span class="_ _a"> </span>w<span class="_ _1"></span>a<span class="_ _8"></span>y<span class="_ _3"> </span>of<span class="_ _a"> </span>loading<span class="_ _a"> </span>immediate<span class="_ _a"> </span>v<span class="_ _8"></span>alues<span class="_ _a"> </span>in<span class="_ _1"></span>to<span class="_ _a"> </span>reg-</span></div><div class="t m0 x13 h7 yc8c ff7 fs4 fc0 sc0 ls0 ws0">isters<span class="_ _11"> </span>is<span class="_ _e"> </span>by<span class="_ _11"> </span>using<span class="_ _11"> </span>the<span class="_ _e"> </span>“load<span class="_ _e"> </span>immediate”<span class="_ _e"> </span>pseudo-instruction,<span class="_ _1f"> </span>or<span class="_ _11"> </span><span class="ff5">li<span class="ff3">.<span class="_ _23"> </span>This</span></span></div><div class="t m0 x13 h7 yc8d ff3 fs4 fc0 sc0 ls0 ws0">pseudo-instruction<span class="_ _2"> </span>is<span class="_ _d"> </span>automatically<span class="_ _d"> </span>con<span class="_ _1"></span>v<span class="_ _1"></span>erted<span class="_ _2"> </span>by<span class="_ _2"> </span>the<span class="_ _d"> </span>assem<span class="_ _1"></span>bler<span class="_ _2"> </span>to<span class="_ _d"> </span>the<span class="_ _d"> </span>b<span class="_ _4"></span>est<span class="_ _2"> </span>sequence</div><div class="t m0 x13 h7 yc8e ff3 fs4 fc0 sc0 ls0 ws0">of<span class="_ _2"> </span>machine<span class="_ _5"> </span>instructions<span class="_ _d"> </span>to<span class="_ _2"> </span>comp<span class="_ _4"></span>ose<span class="_ _5"> </span>the<span class="_ _d"> </span>desired<span class="_ _2"> </span>v<span class="_ _8"></span>alue.<span class="_ _f"> </span>The<span class="_ _2"> </span>syntax<span class="_ _5"> </span>of<span class="_ _d"> </span>the<span class="_ _2"> </span>load<span class="_ _2"> </span>imme-</div><div class="t m0 x13 h7 yc8f ff3 fs4 fc0 sc0 ls0 ws0">diate<span class="_ _2"> </span>instruction<span class="_ _2"> </span>is:</div><div class="t m0 x13 h8 yc90 ff5 fs4 fc0 sc0 ls0 ws0">li<span class="_ _11"> </span>rd,<span class="_ _e"> </span>imm</div><div class="t m0 x13 h7 yc91 ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _2"> </span><span class="ff5">rd<span class="_ _2"> </span></span>indicates<span class="_ _2"> </span>the<span class="_ _2"> </span>target<span class="_ _2"> </span>register<span class="_ _2"> </span>and<span class="_ _2"> </span><span class="ff5">imm<span class="_ _2"> </span></span>is<span class="_ _2"> </span>the<span class="_ _2"> </span>desired<span class="_ _2"> </span>immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue.</div><div class="t m0 x13 ha yc92 ff6 fs6 fc0 sc0 ls0 ws0">6.5.3<span class="_ _17"> </span>Logic<span class="_ _c"> </span>instructions</div><div class="t m0 x13 h7 yc93 ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>able<span class="_ _2"> </span>6.5<span class="_ _d"> </span>shows<span class="_ _2"> </span>the<span class="_ _d"> </span>R<span class="_ _2c"></span>V32I<span class="_ _d"> </span>logic<span class="_ _d"> </span>instructions.<span class="_ _11"> </span>The<span class="_ _d"> </span><span class="ff5">and</span>/<span class="ff5">or</span>/<span class="ff5">xor<span class="_ _d"> </span></span>instruction<span class="_ _2"> </span>p<span class="_ _4"></span>erforms</div><div class="t m0 x13 h7 yc94 ff3 fs4 fc0 sc0 ls0 ws0">the bit<span class="_ _8"></span>wise “and”/“or”/“xor” op<span class="_ _4"></span>eration on v<span class="_ _7"></span>alues stored in registers <span class="ff5">rs1<span class="_ _38"> </span></span>and <span class="ff5">rs2<span class="_ _13"> </span></span>and</div><div class="t m0 x13 h7 yc95 ff3 fs4 fc0 sc0 ls0 ws0">stores<span class="_ _5"> </span>the<span class="_ _5"> </span>result<span class="_ _2"> </span>on<span class="_ _5"> </span>register<span class="_ _5"> </span><span class="ff5">rd</span>.<span class="_ _c"> </span>The<span class="_ _5"> </span><span class="ff5">andi</span>/<span class="ff5">ori</span>/<span class="ff5">xori<span class="_ _5"> </span></span>p<span class="_ _4"></span>erform<span class="_ _5"> </span>the<span class="_ _5"> </span>op<span class="_ _4"></span>eration<span class="_ _5"> </span>using<span class="_ _5"> </span>the</div><div class="t m0 x13 h7 yc96 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _8"></span>alue<span class="_ _2"> </span>stored<span class="_ _2"> </span>in<span class="_ _2"> </span>register<span class="_ _2"> </span><span class="ff5">rs1<span class="_ _2"> </span></span>and<span class="_ _2"> </span>an<span class="_ _2"> </span>immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue.</div><div class="t m0 x66 h7 yc97 ff3 fs4 fc0 sc0 ls0 ws0">Instruction<span class="_ _a5"> </span>Description</div><div class="t m0 x66 h8 yc98 ff5 fs4 fc0 sc0 ls0 ws0">and<span class="_ _11"> </span>rd,<span class="_ _e"> </span>rs1,<span class="_ _e"> </span>rs2</div><div class="t m0 xd0 h7 yc99 ff3 fs4 fc0 sc0 ls0 ws0">P<span class="_ _1"></span>erforms<span class="_ _a"> </span>the<span class="_ _3"> </span>bitwise<span class="_ _a"> </span>“and”<span class="_ _a"> </span>op<span class="_ _4"></span>eration<span class="_ _a"> </span>on<span class="_ _3"> </span><span class="ff5">rs1<span class="_ _a"> </span></span>and</div><div class="t m0 xd0 h7 yc9a ff5 fs4 fc0 sc0 ls0 ws0">rs2<span class="_ _2"> </span><span class="ff3">and<span class="_ _2"> </span>stores<span class="_ _2"> </span>the<span class="_ _2"> </span>result<span class="_ _2"> </span>on<span class="_ _2"> </span></span>rd<span class="ff3">.</span></div><div class="t m0 x66 h8 yc9b ff5 fs4 fc0 sc0 ls0 ws0">or<span class="_ _11"> </span>rd,<span class="_ _e"> </span>rs1,<span class="_ _e"> </span>rs2</div><div class="t m0 xd0 h7 yc9c ff3 fs4 fc0 sc0 ls0 ws0">P<span class="_ _1"></span>erforms<span class="_ _13"> </span>the<span class="_ _13"> </span>bit<span class="_ _1"></span>wise<span class="_ _13"> </span>“or”<span class="_ _13"> </span>op<span class="_ _4"></span>eration<span class="_ _12"> </span>on <span class="ff5">rs1<span class="_ _12"> </span></span>and <span class="ff5">rs2</span></div><div class="t m0 xd0 h7 yc9d ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _2"> </span>stores<span class="_ _2"> </span>the<span class="_ _2"> </span>result<span class="_ _2"> </span>on<span class="_ _2"> </span><span class="ff5">rd</span>.</div><div class="t m0 x66 h8 yc9e ff5 fs4 fc0 sc0 ls0 ws0">xor<span class="_ _11"> </span>rd,<span class="_ _e"> </span>rs1,<span class="_ _e"> </span>rs2</div><div class="t m0 xd0 h7 yc9f ff3 fs4 fc0 sc0 ls0 ws0">P<span class="_ _1"></span>erforms<span class="_ _3"> </span>the<span class="_ _c"> </span>bit<span class="_ _1"></span>wise<span class="_ _3"> </span>“xor”<span class="_ _c"> </span>op<span class="_ _4"></span>eration<span class="_ _3"> </span>on<span class="_ _3"> </span><span class="ff5">rs1<span class="_ _c"> </span></span>and</div><div class="t m0 xd0 h7 yca0 ff5 fs4 fc0 sc0 ls0 ws0">rs2<span class="_ _2"> </span><span class="ff3">and<span class="_ _2"> </span>stores<span class="_ _2"> </span>the<span class="_ _2"> </span>result<span class="_ _2"> </span>on<span class="_ _2"> </span></span>rd<span class="ff3">.</span></div><div class="t m0 x66 h8 yca1 ff5 fs4 fc0 sc0 ls0 ws0">andi<span class="_ _11"> </span>rd,<span class="_ _e"> </span>rs1,<span class="_ _e"> </span>imm</div><div class="t m0 xd0 h7 yca2 ff3 fs4 fc0 sc0 ls0 ws0">P<span class="_ _1"></span>erforms<span class="_ _a"> </span>the<span class="_ _3"> </span>bitwise<span class="_ _a"> </span>“and”<span class="_ _a"> </span>op<span class="_ _4"></span>eration<span class="_ _a"> </span>on<span class="_ _3"> </span><span class="ff5">rs1<span class="_ _a"> </span></span>and</div><div class="t m0 xd0 h7 yca3 ff5 fs4 fc0 sc0 ls0 ws0">imm<span class="_ _2"> </span><span class="ff3">and<span class="_ _2"> </span>stores<span class="_ _2"> </span>the<span class="_ _2"> </span>result<span class="_ _2"> </span>on<span class="_ _2"> </span></span>rd<span class="ff3">.</span></div><div class="t m0 x66 h8 yca4 ff5 fs4 fc0 sc0 ls0 ws0">ori<span class="_ _11"> </span>rd,<span class="_ _e"> </span>rs1,<span class="_ _e"> </span>imm</div><div class="t m0 xd0 h7 yca5 ff3 fs4 fc0 sc0 ls0 ws0">P<span class="_ _1"></span>erforms<span class="_ _13"> </span>the<span class="_ _13"> </span>bit<span class="_ _1"></span>wise<span class="_ _13"> </span>“or”<span class="_ _13"> </span>op<span class="_ _4"></span>eration<span class="_ _12"> </span>on <span class="ff5">rs1<span class="_ _12"> </span></span>and <span class="ff5">imm</span></div><div class="t m0 xd0 h7 yca6 ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _2"> </span>stores<span class="_ _2"> </span>the<span class="_ _2"> </span>result<span class="_ _2"> </span>on<span class="_ _2"> </span><span class="ff5">rd</span>.</div><div class="t m0 x66 h8 yca7 ff5 fs4 fc0 sc0 ls0 ws0">xori<span class="_ _11"> </span>rd,<span class="_ _e"> </span>rs1,<span class="_ _e"> </span>imm</div><div class="t m0 xd0 h7 yca8 ff3 fs4 fc0 sc0 ls0 ws0">P<span class="_ _1"></span>erforms<span class="_ _3"> </span>the<span class="_ _c"> </span>bit<span class="_ _1"></span>wise<span class="_ _3"> </span>“xor”<span class="_ _c"> </span>op<span class="_ _4"></span>eration<span class="_ _3"> </span>on<span class="_ _3"> </span><span class="ff5">rs1<span class="_ _c"> </span></span>and</div><div class="t m0 xd0 h7 yca9 ff5 fs4 fc0 sc0 ls0 ws0">imm<span class="_ _2"> </span><span class="ff3">and<span class="_ _2"> </span>stores<span class="_ _2"> </span>the<span class="_ _2"> </span>result<span class="_ _2"> </span>on<span class="_ _2"> </span></span>rd<span class="ff3">.</span></div><div class="t m0 x1e h7 ycaa ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>able<span class="_ _2"> </span>6.5:<span class="_ _3"> </span>R<span class="_ _2c"></span>V32I<span class="_ _2"> </span>logic<span class="_ _2"> </span>instructions</div><div class="t m0 x14 h7 ycab ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>follo<span class="_ _1"></span>wing<span class="_ _2"> </span>assem<span class="_ _1"></span>bly<span class="_ _2"> </span>co<span class="_ _4"></span>de<span class="_ _5"> </span>shows<span class="_ _5"> </span>examples<span class="_ _2"> </span>of<span class="_ _2"> </span>v<span class="_ _8"></span>alid<span class="_ _2"> </span>logic<span class="_ _2"> </span>instructions:</div><div class="t m0 xd5 h8 ycac ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _1f"> </span><span class="ff5 fs4">and<span class="_ _e"> </span>a0,<span class="_ _11"> </span>a2,<span class="_ _e"> </span>s2<span class="_ _85"> </span>#<span class="_ _e"> </span>a0<span class="_ _e"> </span>&lt;=<span class="_ _11"> </span>a2<span class="_ _e"> </span>&amp;<span class="_ _e"> </span>s2</span></div><div class="t m0 xd5 h8 ycad ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _1f"> </span><span class="ff5 fs4">or<span class="_ _85"> </span>a1,<span class="_ _e"> </span>a3,<span class="_ _11"> </span>s2<span class="_ _85"> </span>#<span class="_ _e"> </span>a1<span class="_ _e"> </span>&lt;=<span class="_ _e"> </span>a3<span class="_ _11"> </span>|<span class="_ _e"> </span>s2</span></div><div class="t m0 xd5 h8 ycae ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _1f"> </span><span class="ff5 fs4">xor<span class="_ _e"> </span>a2,<span class="_ _11"> </span>a2,<span class="_ _e"> </span>a1<span class="_ _85"> </span>#<span class="_ _e"> </span>a2<span class="_ _e"> </span>&lt;=<span class="_ _11"> </span>a2<span class="_ _e"> </span>^<span class="_ _e"> </span>a1</span></div><div class="t m0 x42 h1e y193 ff12 fse fc0 sc0 ls0 ws0">7</div><div class="t m0 x14 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">shifting<span class="_ _38"> </span>a<span class="_ _38"> </span>binary-enco<span class="_ _4"></span>ded<span class="_ _13"> </span>v<span class="_ _1"></span>alue<span class="_ _38"> </span>N<span class="_ _38"> </span>times<span class="_ _38"> </span>to<span class="_ _5"> </span>the<span class="_ _38"> </span>left<span class="_ _38"> </span>is<span class="_ _38"> </span>equivalen<span class="_ _8"></span>t<span class="_ _38"> </span>to<span class="_ _38"> </span>multiplying<span class="_ _38"> </span>it<span class="_ _38"> </span>by<span class="_ _13"> </span>2</div><div class="t m0 xc7 h2a y193 ff1e fse fc0 sc0 ls0 ws0">N</div><div class="t m0 x43 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>August<span class="_ _5"> </span>26,<span class="_ _d"> </span>2021)<span class="_ _6f"> </span>58</span></div><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:270.733000px;bottom:686.905000px;width:76.334000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",151.306,80.331,null]'><div class="d m1" style="border-style:none;position:absolute;left:352.861000px;bottom:603.219000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:370.220000px;bottom:525.158000px;width:88.565000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:345.537000px;bottom:513.203000px;width:94.834000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:135.067000px;bottom:501.247000px;width:82.385000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:400.682000px;bottom:438.088000px;width:73.115000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf48" data-dest-detail='[72,"XYZ",136.063,351.179,null]'><div class="d m1" style="border-style:none;position:absolute;left:162.701000px;bottom:391.322000px;width:14.723000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:290.152000px;bottom:356.010000px;width:73.115000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:185.308000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
