Classic Timing Analyzer report for CU
Wed Apr 24 19:09:11 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.797 ns                                       ; OUT_ROUND_7 ; PS.S7    ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.850 ns                                       ; PS.S7       ; EN_CNT_1 ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.383 ns                                       ; START       ; PS.S1    ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.IDLE     ; PS.S1    ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.IDLE ; PS.S1   ; CLK        ; CLK      ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S8   ; PS.S8   ; CLK        ; CLK      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S2   ; PS.S3   ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S7   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S7   ; PS.S8   ; CLK        ; CLK      ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S6   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S6   ; PS.S8   ; CLK        ; CLK      ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S3   ; PS.S4   ; CLK        ; CLK      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S1   ; PS.S2   ; CLK        ; CLK      ; None                        ; None                      ; 0.578 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S5   ; PS.S7   ; CLK        ; CLK      ; None                        ; None                      ; 0.573 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S5   ; PS.S6   ; CLK        ; CLK      ; None                        ; None                      ; 0.570 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S8   ; PS.IDLE ; CLK        ; CLK      ; None                        ; None                      ; 0.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S4   ; PS.S5   ; CLK        ; CLK      ; None                        ; None                      ; 0.559 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.IDLE ; PS.IDLE ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; PS.S1   ; PS.S1   ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+-------------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To      ; To Clock ;
+-------+--------------+------------+-------------+---------+----------+
; N/A   ; None         ; 3.797 ns   ; OUT_ROUND_7 ; PS.S7   ; CLK      ;
; N/A   ; None         ; 3.773 ns   ; OUT_ROUND_7 ; PS.S6   ; CLK      ;
; N/A   ; None         ; 0.469 ns   ; START       ; PS.S8   ; CLK      ;
; N/A   ; None         ; 0.118 ns   ; START       ; PS.IDLE ; CLK      ;
; N/A   ; None         ; 0.073 ns   ; TC_CNT_1    ; PS.S1   ; CLK      ;
; N/A   ; None         ; -0.037 ns  ; TC_CNT_1    ; PS.S2   ; CLK      ;
; N/A   ; None         ; -0.039 ns  ; TC_CNT_1    ; PS.S8   ; CLK      ;
; N/A   ; None         ; -0.153 ns  ; START       ; PS.S1   ; CLK      ;
+-------+--------------+------------+-------------+---------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+---------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To           ; From Clock ;
+-------+--------------+------------+---------+--------------+------------+
; N/A   ; None         ; 9.850 ns   ; PS.S7   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 9.820 ns   ; PS.S6   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 9.647 ns   ; PS.S2   ; SEL_MUX_1[0] ; CLK        ;
; N/A   ; None         ; 9.585 ns   ; PS.S2   ; RD_MEM_A     ; CLK        ;
; N/A   ; None         ; 9.582 ns   ; PS.S2   ; SUB_ADDER_1  ; CLK        ;
; N/A   ; None         ; 9.561 ns   ; PS.S1   ; EN_CNT_1     ; CLK        ;
; N/A   ; None         ; 9.450 ns   ; PS.S3   ; SUB_ADDER_1  ; CLK        ;
; N/A   ; None         ; 9.378 ns   ; PS.S2   ; SEL_MUX_2[0] ; CLK        ;
; N/A   ; None         ; 9.139 ns   ; PS.S5   ; WR_MEM_B     ; CLK        ;
; N/A   ; None         ; 9.119 ns   ; PS.S5   ; CS_MEM_B     ; CLK        ;
; N/A   ; None         ; 8.940 ns   ; PS.IDLE ; RESET        ; CLK        ;
; N/A   ; None         ; 7.189 ns   ; PS.S1   ; WR_MEM_A     ; CLK        ;
; N/A   ; None         ; 7.084 ns   ; PS.S2   ; CS_MEM_A     ; CLK        ;
; N/A   ; None         ; 7.073 ns   ; PS.S2   ; EN_ADDER_1   ; CLK        ;
; N/A   ; None         ; 6.845 ns   ; PS.S2   ; EN_FF_3      ; CLK        ;
; N/A   ; None         ; 6.835 ns   ; PS.S2   ; EN_FF_2      ; CLK        ;
; N/A   ; None         ; 6.796 ns   ; PS.S1   ; CS_MEM_A     ; CLK        ;
; N/A   ; None         ; 6.775 ns   ; PS.S4   ; EN_ADDER_1   ; CLK        ;
; N/A   ; None         ; 6.623 ns   ; PS.S3   ; EN_ADDER_1   ; CLK        ;
; N/A   ; None         ; 6.599 ns   ; PS.S2   ; EN_FF_1      ; CLK        ;
; N/A   ; None         ; 6.575 ns   ; PS.S4   ; SEL_MUX_2[1] ; CLK        ;
; N/A   ; None         ; 6.565 ns   ; PS.S4   ; EN_ROUND     ; CLK        ;
; N/A   ; None         ; 6.368 ns   ; PS.S6   ; EN_CNT_2     ; CLK        ;
; N/A   ; None         ; 6.367 ns   ; PS.S8   ; DONE         ; CLK        ;
; N/A   ; None         ; 6.339 ns   ; PS.S3   ; SEL_MUX_1[1] ; CLK        ;
; N/A   ; None         ; 6.339 ns   ; PS.S3   ; EN_FF_4      ; CLK        ;
+-------+--------------+------------+---------+--------------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+-------------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To      ; To Clock ;
+---------------+-------------+-----------+-------------+---------+----------+
; N/A           ; None        ; 0.383 ns  ; START       ; PS.S1   ; CLK      ;
; N/A           ; None        ; 0.269 ns  ; TC_CNT_1    ; PS.S8   ; CLK      ;
; N/A           ; None        ; 0.267 ns  ; TC_CNT_1    ; PS.S2   ; CLK      ;
; N/A           ; None        ; 0.157 ns  ; TC_CNT_1    ; PS.S1   ; CLK      ;
; N/A           ; None        ; 0.112 ns  ; START       ; PS.IDLE ; CLK      ;
; N/A           ; None        ; -0.239 ns ; START       ; PS.S8   ; CLK      ;
; N/A           ; None        ; -3.543 ns ; OUT_ROUND_7 ; PS.S6   ; CLK      ;
; N/A           ; None        ; -3.567 ns ; OUT_ROUND_7 ; PS.S7   ; CLK      ;
+---------------+-------------+-----------+-------------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 24 19:09:10 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CU -c CU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 420.17 MHz between source register "PS.IDLE" and destination register "PS.S1"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.032 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y35_N9; Fanout = 3; REG Node = 'PS.IDLE'
            Info: 2: + IC(0.510 ns) + CELL(0.438 ns) = 0.948 ns; Loc. = LCCOMB_X20_Y35_N2; Fanout = 1; COMB Node = 'Selector1~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.032 ns; Loc. = LCFF_X20_Y35_N3; Fanout = 5; REG Node = 'PS.S1'
            Info: Total cell delay = 0.522 ns ( 50.58 % )
            Info: Total interconnect delay = 0.510 ns ( 49.42 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.688 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N3; Fanout = 5; REG Node = 'PS.S1'
                Info: Total cell delay = 1.536 ns ( 57.14 % )
                Info: Total interconnect delay = 1.152 ns ( 42.86 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.688 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N9; Fanout = 3; REG Node = 'PS.IDLE'
                Info: Total cell delay = 1.536 ns ( 57.14 % )
                Info: Total interconnect delay = 1.152 ns ( 42.86 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "PS.S7" (data pin = "OUT_ROUND_7", clock pin = "CLK") is 3.797 ns
    Info: + Longest pin to register delay is 6.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_F6; Fanout = 2; PIN Node = 'OUT_ROUND_7'
        Info: 2: + IC(5.202 ns) + CELL(0.393 ns) = 6.437 ns; Loc. = LCCOMB_X20_Y35_N6; Fanout = 1; COMB Node = 'NS.S7~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.521 ns; Loc. = LCFF_X20_Y35_N7; Fanout = 3; REG Node = 'PS.S7'
        Info: Total cell delay = 1.319 ns ( 20.23 % )
        Info: Total interconnect delay = 5.202 ns ( 79.77 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N7; Fanout = 3; REG Node = 'PS.S7'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
Info: tco from clock "CLK" to destination pin "EN_CNT_1" through register "PS.S7" is 9.850 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N7; Fanout = 3; REG Node = 'PS.S7'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.912 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y35_N7; Fanout = 3; REG Node = 'PS.S7'
        Info: 2: + IC(0.345 ns) + CELL(0.438 ns) = 0.783 ns; Loc. = LCCOMB_X20_Y35_N16; Fanout = 1; COMB Node = 'WideOr4'
        Info: 3: + IC(3.321 ns) + CELL(2.808 ns) = 6.912 ns; Loc. = PIN_AE7; Fanout = 0; PIN Node = 'EN_CNT_1'
        Info: Total cell delay = 3.246 ns ( 46.96 % )
        Info: Total interconnect delay = 3.666 ns ( 53.04 % )
Info: th for register "PS.S1" (data pin = "START", clock pin = "CLK") is 0.383 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.688 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X20_Y35_N3; Fanout = 5; REG Node = 'PS.S1'
        Info: Total cell delay = 1.536 ns ( 57.14 % )
        Info: Total interconnect delay = 1.152 ns ( 42.86 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.571 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'START'
        Info: 2: + IC(1.358 ns) + CELL(0.150 ns) = 2.487 ns; Loc. = LCCOMB_X20_Y35_N2; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.571 ns; Loc. = LCFF_X20_Y35_N3; Fanout = 5; REG Node = 'PS.S1'
        Info: Total cell delay = 1.213 ns ( 47.18 % )
        Info: Total interconnect delay = 1.358 ns ( 52.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Wed Apr 24 19:09:11 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


