# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab 3.srcs/sources_1/imports/design_source/select_adder.sv" \
"../../../../lab 3.srcs/sim_1/new/testbenchSelectAdder.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
