ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCC_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCC_DeInit:
  27              	.LFB141:
  28              		.file 1 "Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c"
   1:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
   2:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @file    stm32f7xx_hal_rcc.c
   4:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
  11:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  21:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  22:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  26:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 2


  31:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  32:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  36:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  48:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  53:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
  57:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
  60:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  65:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  66:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #include "stm32f7xx_hal.h"
  68:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  69:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @addtogroup STM32F7xx_HAL_Driver
  70:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
  71:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  72:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  73:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC RCC
  74:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
  76:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  77:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  78:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  80:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  83:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  84:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
  85:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  86:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  87:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 3


  88:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  89:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  90:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  91:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  93:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  94:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
  95:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
  96:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @}
  97:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
  98:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @}
 105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @verbatim
 118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** ##### Initialization and de-initialization functions #####
 120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
 122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       and APB2).
 125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           the PLL as System clock source.
 129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock source.
 132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 216 MHz)
 140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****              the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the function HAL_RCC_EnableCSS()
 144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 4


 145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock source), the System clock is automatically switched to HSI and an interrupt
 146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M7 NMI
 147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.
 148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock (through a configurable prescaler) on PA8 pin.
 151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           clock (through a configurable prescaler) on PC9 pin.
 154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           HSE and PLL.
 158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               from an external clock mapped on the I2S_CKIN pin.
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               You have to use __HAL_RCC_PLLI2S_CONFIG() macro to configure this clock.
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@)  SAI: the SAI clock can be derived either from a specific PLL (PLLI2S) or (PLLSAI) o
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               from an external clock mapped on the I2S_CKIN pin.
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                You have to use __HAL_RCC_PLLI2S_CONFIG() macro to configure this clock.
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               divided by 2 to 31. You have to use __HAL_RCC_RTC_CONFIG() and __HAL_RCC_RTC_ENABLE()
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               macros to configure this clock.
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               to work correctly, while the SDIO require a frequency equal or lower than
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****               to 48. This clock is derived of the main PLL through PLLQ divider.
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** @endverbatim
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - HSE, PLL, PLLI2S and PLLSAI OFF
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - All interrupts disabled
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - Peripheral clocks
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
  29              		.loc 1 197 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 5


  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
 198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart;
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  44              		.loc 1 201 15
  45 0006 FFF7FEFF 		bl	HAL_GetTick
  46 000a 7860     		str	r0, [r7, #4]
 202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set HSION bit to the reset value */
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  47              		.loc 1 204 3
  48 000c 664B     		ldr	r3, .L16
  49 000e 1B68     		ldr	r3, [r3]
  50 0010 654A     		ldr	r2, .L16
  51 0012 43F00103 		orr	r3, r3, #1
  52 0016 1360     		str	r3, [r2]
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till HSI is ready */
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  53              		.loc 1 207 9
  54 0018 08E0     		b	.L2
  55              	.L4:
 208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  56              		.loc 1 209 10
  57 001a FFF7FEFF 		bl	HAL_GetTick
  58 001e 0246     		mov	r2, r0
  59              		.loc 1 209 24
  60 0020 7B68     		ldr	r3, [r7, #4]
  61 0022 D31A     		subs	r3, r2, r3
  62              		.loc 1 209 8
  63 0024 022B     		cmp	r3, #2
  64 0026 01D9     		bls	.L2
 210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
  65              		.loc 1 211 14
  66 0028 0323     		movs	r3, #3
  67 002a B8E0     		b	.L3
  68              	.L2:
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
  69              		.loc 1 207 10
  70 002c 5E4B     		ldr	r3, .L16
  71 002e 1B68     		ldr	r3, [r3]
  72 0030 03F00203 		and	r3, r3, #2
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
  73              		.loc 1 207 9
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 6


  74 0034 002B     		cmp	r3, #0
  75 0036 F0D0     		beq	.L4
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set HSITRIM[4:0] bits to the reset value */
 216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
  76              		.loc 1 216 3
  77 0038 5B4B     		ldr	r3, .L16
  78 003a 1B68     		ldr	r3, [r3]
  79 003c 5A4A     		ldr	r2, .L16
  80 003e 43F08003 		orr	r3, r3, #128
  81 0042 1360     		str	r3, [r2]
 217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  82              		.loc 1 219 15
  83 0044 FFF7FEFF 		bl	HAL_GetTick
  84 0048 7860     		str	r0, [r7, #4]
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset CFGR register */
 222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  85              		.loc 1 222 3
  86 004a 574B     		ldr	r3, .L16
  87 004c 0022     		movs	r2, #0
  88 004e 9A60     		str	r2, [r3, #8]
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till clock switch is ready */
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
  89              		.loc 1 225 9
  90 0050 0AE0     		b	.L5
  91              	.L6:
 226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
  92              		.loc 1 227 10
  93 0052 FFF7FEFF 		bl	HAL_GetTick
  94 0056 0246     		mov	r2, r0
  95              		.loc 1 227 24
  96 0058 7B68     		ldr	r3, [r7, #4]
  97 005a D31A     		subs	r3, r2, r3
  98              		.loc 1 227 8
  99 005c 41F28832 		movw	r2, #5000
 100 0060 9342     		cmp	r3, r2
 101 0062 01D9     		bls	.L5
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 102              		.loc 1 229 14
 103 0064 0323     		movs	r3, #3
 104 0066 9AE0     		b	.L3
 105              	.L5:
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 106              		.loc 1 225 10
 107 0068 4F4B     		ldr	r3, .L16
 108 006a 9B68     		ldr	r3, [r3, #8]
 109 006c 03F00C03 		and	r3, r3, #12
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 110              		.loc 1 225 9
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 7


 111 0070 002B     		cmp	r3, #0
 112 0072 EED1     		bne	.L6
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 113              		.loc 1 234 15
 114 0074 FFF7FEFF 		bl	HAL_GetTick
 115 0078 7860     		str	r0, [r7, #4]
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear HSEON, HSEBYP and CSSON bits */
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 116              		.loc 1 237 3
 117 007a 4B4B     		ldr	r3, .L16
 118 007c 1B68     		ldr	r3, [r3]
 119 007e 4A4A     		ldr	r2, .L16
 120 0080 23F45023 		bic	r3, r3, #851968
 121 0084 1360     		str	r3, [r2]
 238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till HSE is disabled */
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 122              		.loc 1 240 9
 123 0086 08E0     		b	.L7
 124              	.L8:
 241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 125              		.loc 1 242 10
 126 0088 FFF7FEFF 		bl	HAL_GetTick
 127 008c 0246     		mov	r2, r0
 128              		.loc 1 242 24
 129 008e 7B68     		ldr	r3, [r7, #4]
 130 0090 D31A     		subs	r3, r2, r3
 131              		.loc 1 242 8
 132 0092 642B     		cmp	r3, #100
 133 0094 01D9     		bls	.L7
 243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 134              		.loc 1 244 14
 135 0096 0323     		movs	r3, #3
 136 0098 81E0     		b	.L3
 137              	.L7:
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 138              		.loc 1 240 10
 139 009a 434B     		ldr	r3, .L16
 140 009c 1B68     		ldr	r3, [r3]
 141 009e 03F40033 		and	r3, r3, #131072
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 142              		.loc 1 240 9
 143 00a2 002B     		cmp	r3, #0
 144 00a4 F0D1     		bne	.L8
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 145              		.loc 1 249 15
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 8


 146 00a6 FFF7FEFF 		bl	HAL_GetTick
 147 00aa 7860     		str	r0, [r7, #4]
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear PLLON bit */
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 148              		.loc 1 252 3
 149 00ac 3E4B     		ldr	r3, .L16
 150 00ae 1B68     		ldr	r3, [r3]
 151 00b0 3D4A     		ldr	r2, .L16
 152 00b2 23F08073 		bic	r3, r3, #16777216
 153 00b6 1360     		str	r3, [r2]
 253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till PLL is disabled */
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 154              		.loc 1 255 9
 155 00b8 08E0     		b	.L9
 156              	.L10:
 256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 157              		.loc 1 257 10
 158 00ba FFF7FEFF 		bl	HAL_GetTick
 159 00be 0246     		mov	r2, r0
 160              		.loc 1 257 24
 161 00c0 7B68     		ldr	r3, [r7, #4]
 162 00c2 D31A     		subs	r3, r2, r3
 163              		.loc 1 257 8
 164 00c4 022B     		cmp	r3, #2
 165 00c6 01D9     		bls	.L9
 258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 166              		.loc 1 259 14
 167 00c8 0323     		movs	r3, #3
 168 00ca 68E0     		b	.L3
 169              	.L9:
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 170              		.loc 1 255 10
 171 00cc 364B     		ldr	r3, .L16
 172 00ce 1B68     		ldr	r3, [r3]
 173 00d0 03F00073 		and	r3, r3, #33554432
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 174              		.loc 1 255 9
 175 00d4 002B     		cmp	r3, #0
 176 00d6 F0D1     		bne	.L10
 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 177              		.loc 1 264 15
 178 00d8 FFF7FEFF 		bl	HAL_GetTick
 179 00dc 7860     		str	r0, [r7, #4]
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLI2SON bit */
 267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 180              		.loc 1 267 3
 181 00de 324B     		ldr	r3, .L16
 182 00e0 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 9


 183 00e2 314A     		ldr	r2, .L16
 184 00e4 23F08063 		bic	r3, r3, #67108864
 185 00e8 1360     		str	r3, [r2]
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till PLLI2S is disabled */
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 186              		.loc 1 270 9
 187 00ea 08E0     		b	.L11
 188              	.L12:
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 189              		.loc 1 272 10
 190 00ec FFF7FEFF 		bl	HAL_GetTick
 191 00f0 0246     		mov	r2, r0
 192              		.loc 1 272 24
 193 00f2 7B68     		ldr	r3, [r7, #4]
 194 00f4 D31A     		subs	r3, r2, r3
 195              		.loc 1 272 8
 196 00f6 642B     		cmp	r3, #100
 197 00f8 01D9     		bls	.L11
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 198              		.loc 1 274 14
 199 00fa 0323     		movs	r3, #3
 200 00fc 4FE0     		b	.L3
 201              	.L11:
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 202              		.loc 1 270 10
 203 00fe 2A4B     		ldr	r3, .L16
 204 0100 1B68     		ldr	r3, [r3]
 205 0102 03F00063 		and	r3, r3, #134217728
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 206              		.loc 1 270 9
 207 0106 002B     		cmp	r3, #0
 208 0108 F0D1     		bne	.L12
 275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get Start Tick */
 279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 209              		.loc 1 279 15
 210 010a FFF7FEFF 		bl	HAL_GetTick
 211 010e 7860     		str	r0, [r7, #4]
 280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLSAI bit */
 282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 212              		.loc 1 282 3
 213 0110 254B     		ldr	r3, .L16
 214 0112 1B68     		ldr	r3, [r3]
 215 0114 244A     		ldr	r2, .L16
 216 0116 23F08053 		bic	r3, r3, #268435456
 217 011a 1360     		str	r3, [r2]
 283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Wait till PLLSAI is disabled */
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 218              		.loc 1 285 9
 219 011c 08E0     		b	.L13
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 10


 220              	.L14:
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 221              		.loc 1 287 10
 222 011e FFF7FEFF 		bl	HAL_GetTick
 223 0122 0246     		mov	r2, r0
 224              		.loc 1 287 24
 225 0124 7B68     		ldr	r3, [r7, #4]
 226 0126 D31A     		subs	r3, r2, r3
 227              		.loc 1 287 8
 228 0128 642B     		cmp	r3, #100
 229 012a 01D9     		bls	.L13
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 230              		.loc 1 289 14
 231 012c 0323     		movs	r3, #3
 232 012e 36E0     		b	.L3
 233              	.L13:
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 234              		.loc 1 285 10
 235 0130 1D4B     		ldr	r3, .L16
 236 0132 1B68     		ldr	r3, [r3]
 237 0134 03F00053 		and	r3, r3, #536870912
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 238              		.loc 1 285 9
 239 0138 002B     		cmp	r3, #0
 240 013a F0D1     		bne	.L14
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 
 241              		.loc 1 294 6
 242 013c 1A4B     		ldr	r3, .L16
 243              		.loc 1 294 16
 244 013e 1B4A     		ldr	r2, .L16+4
 245 0140 5A60     		str	r2, [r3, #4]
 295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLI2SCFGR register to default value */
 297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 
 246              		.loc 1 297 6
 247 0142 194B     		ldr	r3, .L16
 248              		.loc 1 297 19
 249 0144 1A4A     		ldr	r2, .L16+8
 250 0146 C3F88420 		str	r2, [r3, #132]
 298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset PLLSAICFGR register to default value */
 300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 
 251              		.loc 1 300 6
 252 014a 174B     		ldr	r3, .L16
 253              		.loc 1 300 19
 254 014c 184A     		ldr	r2, .L16+8
 255 014e C3F88820 		str	r2, [r3, #136]
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Disable all interrupts */
 303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | R
 256              		.loc 1 303 3
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 11


 257 0152 154B     		ldr	r3, .L16
 258 0154 DB68     		ldr	r3, [r3, #12]
 259 0156 144A     		ldr	r2, .L16
 260 0158 23F4FE43 		bic	r3, r3, #32512
 261 015c D360     		str	r3, [r2, #12]
 304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear all interrupt flags */
 306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 262              		.loc 1 306 3
 263 015e 124B     		ldr	r3, .L16
 264 0160 DB68     		ldr	r3, [r3, #12]
 265 0162 114A     		ldr	r2, .L16
 266 0164 43F47F03 		orr	r3, r3, #16711680
 267 0168 D360     		str	r3, [r2, #12]
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Clear LSION bit */
 309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 268              		.loc 1 309 3
 269 016a 0F4B     		ldr	r3, .L16
 270 016c 5B6F     		ldr	r3, [r3, #116]
 271 016e 0E4A     		ldr	r2, .L16
 272 0170 23F00103 		bic	r3, r3, #1
 273 0174 5367     		str	r3, [r2, #116]
 310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Reset all CSR flags */
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 274              		.loc 1 312 3
 275 0176 0C4B     		ldr	r3, .L16
 276 0178 5B6F     		ldr	r3, [r3, #116]
 277 017a 0B4A     		ldr	r2, .L16
 278 017c 43F08073 		orr	r3, r3, #16777216
 279 0180 5367     		str	r3, [r2, #116]
 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 280              		.loc 1 315 19
 281 0182 0C4B     		ldr	r3, .L16+12
 282 0184 0C4A     		ldr	r2, .L16+16
 283 0186 1A60     		str	r2, [r3]
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 284              		.loc 1 318 7
 285 0188 0C4B     		ldr	r3, .L16+20
 286 018a 1B68     		ldr	r3, [r3]
 287 018c 1846     		mov	r0, r3
 288 018e FFF7FEFF 		bl	HAL_InitTick
 289 0192 0346     		mov	r3, r0
 290              		.loc 1 318 6
 291 0194 002B     		cmp	r3, #0
 292 0196 01D0     		beq	.L15
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_ERROR;
 293              		.loc 1 320 12
 294 0198 0123     		movs	r3, #1
 295 019a 00E0     		b	.L3
 296              	.L15:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 12


 321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
 323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_OK;
 297              		.loc 1 324 12
 298 019c 0023     		movs	r3, #0
 299              	.L3:
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 300              		.loc 1 326 1
 301 019e 1846     		mov	r0, r3
 302 01a0 0837     		adds	r7, r7, #8
 303              	.LCFI3:
 304              		.cfi_def_cfa_offset 8
 305 01a2 BD46     		mov	sp, r7
 306              	.LCFI4:
 307              		.cfi_def_cfa_register 13
 308              		@ sp needed
 309 01a4 80BD     		pop	{r7, pc}
 310              	.L17:
 311 01a6 00BF     		.align	2
 312              	.L16:
 313 01a8 00380240 		.word	1073887232
 314 01ac 10300024 		.word	603992080
 315 01b0 00300024 		.word	603992064
 316 01b4 00000000 		.word	SystemCoreClock
 317 01b8 0024F400 		.word	16000000
 318 01bc 00000000 		.word	uwTickPrio
 319              		.cfi_endproc
 320              	.LFE141:
 322              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 323              		.align	1
 324              		.global	HAL_RCC_OscConfig
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	HAL_RCC_OscConfig:
 330              	.LFB142:
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to LSE Off
 336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to HSE Off
 339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval HAL status
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 331              		.loc 1 343 1
 332              		.cfi_startproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 13


 333              		@ args = 0, pretend = 0, frame = 24
 334              		@ frame_needed = 1, uses_anonymous_args = 0
 335 0000 80B5     		push	{r7, lr}
 336              	.LCFI5:
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 7, -8
 339              		.cfi_offset 14, -4
 340 0002 86B0     		sub	sp, sp, #24
 341              	.LCFI6:
 342              		.cfi_def_cfa_offset 32
 343 0004 00AF     		add	r7, sp, #0
 344              	.LCFI7:
 345              		.cfi_def_cfa_register 7
 346 0006 7860     		str	r0, [r7, #4]
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart;
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t pll_config;
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   FlagStatus pwrclkchanged = RESET;
 347              		.loc 1 346 14
 348 0008 0023     		movs	r3, #0
 349 000a FB75     		strb	r3, [r7, #23]
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check Null pointer */
 349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 350              		.loc 1 349 6
 351 000c 7B68     		ldr	r3, [r7, #4]
 352 000e 002B     		cmp	r3, #0
 353 0010 01D1     		bne	.L19
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_ERROR;
 354              		.loc 1 351 12
 355 0012 0123     		movs	r3, #1
 356 0014 91E2     		b	.L20
 357              	.L19:
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 358              		.loc 1 358 26
 359 0016 7B68     		ldr	r3, [r7, #4]
 360 0018 1B68     		ldr	r3, [r3]
 361              		.loc 1 358 44
 362 001a 03F00103 		and	r3, r3, #1
 363              		.loc 1 358 6
 364 001e 002B     		cmp	r3, #0
 365 0020 00F08780 		beq	.L21
 359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
 363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 366              		.loc 1 363 10
 367 0024 964B     		ldr	r3, .L75
 368 0026 9B68     		ldr	r3, [r3, #8]
 369 0028 03F00C03 		and	r3, r3, #12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 14


 370              		.loc 1 363 8
 371 002c 042B     		cmp	r3, #4
 372 002e 0CD0     		beq	.L22
 364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & R
 373              		.loc 1 364 14
 374 0030 934B     		ldr	r3, .L75
 375 0032 9B68     		ldr	r3, [r3, #8]
 376 0034 03F00C03 		and	r3, r3, #12
 377              		.loc 1 364 9
 378 0038 082B     		cmp	r3, #8
 379 003a 12D1     		bne	.L23
 380              		.loc 1 364 87 discriminator 1
 381 003c 904B     		ldr	r3, .L75
 382 003e 5B68     		ldr	r3, [r3, #4]
 383              		.loc 1 364 97 discriminator 1
 384 0040 03F48003 		and	r3, r3, #4194304
 385              		.loc 1 364 79 discriminator 1
 386 0044 B3F5800F 		cmp	r3, #4194304
 387 0048 0BD1     		bne	.L23
 388              	.L22:
 365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE
 389              		.loc 1 366 12
 390 004a 8D4B     		ldr	r3, .L75
 391 004c 1B68     		ldr	r3, [r3]
 392 004e 03F40033 		and	r3, r3, #131072
 393              		.loc 1 366 10
 394 0052 002B     		cmp	r3, #0
 395 0054 6CD0     		beq	.L74
 396              		.loc 1 366 79 discriminator 1
 397 0056 7B68     		ldr	r3, [r7, #4]
 398 0058 5B68     		ldr	r3, [r3, #4]
 399              		.loc 1 366 58 discriminator 1
 400 005a 002B     		cmp	r3, #0
 401 005c 68D1     		bne	.L74
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 402              		.loc 1 368 16
 403 005e 0123     		movs	r3, #1
 404 0060 6BE2     		b	.L20
 405              	.L23:
 369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 406              		.loc 1 374 7
 407 0062 7B68     		ldr	r3, [r7, #4]
 408 0064 5B68     		ldr	r3, [r3, #4]
 409 0066 B3F5803F 		cmp	r3, #65536
 410 006a 06D1     		bne	.L25
 411              		.loc 1 374 7 is_stmt 0 discriminator 1
 412 006c 844B     		ldr	r3, .L75
 413 006e 1B68     		ldr	r3, [r3]
 414 0070 834A     		ldr	r2, .L75
 415 0072 43F48033 		orr	r3, r3, #65536
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 15


 416 0076 1360     		str	r3, [r2]
 417 0078 2EE0     		b	.L26
 418              	.L25:
 419              		.loc 1 374 7 discriminator 2
 420 007a 7B68     		ldr	r3, [r7, #4]
 421 007c 5B68     		ldr	r3, [r3, #4]
 422 007e 002B     		cmp	r3, #0
 423 0080 0CD1     		bne	.L27
 424              		.loc 1 374 7 discriminator 3
 425 0082 7F4B     		ldr	r3, .L75
 426 0084 1B68     		ldr	r3, [r3]
 427 0086 7E4A     		ldr	r2, .L75
 428 0088 23F48033 		bic	r3, r3, #65536
 429 008c 1360     		str	r3, [r2]
 430 008e 7C4B     		ldr	r3, .L75
 431 0090 1B68     		ldr	r3, [r3]
 432 0092 7B4A     		ldr	r2, .L75
 433 0094 23F48023 		bic	r3, r3, #262144
 434 0098 1360     		str	r3, [r2]
 435 009a 1DE0     		b	.L26
 436              	.L27:
 437              		.loc 1 374 7 discriminator 4
 438 009c 7B68     		ldr	r3, [r7, #4]
 439 009e 5B68     		ldr	r3, [r3, #4]
 440 00a0 B3F5A02F 		cmp	r3, #327680
 441 00a4 0CD1     		bne	.L28
 442              		.loc 1 374 7 discriminator 5
 443 00a6 764B     		ldr	r3, .L75
 444 00a8 1B68     		ldr	r3, [r3]
 445 00aa 754A     		ldr	r2, .L75
 446 00ac 43F48023 		orr	r3, r3, #262144
 447 00b0 1360     		str	r3, [r2]
 448 00b2 734B     		ldr	r3, .L75
 449 00b4 1B68     		ldr	r3, [r3]
 450 00b6 724A     		ldr	r2, .L75
 451 00b8 43F48033 		orr	r3, r3, #65536
 452 00bc 1360     		str	r3, [r2]
 453 00be 0BE0     		b	.L26
 454              	.L28:
 455              		.loc 1 374 7 discriminator 6
 456 00c0 6F4B     		ldr	r3, .L75
 457 00c2 1B68     		ldr	r3, [r3]
 458 00c4 6E4A     		ldr	r2, .L75
 459 00c6 23F48033 		bic	r3, r3, #65536
 460 00ca 1360     		str	r3, [r2]
 461 00cc 6C4B     		ldr	r3, .L75
 462 00ce 1B68     		ldr	r3, [r3]
 463 00d0 6B4A     		ldr	r2, .L75
 464 00d2 23F48023 		bic	r3, r3, #262144
 465 00d6 1360     		str	r3, [r2]
 466              	.L26:
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSE State */
 377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 467              		.loc 1 377 28 is_stmt 1
 468 00d8 7B68     		ldr	r3, [r7, #4]
 469 00da 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 16


 470              		.loc 1 377 10
 471 00dc 002B     		cmp	r3, #0
 472 00de 13D0     		beq	.L29
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 473              		.loc 1 380 21
 474 00e0 FFF7FEFF 		bl	HAL_GetTick
 475 00e4 3861     		str	r0, [r7, #16]
 381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSE is ready */
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 476              		.loc 1 383 15
 477 00e6 08E0     		b	.L30
 478              	.L31:
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 479              		.loc 1 385 16
 480 00e8 FFF7FEFF 		bl	HAL_GetTick
 481 00ec 0246     		mov	r2, r0
 482              		.loc 1 385 30
 483 00ee 3B69     		ldr	r3, [r7, #16]
 484 00f0 D31A     		subs	r3, r2, r3
 485              		.loc 1 385 14
 486 00f2 642B     		cmp	r3, #100
 487 00f4 01D9     		bls	.L30
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 488              		.loc 1 387 20
 489 00f6 0323     		movs	r3, #3
 490 00f8 1FE2     		b	.L20
 491              	.L30:
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 492              		.loc 1 383 16
 493 00fa 614B     		ldr	r3, .L75
 494 00fc 1B68     		ldr	r3, [r3]
 495 00fe 03F40033 		and	r3, r3, #131072
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 496              		.loc 1 383 15
 497 0102 002B     		cmp	r3, #0
 498 0104 F0D0     		beq	.L31
 499 0106 14E0     		b	.L21
 500              	.L29:
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 501              		.loc 1 394 21
 502 0108 FFF7FEFF 		bl	HAL_GetTick
 503 010c 3861     		str	r0, [r7, #16]
 395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 504              		.loc 1 397 15
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 17


 505 010e 08E0     		b	.L32
 506              	.L33:
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 507              		.loc 1 399 16
 508 0110 FFF7FEFF 		bl	HAL_GetTick
 509 0114 0246     		mov	r2, r0
 510              		.loc 1 399 30
 511 0116 3B69     		ldr	r3, [r7, #16]
 512 0118 D31A     		subs	r3, r2, r3
 513              		.loc 1 399 14
 514 011a 642B     		cmp	r3, #100
 515 011c 01D9     		bls	.L32
 400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 516              		.loc 1 401 20
 517 011e 0323     		movs	r3, #3
 518 0120 0BE2     		b	.L20
 519              	.L32:
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 520              		.loc 1 397 16
 521 0122 574B     		ldr	r3, .L75
 522 0124 1B68     		ldr	r3, [r3]
 523 0126 03F40033 		and	r3, r3, #131072
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 524              		.loc 1 397 15
 525 012a 002B     		cmp	r3, #0
 526 012c F0D1     		bne	.L33
 527 012e 00E0     		b	.L21
 528              	.L74:
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 529              		.loc 1 366 10
 530 0130 00BF     		nop
 531              	.L21:
 402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 532              		.loc 1 408 26
 533 0132 7B68     		ldr	r3, [r7, #4]
 534 0134 1B68     		ldr	r3, [r3]
 535              		.loc 1 408 44
 536 0136 03F00203 		and	r3, r3, #2
 537              		.loc 1 408 6
 538 013a 002B     		cmp	r3, #0
 539 013c 69D0     		beq	.L34
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 540              		.loc 1 415 10
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 18


 541 013e 504B     		ldr	r3, .L75
 542 0140 9B68     		ldr	r3, [r3, #8]
 543 0142 03F00C03 		and	r3, r3, #12
 544              		.loc 1 415 8
 545 0146 002B     		cmp	r3, #0
 546 0148 0BD0     		beq	.L35
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & R
 547              		.loc 1 416 14
 548 014a 4D4B     		ldr	r3, .L75
 549 014c 9B68     		ldr	r3, [r3, #8]
 550 014e 03F00C03 		and	r3, r3, #12
 551              		.loc 1 416 9
 552 0152 082B     		cmp	r3, #8
 553 0154 1CD1     		bne	.L36
 554              		.loc 1 416 87 discriminator 1
 555 0156 4A4B     		ldr	r3, .L75
 556 0158 5B68     		ldr	r3, [r3, #4]
 557              		.loc 1 416 97 discriminator 1
 558 015a 03F48003 		and	r3, r3, #4194304
 559              		.loc 1 416 79 discriminator 1
 560 015e 002B     		cmp	r3, #0
 561 0160 16D1     		bne	.L36
 562              	.L35:
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI
 563              		.loc 1 419 12
 564 0162 474B     		ldr	r3, .L75
 565 0164 1B68     		ldr	r3, [r3]
 566 0166 03F00203 		and	r3, r3, #2
 567              		.loc 1 419 10
 568 016a 002B     		cmp	r3, #0
 569 016c 05D0     		beq	.L37
 570              		.loc 1 419 79 discriminator 1
 571 016e 7B68     		ldr	r3, [r7, #4]
 572 0170 DB68     		ldr	r3, [r3, #12]
 573              		.loc 1 419 58 discriminator 1
 574 0172 012B     		cmp	r3, #1
 575 0174 01D0     		beq	.L37
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 576              		.loc 1 421 16
 577 0176 0123     		movs	r3, #1
 578 0178 DFE1     		b	.L20
 579              	.L37:
 422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 580              		.loc 1 427 9
 581 017a 414B     		ldr	r3, .L75
 582 017c 1B68     		ldr	r3, [r3]
 583 017e 23F0F802 		bic	r2, r3, #248
 584 0182 7B68     		ldr	r3, [r7, #4]
 585 0184 1B69     		ldr	r3, [r3, #16]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 19


 586 0186 DB00     		lsls	r3, r3, #3
 587 0188 3D49     		ldr	r1, .L75
 588 018a 1343     		orrs	r3, r3, r2
 589 018c 0B60     		str	r3, [r1]
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 590              		.loc 1 419 10
 591 018e 40E0     		b	.L34
 592              	.L36:
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSI State */
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 593              		.loc 1 433 29
 594 0190 7B68     		ldr	r3, [r7, #4]
 595 0192 DB68     		ldr	r3, [r3, #12]
 596              		.loc 1 433 10
 597 0194 002B     		cmp	r3, #0
 598 0196 23D0     		beq	.L38
 434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 599              		.loc 1 436 9
 600 0198 394B     		ldr	r3, .L75
 601 019a 1B68     		ldr	r3, [r3]
 602 019c 384A     		ldr	r2, .L75
 603 019e 43F00103 		orr	r3, r3, #1
 604 01a2 1360     		str	r3, [r2]
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 605              		.loc 1 439 21
 606 01a4 FFF7FEFF 		bl	HAL_GetTick
 607 01a8 3861     		str	r0, [r7, #16]
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSI is ready */
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 608              		.loc 1 442 15
 609 01aa 08E0     		b	.L39
 610              	.L40:
 443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 611              		.loc 1 444 16
 612 01ac FFF7FEFF 		bl	HAL_GetTick
 613 01b0 0246     		mov	r2, r0
 614              		.loc 1 444 30
 615 01b2 3B69     		ldr	r3, [r7, #16]
 616 01b4 D31A     		subs	r3, r2, r3
 617              		.loc 1 444 14
 618 01b6 022B     		cmp	r3, #2
 619 01b8 01D9     		bls	.L39
 445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 620              		.loc 1 446 20
 621 01ba 0323     		movs	r3, #3
 622 01bc BDE1     		b	.L20
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 20


 623              	.L39:
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 624              		.loc 1 442 16
 625 01be 304B     		ldr	r3, .L75
 626 01c0 1B68     		ldr	r3, [r3]
 627 01c2 03F00203 		and	r3, r3, #2
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 628              		.loc 1 442 15
 629 01c6 002B     		cmp	r3, #0
 630 01c8 F0D0     		beq	.L40
 447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 631              		.loc 1 451 9
 632 01ca 2D4B     		ldr	r3, .L75
 633 01cc 1B68     		ldr	r3, [r3]
 634 01ce 23F0F802 		bic	r2, r3, #248
 635 01d2 7B68     		ldr	r3, [r7, #4]
 636 01d4 1B69     		ldr	r3, [r3, #16]
 637 01d6 DB00     		lsls	r3, r3, #3
 638 01d8 2949     		ldr	r1, .L75
 639 01da 1343     		orrs	r3, r3, r2
 640 01dc 0B60     		str	r3, [r1]
 641 01de 18E0     		b	.L34
 642              	.L38:
 452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 643              		.loc 1 456 9
 644 01e0 274B     		ldr	r3, .L75
 645 01e2 1B68     		ldr	r3, [r3]
 646 01e4 264A     		ldr	r2, .L75
 647 01e6 23F00103 		bic	r3, r3, #1
 648 01ea 1360     		str	r3, [r2]
 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 649              		.loc 1 459 21
 650 01ec FFF7FEFF 		bl	HAL_GetTick
 651 01f0 3861     		str	r0, [r7, #16]
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till HSI is ready */
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 652              		.loc 1 462 15
 653 01f2 08E0     		b	.L41
 654              	.L42:
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 655              		.loc 1 464 16
 656 01f4 FFF7FEFF 		bl	HAL_GetTick
 657 01f8 0246     		mov	r2, r0
 658              		.loc 1 464 30
 659 01fa 3B69     		ldr	r3, [r7, #16]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 21


 660 01fc D31A     		subs	r3, r2, r3
 661              		.loc 1 464 14
 662 01fe 022B     		cmp	r3, #2
 663 0200 01D9     		bls	.L41
 465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 664              		.loc 1 466 20
 665 0202 0323     		movs	r3, #3
 666 0204 99E1     		b	.L20
 667              	.L41:
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 668              		.loc 1 462 16
 669 0206 1E4B     		ldr	r3, .L75
 670 0208 1B68     		ldr	r3, [r3]
 671 020a 03F00203 		and	r3, r3, #2
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 672              		.loc 1 462 15
 673 020e 002B     		cmp	r3, #0
 674 0210 F0D1     		bne	.L42
 675              	.L34:
 467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 676              		.loc 1 473 26
 677 0212 7B68     		ldr	r3, [r7, #4]
 678 0214 1B68     		ldr	r3, [r3]
 679              		.loc 1 473 44
 680 0216 03F00803 		and	r3, r3, #8
 681              		.loc 1 473 6
 682 021a 002B     		cmp	r3, #0
 683 021c 38D0     		beq	.L43
 474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSI State */
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 684              		.loc 1 479 27
 685 021e 7B68     		ldr	r3, [r7, #4]
 686 0220 5B69     		ldr	r3, [r3, #20]
 687              		.loc 1 479 8
 688 0222 002B     		cmp	r3, #0
 689 0224 19D0     		beq	.L44
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 690              		.loc 1 482 7
 691 0226 164B     		ldr	r3, .L75
 692 0228 5B6F     		ldr	r3, [r3, #116]
 693 022a 154A     		ldr	r2, .L75
 694 022c 43F00103 		orr	r3, r3, #1
 695 0230 5367     		str	r3, [r2, #116]
 483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 22


 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 696              		.loc 1 485 19
 697 0232 FFF7FEFF 		bl	HAL_GetTick
 698 0236 3861     		str	r0, [r7, #16]
 486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 699              		.loc 1 488 13
 700 0238 08E0     		b	.L45
 701              	.L46:
 489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 702              		.loc 1 490 14
 703 023a FFF7FEFF 		bl	HAL_GetTick
 704 023e 0246     		mov	r2, r0
 705              		.loc 1 490 28
 706 0240 3B69     		ldr	r3, [r7, #16]
 707 0242 D31A     		subs	r3, r2, r3
 708              		.loc 1 490 12
 709 0244 022B     		cmp	r3, #2
 710 0246 01D9     		bls	.L45
 491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 711              		.loc 1 492 18
 712 0248 0323     		movs	r3, #3
 713 024a 76E1     		b	.L20
 714              	.L45:
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 715              		.loc 1 488 14
 716 024c 0C4B     		ldr	r3, .L75
 717 024e 5B6F     		ldr	r3, [r3, #116]
 718 0250 03F00203 		and	r3, r3, #2
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 719              		.loc 1 488 13
 720 0254 002B     		cmp	r3, #0
 721 0256 F0D0     		beq	.L46
 722 0258 1AE0     		b	.L43
 723              	.L44:
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 724              		.loc 1 499 7
 725 025a 094B     		ldr	r3, .L75
 726 025c 5B6F     		ldr	r3, [r3, #116]
 727 025e 084A     		ldr	r2, .L75
 728 0260 23F00103 		bic	r3, r3, #1
 729 0264 5367     		str	r3, [r2, #116]
 500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 730              		.loc 1 502 19
 731 0266 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 23


 732 026a 3861     		str	r0, [r7, #16]
 503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 733              		.loc 1 505 13
 734 026c 0AE0     		b	.L47
 735              	.L48:
 506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 736              		.loc 1 507 14
 737 026e FFF7FEFF 		bl	HAL_GetTick
 738 0272 0246     		mov	r2, r0
 739              		.loc 1 507 28
 740 0274 3B69     		ldr	r3, [r7, #16]
 741 0276 D31A     		subs	r3, r2, r3
 742              		.loc 1 507 12
 743 0278 022B     		cmp	r3, #2
 744 027a 03D9     		bls	.L47
 508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 745              		.loc 1 509 18
 746 027c 0323     		movs	r3, #3
 747 027e 5CE1     		b	.L20
 748              	.L76:
 749              		.align	2
 750              	.L75:
 751 0280 00380240 		.word	1073887232
 752              	.L47:
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 753              		.loc 1 505 14
 754 0284 914B     		ldr	r3, .L77
 755 0286 5B6F     		ldr	r3, [r3, #116]
 756 0288 03F00203 		and	r3, r3, #2
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 757              		.loc 1 505 13
 758 028c 002B     		cmp	r3, #0
 759 028e EED1     		bne	.L48
 760              	.L43:
 510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 761              		.loc 1 515 26
 762 0290 7B68     		ldr	r3, [r7, #4]
 763 0292 1B68     		ldr	r3, [r3]
 764              		.loc 1 515 44
 765 0294 03F00403 		and	r3, r3, #4
 766              		.loc 1 515 6
 767 0298 002B     		cmp	r3, #0
 768 029a 00F0A480 		beq	.L49
 516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the parameters */
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 24


 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 769              		.loc 1 522 9
 770 029e 8B4B     		ldr	r3, .L77
 771 02a0 1B6C     		ldr	r3, [r3, #64]
 772 02a2 03F08053 		and	r3, r3, #268435456
 773              		.loc 1 522 8
 774 02a6 002B     		cmp	r3, #0
 775 02a8 0DD1     		bne	.L50
 776              	.LBB2:
 523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Enable Power Clock*/
 525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 777              		.loc 1 525 7
 778 02aa 884B     		ldr	r3, .L77
 779 02ac 1B6C     		ldr	r3, [r3, #64]
 780 02ae 874A     		ldr	r2, .L77
 781 02b0 43F08053 		orr	r3, r3, #268435456
 782 02b4 1364     		str	r3, [r2, #64]
 783 02b6 854B     		ldr	r3, .L77
 784 02b8 1B6C     		ldr	r3, [r3, #64]
 785 02ba 03F08053 		and	r3, r3, #268435456
 786 02be BB60     		str	r3, [r7, #8]
 787 02c0 BB68     		ldr	r3, [r7, #8]
 788              	.LBE2:
 526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pwrclkchanged = SET;
 789              		.loc 1 526 21
 790 02c2 0123     		movs	r3, #1
 791 02c4 FB75     		strb	r3, [r7, #23]
 792              	.L50:
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 793              		.loc 1 529 9
 794 02c6 824B     		ldr	r3, .L77+4
 795 02c8 1B68     		ldr	r3, [r3]
 796 02ca 03F48073 		and	r3, r3, #256
 797              		.loc 1 529 8
 798 02ce 002B     		cmp	r3, #0
 799 02d0 18D1     		bne	.L51
 530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       PWR->CR1 |= PWR_CR1_DBP;
 800              		.loc 1 532 16
 801 02d2 7F4B     		ldr	r3, .L77+4
 802 02d4 1B68     		ldr	r3, [r3]
 803 02d6 7E4A     		ldr	r2, .L77+4
 804 02d8 43F48073 		orr	r3, r3, #256
 805 02dc 1360     		str	r3, [r2]
 533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 806              		.loc 1 535 19
 807 02de FFF7FEFF 		bl	HAL_GetTick
 808 02e2 3861     		str	r0, [r7, #16]
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 25


 809              		.loc 1 537 13
 810 02e4 08E0     		b	.L52
 811              	.L53:
 538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 812              		.loc 1 539 14
 813 02e6 FFF7FEFF 		bl	HAL_GetTick
 814 02ea 0246     		mov	r2, r0
 815              		.loc 1 539 28
 816 02ec 3B69     		ldr	r3, [r7, #16]
 817 02ee D31A     		subs	r3, r2, r3
 818              		.loc 1 539 12
 819 02f0 642B     		cmp	r3, #100
 820 02f2 01D9     		bls	.L52
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 821              		.loc 1 541 18
 822 02f4 0323     		movs	r3, #3
 823 02f6 20E1     		b	.L20
 824              	.L52:
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 825              		.loc 1 537 14
 826 02f8 754B     		ldr	r3, .L77+4
 827 02fa 1B68     		ldr	r3, [r3]
 828 02fc 03F48073 		and	r3, r3, #256
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 829              		.loc 1 537 13
 830 0300 002B     		cmp	r3, #0
 831 0302 F0D0     		beq	.L53
 832              	.L51:
 542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 833              		.loc 1 547 5
 834 0304 7B68     		ldr	r3, [r7, #4]
 835 0306 9B68     		ldr	r3, [r3, #8]
 836 0308 012B     		cmp	r3, #1
 837 030a 06D1     		bne	.L54
 838              		.loc 1 547 5 is_stmt 0 discriminator 1
 839 030c 6F4B     		ldr	r3, .L77
 840 030e 1B6F     		ldr	r3, [r3, #112]
 841 0310 6E4A     		ldr	r2, .L77
 842 0312 43F00103 		orr	r3, r3, #1
 843 0316 1367     		str	r3, [r2, #112]
 844 0318 2DE0     		b	.L55
 845              	.L54:
 846              		.loc 1 547 5 discriminator 2
 847 031a 7B68     		ldr	r3, [r7, #4]
 848 031c 9B68     		ldr	r3, [r3, #8]
 849 031e 002B     		cmp	r3, #0
 850 0320 0CD1     		bne	.L56
 851              		.loc 1 547 5 discriminator 3
 852 0322 6A4B     		ldr	r3, .L77
 853 0324 1B6F     		ldr	r3, [r3, #112]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 26


 854 0326 694A     		ldr	r2, .L77
 855 0328 23F00103 		bic	r3, r3, #1
 856 032c 1367     		str	r3, [r2, #112]
 857 032e 674B     		ldr	r3, .L77
 858 0330 1B6F     		ldr	r3, [r3, #112]
 859 0332 664A     		ldr	r2, .L77
 860 0334 23F00403 		bic	r3, r3, #4
 861 0338 1367     		str	r3, [r2, #112]
 862 033a 1CE0     		b	.L55
 863              	.L56:
 864              		.loc 1 547 5 discriminator 4
 865 033c 7B68     		ldr	r3, [r7, #4]
 866 033e 9B68     		ldr	r3, [r3, #8]
 867 0340 052B     		cmp	r3, #5
 868 0342 0CD1     		bne	.L57
 869              		.loc 1 547 5 discriminator 5
 870 0344 614B     		ldr	r3, .L77
 871 0346 1B6F     		ldr	r3, [r3, #112]
 872 0348 604A     		ldr	r2, .L77
 873 034a 43F00403 		orr	r3, r3, #4
 874 034e 1367     		str	r3, [r2, #112]
 875 0350 5E4B     		ldr	r3, .L77
 876 0352 1B6F     		ldr	r3, [r3, #112]
 877 0354 5D4A     		ldr	r2, .L77
 878 0356 43F00103 		orr	r3, r3, #1
 879 035a 1367     		str	r3, [r2, #112]
 880 035c 0BE0     		b	.L55
 881              	.L57:
 882              		.loc 1 547 5 discriminator 6
 883 035e 5B4B     		ldr	r3, .L77
 884 0360 1B6F     		ldr	r3, [r3, #112]
 885 0362 5A4A     		ldr	r2, .L77
 886 0364 23F00103 		bic	r3, r3, #1
 887 0368 1367     		str	r3, [r2, #112]
 888 036a 584B     		ldr	r3, .L77
 889 036c 1B6F     		ldr	r3, [r3, #112]
 890 036e 574A     		ldr	r2, .L77
 891 0370 23F00403 		bic	r3, r3, #4
 892 0374 1367     		str	r3, [r2, #112]
 893              	.L55:
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check the LSE State */
 549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 894              		.loc 1 549 27 is_stmt 1
 895 0376 7B68     		ldr	r3, [r7, #4]
 896 0378 9B68     		ldr	r3, [r3, #8]
 897              		.loc 1 549 8
 898 037a 002B     		cmp	r3, #0
 899 037c 15D0     		beq	.L58
 550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 900              		.loc 1 552 19
 901 037e FFF7FEFF 		bl	HAL_GetTick
 902 0382 3861     		str	r0, [r7, #16]
 553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSE is ready */
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 27


 903              		.loc 1 555 13
 904 0384 0AE0     		b	.L59
 905              	.L60:
 556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 906              		.loc 1 557 14
 907 0386 FFF7FEFF 		bl	HAL_GetTick
 908 038a 0246     		mov	r2, r0
 909              		.loc 1 557 28
 910 038c 3B69     		ldr	r3, [r7, #16]
 911 038e D31A     		subs	r3, r2, r3
 912              		.loc 1 557 12
 913 0390 41F28832 		movw	r2, #5000
 914 0394 9342     		cmp	r3, r2
 915 0396 01D9     		bls	.L59
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 916              		.loc 1 559 18
 917 0398 0323     		movs	r3, #3
 918 039a CEE0     		b	.L20
 919              	.L59:
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 920              		.loc 1 555 14
 921 039c 4B4B     		ldr	r3, .L77
 922 039e 1B6F     		ldr	r3, [r3, #112]
 923 03a0 03F00203 		and	r3, r3, #2
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 924              		.loc 1 555 13
 925 03a4 002B     		cmp	r3, #0
 926 03a6 EED0     		beq	.L60
 927 03a8 14E0     		b	.L61
 928              	.L58:
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Get Start Tick*/
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 929              		.loc 1 566 19
 930 03aa FFF7FEFF 		bl	HAL_GetTick
 931 03ae 3861     		str	r0, [r7, #16]
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Wait till LSE is ready */
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 932              		.loc 1 569 13
 933 03b0 0AE0     		b	.L62
 934              	.L63:
 570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 935              		.loc 1 571 14
 936 03b2 FFF7FEFF 		bl	HAL_GetTick
 937 03b6 0246     		mov	r2, r0
 938              		.loc 1 571 28
 939 03b8 3B69     		ldr	r3, [r7, #16]
 940 03ba D31A     		subs	r3, r2, r3
 941              		.loc 1 571 12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 28


 942 03bc 41F28832 		movw	r2, #5000
 943 03c0 9342     		cmp	r3, r2
 944 03c2 01D9     		bls	.L62
 572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 945              		.loc 1 573 18
 946 03c4 0323     		movs	r3, #3
 947 03c6 B8E0     		b	.L20
 948              	.L62:
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 949              		.loc 1 569 14
 950 03c8 404B     		ldr	r3, .L77
 951 03ca 1B6F     		ldr	r3, [r3, #112]
 952 03cc 03F00203 		and	r3, r3, #2
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 953              		.loc 1 569 13
 954 03d0 002B     		cmp	r3, #0
 955 03d2 EED1     		bne	.L63
 956              	.L61:
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (pwrclkchanged == SET)
 957              		.loc 1 579 8
 958 03d4 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 959 03d6 012B     		cmp	r3, #1
 960 03d8 05D1     		bne	.L49
 580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 961              		.loc 1 581 7
 962 03da 3C4B     		ldr	r3, .L77
 963 03dc 1B6C     		ldr	r3, [r3, #64]
 964 03de 3B4A     		ldr	r2, .L77
 965 03e0 23F08053 		bic	r3, r3, #268435456
 966 03e4 1364     		str	r3, [r2, #64]
 967              	.L49:
 582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 968              		.loc 1 587 30
 969 03e6 7B68     		ldr	r3, [r7, #4]
 970 03e8 9B69     		ldr	r3, [r3, #24]
 971              		.loc 1 587 6
 972 03ea 002B     		cmp	r3, #0
 973 03ec 00F0A480 		beq	.L64
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 974              		.loc 1 590 9
 975 03f0 364B     		ldr	r3, .L77
 976 03f2 9B68     		ldr	r3, [r3, #8]
 977 03f4 03F00C03 		and	r3, r3, #12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 29


 978              		.loc 1 590 8
 979 03f8 082B     		cmp	r3, #8
 980 03fa 6BD0     		beq	.L65
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 981              		.loc 1 592 34
 982 03fc 7B68     		ldr	r3, [r7, #4]
 983 03fe 9B69     		ldr	r3, [r3, #24]
 984              		.loc 1 592 10
 985 0400 022B     		cmp	r3, #2
 986 0402 49D1     		bne	.L66
 593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Check the parameters */
 595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
 603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Disable the main PLL. */
 605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 987              		.loc 1 605 9
 988 0404 314B     		ldr	r3, .L77
 989 0406 1B68     		ldr	r3, [r3]
 990 0408 304A     		ldr	r2, .L77
 991 040a 23F08073 		bic	r3, r3, #16777216
 992 040e 1360     		str	r3, [r2]
 606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 993              		.loc 1 608 21
 994 0410 FFF7FEFF 		bl	HAL_GetTick
 995 0414 3861     		str	r0, [r7, #16]
 609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 996              		.loc 1 611 15
 997 0416 08E0     		b	.L67
 998              	.L68:
 612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 999              		.loc 1 613 16
 1000 0418 FFF7FEFF 		bl	HAL_GetTick
 1001 041c 0246     		mov	r2, r0
 1002              		.loc 1 613 30
 1003 041e 3B69     		ldr	r3, [r7, #16]
 1004 0420 D31A     		subs	r3, r2, r3
 1005              		.loc 1 613 14
 1006 0422 022B     		cmp	r3, #2
 1007 0424 01D9     		bls	.L67
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1008              		.loc 1 615 20
 1009 0426 0323     		movs	r3, #3
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 30


 1010 0428 87E0     		b	.L20
 1011              	.L67:
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1012              		.loc 1 611 16
 1013 042a 284B     		ldr	r3, .L77
 1014 042c 1B68     		ldr	r3, [r3]
 1015 042e 03F00073 		and	r3, r3, #33554432
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1016              		.loc 1 611 15
 1017 0432 002B     		cmp	r3, #0
 1018 0434 F0D1     		bne	.L68
 616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ,
 626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #else
 628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1019              		.loc 1 628 9
 1020 0436 7B68     		ldr	r3, [r7, #4]
 1021 0438 DA69     		ldr	r2, [r3, #28]
 1022 043a 7B68     		ldr	r3, [r7, #4]
 1023 043c 1B6A     		ldr	r3, [r3, #32]
 1024 043e 1A43     		orrs	r2, r2, r3
 1025 0440 7B68     		ldr	r3, [r7, #4]
 1026 0442 5B6A     		ldr	r3, [r3, #36]
 1027 0444 9B01     		lsls	r3, r3, #6
 1028 0446 1A43     		orrs	r2, r2, r3
 1029 0448 7B68     		ldr	r3, [r7, #4]
 1030 044a 9B6A     		ldr	r3, [r3, #40]
 1031 044c 5B08     		lsrs	r3, r3, #1
 1032 044e 013B     		subs	r3, r3, #1
 1033 0450 1B04     		lsls	r3, r3, #16
 1034 0452 1A43     		orrs	r2, r2, r3
 1035 0454 7B68     		ldr	r3, [r7, #4]
 1036 0456 DB6A     		ldr	r3, [r3, #44]
 1037 0458 1B06     		lsls	r3, r3, #24
 1038 045a 1343     		orrs	r3, r3, r2
 1039 045c 1B4A     		ldr	r2, .L77
 1040 045e 43F00053 		orr	r3, r3, #536870912
 1041 0462 5360     		str	r3, [r2, #4]
 629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ);
 633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
 634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Enable the main PLL. */
 636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1042              		.loc 1 636 9
 1043 0464 194B     		ldr	r3, .L77
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 31


 1044 0466 1B68     		ldr	r3, [r3]
 1045 0468 184A     		ldr	r2, .L77
 1046 046a 43F08073 		orr	r3, r3, #16777216
 1047 046e 1360     		str	r3, [r2]
 637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1048              		.loc 1 639 21
 1049 0470 FFF7FEFF 		bl	HAL_GetTick
 1050 0474 3861     		str	r0, [r7, #16]
 640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 1051              		.loc 1 642 15
 1052 0476 08E0     		b	.L69
 1053              	.L70:
 643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1054              		.loc 1 644 16
 1055 0478 FFF7FEFF 		bl	HAL_GetTick
 1056 047c 0246     		mov	r2, r0
 1057              		.loc 1 644 30
 1058 047e 3B69     		ldr	r3, [r7, #16]
 1059 0480 D31A     		subs	r3, r2, r3
 1060              		.loc 1 644 14
 1061 0482 022B     		cmp	r3, #2
 1062 0484 01D9     		bls	.L69
 645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1063              		.loc 1 646 20
 1064 0486 0323     		movs	r3, #3
 1065 0488 57E0     		b	.L20
 1066              	.L69:
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1067              		.loc 1 642 16
 1068 048a 104B     		ldr	r3, .L77
 1069 048c 1B68     		ldr	r3, [r3]
 1070 048e 03F00073 		and	r3, r3, #33554432
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1071              		.loc 1 642 15
 1072 0492 002B     		cmp	r3, #0
 1073 0494 F0D0     		beq	.L70
 1074 0496 4FE0     		b	.L64
 1075              	.L66:
 647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
 651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Disable the main PLL. */
 653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1076              		.loc 1 653 9
 1077 0498 0C4B     		ldr	r3, .L77
 1078 049a 1B68     		ldr	r3, [r3]
 1079 049c 0B4A     		ldr	r2, .L77
 1080 049e 23F08073 		bic	r3, r3, #16777216
 1081 04a2 1360     		str	r3, [r2]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 32


 654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Get Start Tick*/
 656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1082              		.loc 1 656 21
 1083 04a4 FFF7FEFF 		bl	HAL_GetTick
 1084 04a8 3861     		str	r0, [r7, #16]
 657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 1085              		.loc 1 659 15
 1086 04aa 08E0     		b	.L71
 1087              	.L72:
 660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1088              		.loc 1 661 16
 1089 04ac FFF7FEFF 		bl	HAL_GetTick
 1090 04b0 0246     		mov	r2, r0
 1091              		.loc 1 661 30
 1092 04b2 3B69     		ldr	r3, [r7, #16]
 1093 04b4 D31A     		subs	r3, r2, r3
 1094              		.loc 1 661 14
 1095 04b6 022B     		cmp	r3, #2
 1096 04b8 01D9     		bls	.L71
 662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           {
 663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1097              		.loc 1 663 20
 1098 04ba 0323     		movs	r3, #3
 1099 04bc 3DE0     		b	.L20
 1100              	.L71:
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1101              		.loc 1 659 16
 1102 04be 034B     		ldr	r3, .L77
 1103 04c0 1B68     		ldr	r3, [r3]
 1104 04c2 03F00073 		and	r3, r3, #33554432
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         {
 1105              		.loc 1 659 15
 1106 04c6 002B     		cmp	r3, #0
 1107 04c8 F0D1     		bne	.L72
 1108 04ca 35E0     		b	.L64
 1109              	.L78:
 1110              		.align	2
 1111              	.L77:
 1112 04cc 00380240 		.word	1073887232
 1113 04d0 00700040 		.word	1073770496
 1114              	.L65:
 664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           }
 665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         }
 666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Do not return HAL_ERROR if request repeats the current configuration */
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pll_config = RCC->PLLCFGR;
 1115              		.loc 1 671 23
 1116 04d4 1B4B     		ldr	r3, .L79
 1117              		.loc 1 671 18
 1118 04d6 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 33


 1119 04d8 FB60     		str	r3, [r7, #12]
 672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) 
 678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PL
 680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #else
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 1120              		.loc 1 681 35
 1121 04da 7B68     		ldr	r3, [r7, #4]
 1122 04dc 9B69     		ldr	r3, [r3, #24]
 1123              		.loc 1 681 10
 1124 04de 012B     		cmp	r3, #1
 1125 04e0 28D0     		beq	.L73
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1126              		.loc 1 682 12 discriminator 1
 1127 04e2 FB68     		ldr	r3, [r7, #12]
 1128 04e4 03F48002 		and	r2, r3, #4194304
 1129              		.loc 1 682 78 discriminator 1
 1130 04e8 7B68     		ldr	r3, [r7, #4]
 1131 04ea DB69     		ldr	r3, [r3, #28]
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1132              		.loc 1 681 62 discriminator 1
 1133 04ec 9A42     		cmp	r2, r3
 1134 04ee 21D1     		bne	.L73
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1135              		.loc 1 683 12
 1136 04f0 FB68     		ldr	r3, [r7, #12]
 1137 04f2 03F03F02 		and	r2, r3, #63
 1138              		.loc 1 683 76
 1139 04f6 7B68     		ldr	r3, [r7, #4]
 1140 04f8 1B6A     		ldr	r3, [r3, #32]
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1141              		.loc 1 682 90
 1142 04fa 9A42     		cmp	r2, r3
 1143 04fc 1AD1     		bne	.L73
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
 1144              		.loc 1 684 12
 1145 04fe FA68     		ldr	r2, [r7, #12]
 1146 0500 47F6C073 		movw	r3, #32704
 1147 0504 1340     		ands	r3, r3, r2
 1148              		.loc 1 684 77
 1149 0506 7A68     		ldr	r2, [r7, #4]
 1150 0508 526A     		ldr	r2, [r2, #36]
 1151              		.loc 1 684 83
 1152 050a 9201     		lsls	r2, r2, #6
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 1153              		.loc 1 683 83
 1154 050c 9342     		cmp	r3, r2
 1155 050e 11D1     		bne	.L73
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) 
 1156              		.loc 1 685 12
 1157 0510 FB68     		ldr	r3, [r7, #12]
 1158 0512 03F44032 		and	r2, r3, #196608
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 34


 1159              		.loc 1 685 80
 1160 0516 7B68     		ldr	r3, [r7, #4]
 1161 0518 9B6A     		ldr	r3, [r3, #40]
 1162              		.loc 1 685 87
 1163 051a 5B08     		lsrs	r3, r3, #1
 1164              		.loc 1 685 94
 1165 051c 013B     		subs	r3, r3, #1
 1166              		.loc 1 685 100
 1167 051e 1B04     		lsls	r3, r3, #16
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PL
 1168              		.loc 1 684 109
 1169 0520 9A42     		cmp	r2, r3
 1170 0522 07D1     		bne	.L73
 686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PL
 1171              		.loc 1 686 12
 1172 0524 FB68     		ldr	r3, [r7, #12]
 1173 0526 03F07062 		and	r2, r3, #251658240
 1174              		.loc 1 686 77
 1175 052a 7B68     		ldr	r3, [r7, #4]
 1176 052c DB6A     		ldr	r3, [r3, #44]
 1177              		.loc 1 686 83
 1178 052e 1B06     		lsls	r3, r3, #24
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) 
 1179              		.loc 1 685 126
 1180 0530 9A42     		cmp	r2, r3
 1181 0532 01D0     		beq	.L64
 1182              	.L73:
 687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 1183              		.loc 1 689 16
 1184 0534 0123     		movs	r3, #1
 1185 0536 00E0     		b	.L20
 1186              	.L64:
 690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return HAL_OK;
 1187              		.loc 1 693 10
 1188 0538 0023     		movs	r3, #0
 1189              	.L20:
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1190              		.loc 1 694 1
 1191 053a 1846     		mov	r0, r3
 1192 053c 1837     		adds	r7, r7, #24
 1193              	.LCFI8:
 1194              		.cfi_def_cfa_offset 8
 1195 053e BD46     		mov	sp, r7
 1196              	.LCFI9:
 1197              		.cfi_def_cfa_register 13
 1198              		@ sp needed
 1199 0540 80BD     		pop	{r7, pc}
 1200              	.L80:
 1201 0542 00BF     		.align	2
 1202              	.L79:
 1203 0544 00380240 		.word	1073887232
 1204              		.cfi_endproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 35


 1205              	.LFE142:
 1207              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1208              		.align	1
 1209              		.global	HAL_RCC_ClockConfig
 1210              		.syntax unified
 1211              		.thumb
 1212              		.thumb_func
 1214              	HAL_RCC_ClockConfig:
 1215              	.LFB143:
 695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified
 698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         You can use HAL_RCC_GetClockConfig() function to know which clock is
 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         currently used as system clock source.
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1216              		.loc 1 723 1
 1217              		.cfi_startproc
 1218              		@ args = 0, pretend = 0, frame = 16
 1219              		@ frame_needed = 1, uses_anonymous_args = 0
 1220 0000 80B5     		push	{r7, lr}
 1221              	.LCFI10:
 1222              		.cfi_def_cfa_offset 8
 1223              		.cfi_offset 7, -8
 1224              		.cfi_offset 14, -4
 1225 0002 84B0     		sub	sp, sp, #16
 1226              	.LCFI11:
 1227              		.cfi_def_cfa_offset 24
 1228 0004 00AF     		add	r7, sp, #0
 1229              	.LCFI12:
 1230              		.cfi_def_cfa_register 7
 1231 0006 7860     		str	r0, [r7, #4]
 1232 0008 3960     		str	r1, [r7]
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t tickstart = 0;
 1233              		.loc 1 724 12
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 36


 1234 000a 0023     		movs	r3, #0
 1235 000c FB60     		str	r3, [r7, #12]
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check Null pointer */
 727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 1236              		.loc 1 727 6
 1237 000e 7B68     		ldr	r3, [r7, #4]
 1238 0010 002B     		cmp	r3, #0
 1239 0012 01D1     		bne	.L82
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     return HAL_ERROR;
 1240              		.loc 1 729 12
 1241 0014 0123     		movs	r3, #1
 1242 0016 D0E0     		b	.L83
 1243              	.L82:
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****      must be correctly programmed according to the frequency of the CPU clock
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****      (HCLK) and the supply voltage of the device. */
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Increasing the CPU frequency */
 741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 1244              		.loc 1 741 18
 1245 0018 6A4B     		ldr	r3, .L97
 1246 001a 1B68     		ldr	r3, [r3]
 1247 001c 03F00F03 		and	r3, r3, #15
 1248              		.loc 1 741 6
 1249 0020 3A68     		ldr	r2, [r7]
 1250 0022 9A42     		cmp	r2, r3
 1251 0024 10D9     		bls	.L84
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1252              		.loc 1 744 5
 1253 0026 674B     		ldr	r3, .L97
 1254 0028 1B68     		ldr	r3, [r3]
 1255 002a 23F00F02 		bic	r2, r3, #15
 1256 002e 6549     		ldr	r1, .L97
 1257 0030 3B68     		ldr	r3, [r7]
 1258 0032 1343     		orrs	r3, r3, r2
 1259 0034 0B60     		str	r3, [r1]
 745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 1260              		.loc 1 748 9
 1261 0036 634B     		ldr	r3, .L97
 1262 0038 1B68     		ldr	r3, [r3]
 1263 003a 03F00F03 		and	r3, r3, #15
 1264              		.loc 1 748 8
 1265 003e 3A68     		ldr	r2, [r7]
 1266 0040 9A42     		cmp	r2, r3
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 37


 1267 0042 01D0     		beq	.L84
 749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_ERROR;
 1268              		.loc 1 750 14
 1269 0044 0123     		movs	r3, #1
 1270 0046 B8E0     		b	.L83
 1271              	.L84:
 751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1272              		.loc 1 755 26
 1273 0048 7B68     		ldr	r3, [r7, #4]
 1274 004a 1B68     		ldr	r3, [r3]
 1275              		.loc 1 755 39
 1276 004c 03F00203 		and	r3, r3, #2
 1277              		.loc 1 755 6
 1278 0050 002B     		cmp	r3, #0
 1279 0052 20D0     		beq	.L85
 756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1280              		.loc 1 759 28
 1281 0054 7B68     		ldr	r3, [r7, #4]
 1282 0056 1B68     		ldr	r3, [r3]
 1283              		.loc 1 759 41
 1284 0058 03F00403 		and	r3, r3, #4
 1285              		.loc 1 759 8
 1286 005c 002B     		cmp	r3, #0
 1287 005e 05D0     		beq	.L86
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 1288              		.loc 1 761 7
 1289 0060 594B     		ldr	r3, .L97+4
 1290 0062 9B68     		ldr	r3, [r3, #8]
 1291 0064 584A     		ldr	r2, .L97+4
 1292 0066 43F4E053 		orr	r3, r3, #7168
 1293 006a 9360     		str	r3, [r2, #8]
 1294              	.L86:
 762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1295              		.loc 1 764 28
 1296 006c 7B68     		ldr	r3, [r7, #4]
 1297 006e 1B68     		ldr	r3, [r3]
 1298              		.loc 1 764 41
 1299 0070 03F00803 		and	r3, r3, #8
 1300              		.loc 1 764 8
 1301 0074 002B     		cmp	r3, #0
 1302 0076 05D0     		beq	.L87
 765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 1303              		.loc 1 766 7
 1304 0078 534B     		ldr	r3, .L97+4
 1305 007a 9B68     		ldr	r3, [r3, #8]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 38


 1306 007c 524A     		ldr	r2, .L97+4
 1307 007e 43F46043 		orr	r3, r3, #57344
 1308 0082 9360     		str	r3, [r2, #8]
 1309              	.L87:
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Set the new HCLK clock divider */
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1310              		.loc 1 771 5
 1311 0084 504B     		ldr	r3, .L97+4
 1312 0086 9B68     		ldr	r3, [r3, #8]
 1313 0088 23F0F002 		bic	r2, r3, #240
 1314 008c 7B68     		ldr	r3, [r7, #4]
 1315 008e 9B68     		ldr	r3, [r3, #8]
 1316 0090 4D49     		ldr	r1, .L97+4
 1317 0092 1343     		orrs	r3, r3, r2
 1318 0094 8B60     		str	r3, [r1, #8]
 1319              	.L85:
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1320              		.loc 1 775 26
 1321 0096 7B68     		ldr	r3, [r7, #4]
 1322 0098 1B68     		ldr	r3, [r3]
 1323              		.loc 1 775 39
 1324 009a 03F00103 		and	r3, r3, #1
 1325              		.loc 1 775 6
 1326 009e 002B     		cmp	r3, #0
 1327 00a0 40D0     		beq	.L88
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1328              		.loc 1 780 26
 1329 00a2 7B68     		ldr	r3, [r7, #4]
 1330 00a4 5B68     		ldr	r3, [r3, #4]
 1331              		.loc 1 780 8
 1332 00a6 012B     		cmp	r3, #1
 1333 00a8 07D1     		bne	.L89
 781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSE ready flag */
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 1334              		.loc 1 783 11
 1335 00aa 474B     		ldr	r3, .L97+4
 1336 00ac 1B68     		ldr	r3, [r3]
 1337 00ae 03F40033 		and	r3, r3, #131072
 1338              		.loc 1 783 10
 1339 00b2 002B     		cmp	r3, #0
 1340 00b4 15D1     		bne	.L90
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 1341              		.loc 1 785 16
 1342 00b6 0123     		movs	r3, #1
 1343 00b8 7FE0     		b	.L83
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 39


 1344              	.L89:
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1345              		.loc 1 789 31
 1346 00ba 7B68     		ldr	r3, [r7, #4]
 1347 00bc 5B68     		ldr	r3, [r3, #4]
 1348              		.loc 1 789 13
 1349 00be 022B     		cmp	r3, #2
 1350 00c0 07D1     		bne	.L91
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the PLL ready flag */
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 1351              		.loc 1 792 11
 1352 00c2 414B     		ldr	r3, .L97+4
 1353 00c4 1B68     		ldr	r3, [r3]
 1354 00c6 03F00073 		and	r3, r3, #33554432
 1355              		.loc 1 792 10
 1356 00ca 002B     		cmp	r3, #0
 1357 00cc 09D1     		bne	.L90
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 1358              		.loc 1 794 16
 1359 00ce 0123     		movs	r3, #1
 1360 00d0 73E0     		b	.L83
 1361              	.L91:
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     else
 799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* Check the HSI ready flag */
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 1362              		.loc 1 801 11
 1363 00d2 3D4B     		ldr	r3, .L97+4
 1364 00d4 1B68     		ldr	r3, [r3]
 1365 00d6 03F00203 		and	r3, r3, #2
 1366              		.loc 1 801 10
 1367 00da 002B     		cmp	r3, #0
 1368 00dc 01D1     		bne	.L90
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_ERROR;
 1369              		.loc 1 803 16
 1370 00de 0123     		movs	r3, #1
 1371 00e0 6BE0     		b	.L83
 1372              	.L90:
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 1373              		.loc 1 807 5
 1374 00e2 394B     		ldr	r3, .L97+4
 1375 00e4 9B68     		ldr	r3, [r3, #8]
 1376 00e6 23F00302 		bic	r2, r3, #3
 1377 00ea 7B68     		ldr	r3, [r7, #4]
 1378 00ec 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 40


 1379 00ee 3649     		ldr	r1, .L97+4
 1380 00f0 1343     		orrs	r3, r3, r2
 1381 00f2 8B60     		str	r3, [r1, #8]
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Get Start Tick*/
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1382              		.loc 1 810 17
 1383 00f4 FFF7FEFF 		bl	HAL_GetTick
 1384 00f8 F860     		str	r0, [r7, #12]
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 1385              		.loc 1 812 11
 1386 00fa 0AE0     		b	.L92
 1387              	.L93:
 813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 1388              		.loc 1 814 12
 1389 00fc FFF7FEFF 		bl	HAL_GetTick
 1390 0100 0246     		mov	r2, r0
 1391              		.loc 1 814 26
 1392 0102 FB68     		ldr	r3, [r7, #12]
 1393 0104 D31A     		subs	r3, r2, r3
 1394              		.loc 1 814 10
 1395 0106 41F28832 		movw	r2, #5000
 1396 010a 9342     		cmp	r3, r2
 1397 010c 01D9     		bls	.L92
 815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1398              		.loc 1 816 16
 1399 010e 0323     		movs	r3, #3
 1400 0110 53E0     		b	.L83
 1401              	.L92:
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1402              		.loc 1 812 12
 1403 0112 2D4B     		ldr	r3, .L97+4
 1404 0114 9B68     		ldr	r3, [r3, #8]
 1405 0116 03F00C02 		and	r2, r3, #12
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1406              		.loc 1 812 63
 1407 011a 7B68     		ldr	r3, [r7, #4]
 1408 011c 5B68     		ldr	r3, [r3, #4]
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1409              		.loc 1 812 78
 1410 011e 9B00     		lsls	r3, r3, #2
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 1411              		.loc 1 812 11
 1412 0120 9A42     		cmp	r2, r3
 1413 0122 EBD1     		bne	.L93
 1414              	.L88:
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 1415              		.loc 1 822 18
 1416 0124 274B     		ldr	r3, .L97
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 41


 1417 0126 1B68     		ldr	r3, [r3]
 1418 0128 03F00F03 		and	r3, r3, #15
 1419              		.loc 1 822 6
 1420 012c 3A68     		ldr	r2, [r7]
 1421 012e 9A42     		cmp	r2, r3
 1422 0130 10D2     		bcs	.L94
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1423              		.loc 1 825 5
 1424 0132 244B     		ldr	r3, .L97
 1425 0134 1B68     		ldr	r3, [r3]
 1426 0136 23F00F02 		bic	r2, r3, #15
 1427 013a 2249     		ldr	r1, .L97
 1428 013c 3B68     		ldr	r3, [r7]
 1429 013e 1343     		orrs	r3, r3, r2
 1430 0140 0B60     		str	r3, [r1]
 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 1431              		.loc 1 829 9
 1432 0142 204B     		ldr	r3, .L97
 1433 0144 1B68     		ldr	r3, [r3]
 1434 0146 03F00F03 		and	r3, r3, #15
 1435              		.loc 1 829 8
 1436 014a 3A68     		ldr	r2, [r7]
 1437 014c 9A42     		cmp	r2, r3
 1438 014e 01D0     		beq	.L94
 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       return HAL_ERROR;
 1439              		.loc 1 831 14
 1440 0150 0123     		movs	r3, #1
 1441 0152 32E0     		b	.L83
 1442              	.L94:
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
 833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1443              		.loc 1 836 26
 1444 0154 7B68     		ldr	r3, [r7, #4]
 1445 0156 1B68     		ldr	r3, [r3]
 1446              		.loc 1 836 39
 1447 0158 03F00403 		and	r3, r3, #4
 1448              		.loc 1 836 6
 1449 015c 002B     		cmp	r3, #0
 1450 015e 08D0     		beq	.L95
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1451              		.loc 1 839 5
 1452 0160 194B     		ldr	r3, .L97+4
 1453 0162 9B68     		ldr	r3, [r3, #8]
 1454 0164 23F4E052 		bic	r2, r3, #7168
 1455 0168 7B68     		ldr	r3, [r7, #4]
 1456 016a DB68     		ldr	r3, [r3, #12]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 42


 1457 016c 1649     		ldr	r1, .L97+4
 1458 016e 1343     		orrs	r3, r3, r2
 1459 0170 8B60     		str	r3, [r1, #8]
 1460              	.L95:
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1461              		.loc 1 843 26
 1462 0172 7B68     		ldr	r3, [r7, #4]
 1463 0174 1B68     		ldr	r3, [r3]
 1464              		.loc 1 843 39
 1465 0176 03F00803 		and	r3, r3, #8
 1466              		.loc 1 843 6
 1467 017a 002B     		cmp	r3, #0
 1468 017c 09D0     		beq	.L96
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 1469              		.loc 1 846 5
 1470 017e 124B     		ldr	r3, .L97+4
 1471 0180 9B68     		ldr	r3, [r3, #8]
 1472 0182 23F46042 		bic	r2, r3, #57344
 1473 0186 7B68     		ldr	r3, [r7, #4]
 1474 0188 1B69     		ldr	r3, [r3, #16]
 1475 018a DB00     		lsls	r3, r3, #3
 1476 018c 0E49     		ldr	r1, .L97+4
 1477 018e 1343     		orrs	r3, r3, r2
 1478 0190 8B60     		str	r3, [r1, #8]
 1479              	.L96:
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_C
 1480              		.loc 1 850 21
 1481 0192 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1482 0196 0246     		mov	r2, r0
 1483              		.loc 1 850 68
 1484 0198 0B4B     		ldr	r3, .L97+4
 1485 019a 9B68     		ldr	r3, [r3, #8]
 1486              		.loc 1 850 92
 1487 019c 1B09     		lsrs	r3, r3, #4
 1488 019e 03F00F03 		and	r3, r3, #15
 1489              		.loc 1 850 63
 1490 01a2 0A49     		ldr	r1, .L97+8
 1491 01a4 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 1492              		.loc 1 850 47
 1493 01a6 22FA03F3 		lsr	r3, r2, r3
 1494              		.loc 1 850 19
 1495 01aa 094A     		ldr	r2, .L97+12
 1496 01ac 1360     		str	r3, [r2]
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   HAL_InitTick(uwTickPrio);
 1497              		.loc 1 853 3
 1498 01ae 094B     		ldr	r3, .L97+16
 1499 01b0 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 43


 1500 01b2 1846     		mov	r0, r3
 1501 01b4 FFF7FEFF 		bl	HAL_InitTick
 854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return HAL_OK;
 1502              		.loc 1 855 10
 1503 01b8 0023     		movs	r3, #0
 1504              	.L83:
 856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1505              		.loc 1 856 1
 1506 01ba 1846     		mov	r0, r3
 1507 01bc 1037     		adds	r7, r7, #16
 1508              	.LCFI13:
 1509              		.cfi_def_cfa_offset 8
 1510 01be BD46     		mov	sp, r7
 1511              	.LCFI14:
 1512              		.cfi_def_cfa_register 13
 1513              		@ sp needed
 1514 01c0 80BD     		pop	{r7, pc}
 1515              	.L98:
 1516 01c2 00BF     		.align	2
 1517              	.L97:
 1518 01c4 003C0240 		.word	1073888256
 1519 01c8 00380240 		.word	1073887232
 1520 01cc 00000000 		.word	AHBPrescTable
 1521 01d0 00000000 		.word	SystemCoreClock
 1522 01d4 00000000 		.word	uwTickPrio
 1523              		.cfi_endproc
 1524              	.LFE143:
 1526              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1527              		.align	1
 1528              		.global	HAL_RCC_MCOConfig
 1529              		.syntax unified
 1530              		.thumb
 1531              		.thumb_func
 1533              	HAL_RCC_MCOConfig:
 1534              	.LFB144:
 857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @}
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   @verbatim
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   ===============================================================================
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     [..]
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     frequencies.
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** @endverbatim
 874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @{
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 44


 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1535              		.loc 1 904 1
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 48
 1538              		@ frame_needed = 1, uses_anonymous_args = 0
 1539 0000 80B5     		push	{r7, lr}
 1540              	.LCFI15:
 1541              		.cfi_def_cfa_offset 8
 1542              		.cfi_offset 7, -8
 1543              		.cfi_offset 14, -4
 1544 0002 8CB0     		sub	sp, sp, #48
 1545              	.LCFI16:
 1546              		.cfi_def_cfa_offset 56
 1547 0004 00AF     		add	r7, sp, #0
 1548              	.LCFI17:
 1549              		.cfi_def_cfa_register 7
 1550 0006 F860     		str	r0, [r7, #12]
 1551 0008 B960     		str	r1, [r7, #8]
 1552 000a 7A60     		str	r2, [r7, #4]
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check the parameters */
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* RCC_MCO1 */
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (RCC_MCOx == RCC_MCO1)
 1553              		.loc 1 910 6
 1554 000c FB68     		ldr	r3, [r7, #12]
 1555 000e 002B     		cmp	r3, #0
 1556 0010 27D1     		bne	.L100
 1557              	.LBB3:
 911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 45


 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MCO1_CLK_ENABLE();
 1558              		.loc 1 915 5
 1559 0012 2A4B     		ldr	r3, .L103
 1560 0014 1B6B     		ldr	r3, [r3, #48]
 1561 0016 294A     		ldr	r2, .L103
 1562 0018 43F00103 		orr	r3, r3, #1
 1563 001c 1363     		str	r3, [r2, #48]
 1564 001e 274B     		ldr	r3, .L103
 1565 0020 1B6B     		ldr	r3, [r3, #48]
 1566 0022 03F00103 		and	r3, r3, #1
 1567 0026 BB61     		str	r3, [r7, #24]
 1568 0028 BB69     		ldr	r3, [r7, #24]
 1569              	.LBE3:
 916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 1570              		.loc 1 918 25
 1571 002a 4FF48073 		mov	r3, #256
 1572 002e FB61     		str	r3, [r7, #28]
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1573              		.loc 1 919 26
 1574 0030 0223     		movs	r3, #2
 1575 0032 3B62     		str	r3, [r7, #32]
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 1576              		.loc 1 920 27
 1577 0034 0323     		movs	r3, #3
 1578 0036 BB62     		str	r3, [r7, #40]
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1579              		.loc 1 921 26
 1580 0038 0023     		movs	r3, #0
 1581 003a 7B62     		str	r3, [r7, #36]
 922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1582              		.loc 1 922 31
 1583 003c 0023     		movs	r3, #0
 1584 003e FB62     		str	r3, [r7, #44]
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1585              		.loc 1 923 5
 1586 0040 07F11C03 		add	r3, r7, #28
 1587 0044 1946     		mov	r1, r3
 1588 0046 1E48     		ldr	r0, .L103+4
 1589 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1590              		.loc 1 926 5
 1591 004c 1B4B     		ldr	r3, .L103
 1592 004e 9B68     		ldr	r3, [r3, #8]
 1593 0050 23F0EC62 		bic	r2, r3, #123731968
 1594 0054 B968     		ldr	r1, [r7, #8]
 1595 0056 7B68     		ldr	r3, [r7, #4]
 1596 0058 0B43     		orrs	r3, r3, r1
 1597 005a 1849     		ldr	r1, .L103
 1598 005c 1343     		orrs	r3, r3, r2
 1599 005e 8B60     		str	r3, [r1, #8]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 46


 927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MCO2_CLK_ENABLE();
 934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1600              		.loc 1 946 1
 1601 0060 27E0     		b	.L102
 1602              	.L100:
 1603              	.LBB4:
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1604              		.loc 1 933 5
 1605 0062 164B     		ldr	r3, .L103
 1606 0064 1B6B     		ldr	r3, [r3, #48]
 1607 0066 154A     		ldr	r2, .L103
 1608 0068 43F00403 		orr	r3, r3, #4
 1609 006c 1363     		str	r3, [r2, #48]
 1610 006e 134B     		ldr	r3, .L103
 1611 0070 1B6B     		ldr	r3, [r3, #48]
 1612 0072 03F00403 		and	r3, r3, #4
 1613 0076 7B61     		str	r3, [r7, #20]
 1614 0078 7B69     		ldr	r3, [r7, #20]
 1615              	.LBE4:
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1616              		.loc 1 936 25
 1617 007a 4FF40073 		mov	r3, #512
 1618 007e FB61     		str	r3, [r7, #28]
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 1619              		.loc 1 937 26
 1620 0080 0223     		movs	r3, #2
 1621 0082 3B62     		str	r3, [r7, #32]
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1622              		.loc 1 938 27
 1623 0084 0323     		movs	r3, #3
 1624 0086 BB62     		str	r3, [r7, #40]
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1625              		.loc 1 939 26
 1626 0088 0023     		movs	r3, #0
 1627 008a 7B62     		str	r3, [r7, #36]
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1628              		.loc 1 940 31
 1629 008c 0023     		movs	r3, #0
 1630 008e FB62     		str	r3, [r7, #44]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 47


 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 1631              		.loc 1 941 5
 1632 0090 07F11C03 		add	r3, r7, #28
 1633 0094 1946     		mov	r1, r3
 1634 0096 0B48     		ldr	r0, .L103+8
 1635 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
 1636              		.loc 1 944 5
 1637 009c 074B     		ldr	r3, .L103
 1638 009e 9B68     		ldr	r3, [r3, #8]
 1639 00a0 23F07842 		bic	r2, r3, #-134217728
 1640 00a4 7B68     		ldr	r3, [r7, #4]
 1641 00a6 D900     		lsls	r1, r3, #3
 1642 00a8 BB68     		ldr	r3, [r7, #8]
 1643 00aa 0B43     		orrs	r3, r3, r1
 1644 00ac 0349     		ldr	r1, .L103
 1645 00ae 1343     		orrs	r3, r3, r2
 1646 00b0 8B60     		str	r3, [r1, #8]
 1647              	.L102:
 1648              		.loc 1 946 1
 1649 00b2 00BF     		nop
 1650 00b4 3037     		adds	r7, r7, #48
 1651              	.LCFI18:
 1652              		.cfi_def_cfa_offset 8
 1653 00b6 BD46     		mov	sp, r7
 1654              	.LCFI19:
 1655              		.cfi_def_cfa_register 13
 1656              		@ sp needed
 1657 00b8 80BD     		pop	{r7, pc}
 1658              	.L104:
 1659 00ba 00BF     		.align	2
 1660              	.L103:
 1661 00bc 00380240 		.word	1073887232
 1662 00c0 00000240 		.word	1073872896
 1663 00c4 00080240 		.word	1073874944
 1664              		.cfi_endproc
 1665              	.LFE144:
 1667              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1668              		.align	1
 1669              		.global	HAL_RCC_EnableCSS
 1670              		.syntax unified
 1671              		.thumb
 1672              		.thumb_func
 1674              	HAL_RCC_EnableCSS:
 1675              	.LFB145:
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         the Cortex-M7 NMI (Non-Maskable Interrupt) exception vector.
 955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 48


 1676              		.loc 1 958 1
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 1, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
 1681 0000 80B4     		push	{r7}
 1682              	.LCFI20:
 1683              		.cfi_def_cfa_offset 4
 1684              		.cfi_offset 7, -4
 1685 0002 00AF     		add	r7, sp, #0
 1686              	.LCFI21:
 1687              		.cfi_def_cfa_register 7
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 1688              		.loc 1 959 3
 1689 0004 054B     		ldr	r3, .L106
 1690 0006 1B68     		ldr	r3, [r3]
 1691 0008 044A     		ldr	r2, .L106
 1692 000a 43F40023 		orr	r3, r3, #524288
 1693 000e 1360     		str	r3, [r2]
 960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1694              		.loc 1 960 1
 1695 0010 00BF     		nop
 1696 0012 BD46     		mov	sp, r7
 1697              	.LCFI22:
 1698              		.cfi_def_cfa_register 13
 1699              		@ sp needed
 1700 0014 5DF8047B 		ldr	r7, [sp], #4
 1701              	.LCFI23:
 1702              		.cfi_restore 7
 1703              		.cfi_def_cfa_offset 0
 1704 0018 7047     		bx	lr
 1705              	.L107:
 1706 001a 00BF     		.align	2
 1707              	.L106:
 1708 001c 00380240 		.word	1073887232
 1709              		.cfi_endproc
 1710              	.LFE145:
 1712              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1713              		.align	1
 1714              		.global	HAL_RCC_DisableCSS
 1715              		.syntax unified
 1716              		.thumb
 1717              		.thumb_func
 1719              	HAL_RCC_DisableCSS:
 1720              	.LFB146:
 961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1721              		.loc 1 967 1
 1722              		.cfi_startproc
 1723              		@ args = 0, pretend = 0, frame = 0
 1724              		@ frame_needed = 1, uses_anonymous_args = 0
 1725              		@ link register save eliminated.
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 49


 1726 0000 80B4     		push	{r7}
 1727              	.LCFI24:
 1728              		.cfi_def_cfa_offset 4
 1729              		.cfi_offset 7, -4
 1730 0002 00AF     		add	r7, sp, #0
 1731              	.LCFI25:
 1732              		.cfi_def_cfa_register 7
 968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSON);
 1733              		.loc 1 968 3
 1734 0004 054B     		ldr	r3, .L109
 1735 0006 1B68     		ldr	r3, [r3]
 1736 0008 044A     		ldr	r2, .L109
 1737 000a 23F40023 		bic	r3, r3, #524288
 1738 000e 1360     		str	r3, [r2]
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1739              		.loc 1 969 1
 1740 0010 00BF     		nop
 1741 0012 BD46     		mov	sp, r7
 1742              	.LCFI26:
 1743              		.cfi_def_cfa_register 13
 1744              		@ sp needed
 1745 0014 5DF8047B 		ldr	r7, [sp], #4
 1746              	.LCFI27:
 1747              		.cfi_restore 7
 1748              		.cfi_def_cfa_offset 0
 1749 0018 7047     		bx	lr
 1750              	.L110:
 1751 001a 00BF     		.align	2
 1752              	.L109:
 1753 001c 00380240 		.word	1073887232
 1754              		.cfi_endproc
 1755              	.LFE146:
 1757              		.global	__aeabi_uldivmod
 1758              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1759              		.align	1
 1760              		.global	HAL_RCC_GetSysClockFreq
 1761              		.syntax unified
 1762              		.thumb
 1763              		.thumb_func
 1765              	HAL_RCC_GetSysClockFreq:
 1766              	.LFB147:
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
 971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         constant and the selected clock source:
 977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *               in voltage and temperature.
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 50


 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *                have wrong result.
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         value for HSE crystal.
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval SYSCLK frequency
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 1767              		.loc 1 1002 1
 1768              		.cfi_startproc
 1769              		@ args = 0, pretend = 0, frame = 64
 1770              		@ frame_needed = 1, uses_anonymous_args = 0
 1771 0000 2DE9B04F 		push	{r4, r5, r7, r8, r9, r10, fp, lr}
 1772              	.LCFI28:
 1773              		.cfi_def_cfa_offset 32
 1774              		.cfi_offset 4, -32
 1775              		.cfi_offset 5, -28
 1776              		.cfi_offset 7, -24
 1777              		.cfi_offset 8, -20
 1778              		.cfi_offset 9, -16
 1779              		.cfi_offset 10, -12
 1780              		.cfi_offset 11, -8
 1781              		.cfi_offset 14, -4
 1782 0004 90B0     		sub	sp, sp, #64
 1783              	.LCFI29:
 1784              		.cfi_def_cfa_offset 96
 1785 0006 00AF     		add	r7, sp, #0
 1786              	.LCFI30:
 1787              		.cfi_def_cfa_register 7
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t pllm = 0, pllvco = 0, pllp = 0;
 1788              		.loc 1 1003 12
 1789 0008 0023     		movs	r3, #0
 1790 000a 7B63     		str	r3, [r7, #52]
 1791              		.loc 1 1003 22
 1792 000c 0023     		movs	r3, #0
 1793 000e FB63     		str	r3, [r7, #60]
 1794              		.loc 1 1003 34
 1795 0010 0023     		movs	r3, #0
 1796 0012 3B63     		str	r3, [r7, #48]
1004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   uint32_t sysclockfreq = 0;
 1797              		.loc 1 1004 12
 1798 0014 0023     		movs	r3, #0
 1799 0016 BB63     		str	r3, [r7, #56]
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1800              		.loc 1 1007 14
 1801 0018 594B     		ldr	r3, .L120
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 51


 1802 001a 9B68     		ldr	r3, [r3, #8]
 1803              		.loc 1 1007 21
 1804 001c 03F00C03 		and	r3, r3, #12
 1805              		.loc 1 1007 3
 1806 0020 082B     		cmp	r3, #8
 1807 0022 0DD0     		beq	.L112
 1808 0024 082B     		cmp	r3, #8
 1809 0026 00F2A180 		bhi	.L113
 1810 002a 002B     		cmp	r3, #0
 1811 002c 02D0     		beq	.L114
 1812 002e 042B     		cmp	r3, #4
 1813 0030 03D0     		beq	.L115
 1814 0032 9BE0     		b	.L113
 1815              	.L114:
1008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 1816              		.loc 1 1011 20
 1817 0034 534B     		ldr	r3, .L120+4
 1818 0036 BB63     		str	r3, [r7, #56]
1012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
 1819              		.loc 1 1012 7
 1820 0038 9BE0     		b	.L116
 1821              	.L115:
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 1822              		.loc 1 1016 20
 1823 003a 534B     		ldr	r3, .L120+8
 1824 003c BB63     		str	r3, [r7, #56]
1017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
 1825              		.loc 1 1017 7
 1826 003e 98E0     		b	.L116
 1827              	.L112:
1018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
1020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
1023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1828              		.loc 1 1023 17
 1829 0040 4F4B     		ldr	r3, .L120
 1830 0042 5B68     		ldr	r3, [r3, #4]
 1831              		.loc 1 1023 12
 1832 0044 03F03F03 		and	r3, r3, #63
 1833 0048 7B63     		str	r3, [r7, #52]
1024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 1834              		.loc 1 1024 11
 1835 004a 4D4B     		ldr	r3, .L120
 1836 004c 5B68     		ldr	r3, [r3, #4]
 1837 004e 03F48003 		and	r3, r3, #4194304
 1838              		.loc 1 1024 10
 1839 0052 002B     		cmp	r3, #0
 1840 0054 28D0     		beq	.L117
1025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 52


1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* HSE used as PLL clock source */
1027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 1841              		.loc 1 1027 70
 1842 0056 4A4B     		ldr	r3, .L120
 1843 0058 5B68     		ldr	r3, [r3, #4]
 1844              		.loc 1 1027 100
 1845 005a 9B09     		lsrs	r3, r3, #6
 1846              		.loc 1 1027 55
 1847 005c 0022     		movs	r2, #0
 1848 005e 3B62     		str	r3, [r7, #32]
 1849 0060 7A62     		str	r2, [r7, #36]
 1850 0062 3B6A     		ldr	r3, [r7, #32]
 1851 0064 C3F30800 		ubfx	r0, r3, #0, #9
 1852 0068 0021     		movs	r1, #0
 1853              		.loc 1 1027 52
 1854 006a 474B     		ldr	r3, .L120+8
 1855 006c 03FB01F2 		mul	r2, r3, r1
 1856 0070 0023     		movs	r3, #0
 1857 0072 00FB03F3 		mul	r3, r0, r3
 1858 0076 1344     		add	r3, r3, r2
 1859 0078 434A     		ldr	r2, .L120+8
 1860 007a A0FB0212 		umull	r1, r2, r0, r2
 1861 007e FA62     		str	r2, [r7, #44]
 1862 0080 0A46     		mov	r2, r1
 1863 0082 BA62     		str	r2, [r7, #40]
 1864 0084 FA6A     		ldr	r2, [r7, #44]
 1865 0086 1344     		add	r3, r3, r2
 1866 0088 FB62     		str	r3, [r7, #44]
 1867              		.loc 1 1027 130
 1868 008a 7B6B     		ldr	r3, [r7, #52]
 1869 008c 0022     		movs	r2, #0
 1870 008e BB61     		str	r3, [r7, #24]
 1871 0090 FA61     		str	r2, [r7, #28]
 1872              		.loc 1 1027 128
 1873 0092 D7E90623 		ldrd	r2, [r7, #24]
 1874 0096 D7E90A01 		ldrd	r0, [r7, #40]
 1875 009a FFF7FEFF 		bl	__aeabi_uldivmod
 1876 009e 0246     		mov	r2, r0
 1877 00a0 0B46     		mov	r3, r1
 1878              		.loc 1 1027 16
 1879 00a2 1346     		mov	r3, r2
 1880 00a4 FB63     		str	r3, [r7, #60]
 1881 00a6 53E0     		b	.L118
 1882              	.L117:
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
1029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       else
1030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       {
1031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         /* HSI used as PLL clock source */
1032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****         pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) 
 1883              		.loc 1 1032 70
 1884 00a8 354B     		ldr	r3, .L120
 1885 00aa 5B68     		ldr	r3, [r3, #4]
 1886              		.loc 1 1032 100
 1887 00ac 9B09     		lsrs	r3, r3, #6
 1888              		.loc 1 1032 55
 1889 00ae 0022     		movs	r2, #0
 1890 00b0 3B61     		str	r3, [r7, #16]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 53


 1891 00b2 7A61     		str	r2, [r7, #20]
 1892 00b4 3B69     		ldr	r3, [r7, #16]
 1893 00b6 C3F3080A 		ubfx	r10, r3, #0, #9
 1894 00ba 4FF0000B 		mov	fp, #0
 1895              		.loc 1 1032 52
 1896 00be 5246     		mov	r2, r10
 1897 00c0 5B46     		mov	r3, fp
 1898 00c2 4FF00000 		mov	r0, #0
 1899 00c6 4FF00001 		mov	r1, #0
 1900 00ca 5901     		lsls	r1, r3, #5
 1901 00cc 41EAD261 		orr	r1, r1, r2, lsr #27
 1902 00d0 5001     		lsls	r0, r2, #5
 1903 00d2 0246     		mov	r2, r0
 1904 00d4 0B46     		mov	r3, r1
 1905 00d6 B2EB0A08 		subs	r8, r2, r10
 1906 00da 63EB0B09 		sbc	r9, r3, fp
 1907 00de 4FF00002 		mov	r2, #0
 1908 00e2 4FF00003 		mov	r3, #0
 1909 00e6 4FEA8913 		lsl	r3, r9, #6
 1910 00ea 43EA9863 		orr	r3, r3, r8, lsr #26
 1911 00ee 4FEA8812 		lsl	r2, r8, #6
 1912 00f2 B2EB0804 		subs	r4, r2, r8
 1913 00f6 63EB0905 		sbc	r5, r3, r9
 1914 00fa 4FF00002 		mov	r2, #0
 1915 00fe 4FF00003 		mov	r3, #0
 1916 0102 EB00     		lsls	r3, r5, #3
 1917 0104 43EA5473 		orr	r3, r3, r4, lsr #29
 1918 0108 E200     		lsls	r2, r4, #3
 1919 010a 1446     		mov	r4, r2
 1920 010c 1D46     		mov	r5, r3
 1921 010e 14EB0A03 		adds	r3, r4, r10
 1922 0112 3B60     		str	r3, [r7]
 1923 0114 45EB0B03 		adc	r3, r5, fp
 1924 0118 7B60     		str	r3, [r7, #4]
 1925 011a 4FF00002 		mov	r2, #0
 1926 011e 4FF00003 		mov	r3, #0
 1927 0122 D7E90045 		ldrd	r4, [r7]
 1928 0126 2946     		mov	r1, r5
 1929 0128 8B02     		lsls	r3, r1, #10
 1930 012a 2146     		mov	r1, r4
 1931 012c 43EA9153 		orr	r3, r3, r1, lsr #22
 1932 0130 2146     		mov	r1, r4
 1933 0132 8A02     		lsls	r2, r1, #10
 1934 0134 1046     		mov	r0, r2
 1935 0136 1946     		mov	r1, r3
 1936              		.loc 1 1032 130
 1937 0138 7B6B     		ldr	r3, [r7, #52]
 1938 013a 0022     		movs	r2, #0
 1939 013c BB60     		str	r3, [r7, #8]
 1940 013e FA60     		str	r2, [r7, #12]
 1941              		.loc 1 1032 128
 1942 0140 D7E90223 		ldrd	r2, [r7, #8]
 1943 0144 FFF7FEFF 		bl	__aeabi_uldivmod
 1944 0148 0246     		mov	r2, r0
 1945 014a 0B46     		mov	r3, r1
 1946              		.loc 1 1032 16
 1947 014c 1346     		mov	r3, r2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 54


 1948 014e FB63     		str	r3, [r7, #60]
 1949              	.L118:
1033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       }
1034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 1950              		.loc 1 1034 21
 1951 0150 0B4B     		ldr	r3, .L120
 1952 0152 5B68     		ldr	r3, [r3, #4]
 1953              		.loc 1 1034 51
 1954 0154 1B0C     		lsrs	r3, r3, #16
 1955 0156 03F00303 		and	r3, r3, #3
 1956              		.loc 1 1034 76
 1957 015a 0133     		adds	r3, r3, #1
 1958              		.loc 1 1034 12
 1959 015c 5B00     		lsls	r3, r3, #1
 1960 015e 3B63     		str	r3, [r7, #48]
1035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = pllvco / pllp;
 1961              		.loc 1 1036 20
 1962 0160 FA6B     		ldr	r2, [r7, #60]
 1963 0162 3B6B     		ldr	r3, [r7, #48]
 1964 0164 B2FBF3F3 		udiv	r3, r2, r3
 1965 0168 BB63     		str	r3, [r7, #56]
1037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
 1966              		.loc 1 1037 7
 1967 016a 02E0     		b	.L116
 1968              	.L113:
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     default:
1040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     {
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 1969              		.loc 1 1041 20
 1970 016c 054B     		ldr	r3, .L120+4
 1971 016e BB63     		str	r3, [r7, #56]
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****       break;
 1972              		.loc 1 1042 7
 1973 0170 00BF     		nop
 1974              	.L116:
1043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     }
1044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return sysclockfreq;
 1975              		.loc 1 1045 10
 1976 0172 BB6B     		ldr	r3, [r7, #56]
1046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 1977              		.loc 1 1046 1
 1978 0174 1846     		mov	r0, r3
 1979 0176 4037     		adds	r7, r7, #64
 1980              	.LCFI31:
 1981              		.cfi_def_cfa_offset 32
 1982 0178 BD46     		mov	sp, r7
 1983              	.LCFI32:
 1984              		.cfi_def_cfa_register 13
 1985              		@ sp needed
 1986 017a BDE8B08F 		pop	{r4, r5, r7, r8, r9, r10, fp, pc}
 1987              	.L121:
 1988 017e 00BF     		.align	2
 1989              	.L120:
 1990 0180 00380240 		.word	1073887232
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 55


 1991 0184 0024F400 		.word	16000000
 1992 0188 40787D01 		.word	25000000
 1993              		.cfi_endproc
 1994              	.LFE147:
 1996              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1997              		.align	1
 1998              		.global	HAL_RCC_GetHCLKFreq
 1999              		.syntax unified
 2000              		.thumb
 2001              		.thumb_func
 2003              	HAL_RCC_GetHCLKFreq:
 2004              	.LFB148:
1047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval HCLK frequency
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2005              		.loc 1 1056 1
 2006              		.cfi_startproc
 2007              		@ args = 0, pretend = 0, frame = 0
 2008              		@ frame_needed = 1, uses_anonymous_args = 0
 2009              		@ link register save eliminated.
 2010 0000 80B4     		push	{r7}
 2011              	.LCFI33:
 2012              		.cfi_def_cfa_offset 4
 2013              		.cfi_offset 7, -4
 2014 0002 00AF     		add	r7, sp, #0
 2015              	.LCFI34:
 2016              		.cfi_def_cfa_register 7
1057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return SystemCoreClock;
 2017              		.loc 1 1057 10
 2018 0004 034B     		ldr	r3, .L124
 2019 0006 1B68     		ldr	r3, [r3]
1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2020              		.loc 1 1058 1
 2021 0008 1846     		mov	r0, r3
 2022 000a BD46     		mov	sp, r7
 2023              	.LCFI35:
 2024              		.cfi_def_cfa_register 13
 2025              		@ sp needed
 2026 000c 5DF8047B 		ldr	r7, [sp], #4
 2027              	.LCFI36:
 2028              		.cfi_restore 7
 2029              		.cfi_def_cfa_offset 0
 2030 0010 7047     		bx	lr
 2031              	.L125:
 2032 0012 00BF     		.align	2
 2033              	.L124:
 2034 0014 00000000 		.word	SystemCoreClock
 2035              		.cfi_endproc
 2036              	.LFE148:
 2038              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 56


 2039              		.align	1
 2040              		.global	HAL_RCC_GetPCLK1Freq
 2041              		.syntax unified
 2042              		.thumb
 2043              		.thumb_func
 2045              	HAL_RCC_GetPCLK1Freq:
 2046              	.LFB149:
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1060:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1062:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1064:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval PCLK1 frequency
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1066:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2047              		.loc 1 1067 1
 2048              		.cfi_startproc
 2049              		@ args = 0, pretend = 0, frame = 0
 2050              		@ frame_needed = 1, uses_anonymous_args = 0
 2051 0000 80B5     		push	{r7, lr}
 2052              	.LCFI37:
 2053              		.cfi_def_cfa_offset 8
 2054              		.cfi_offset 7, -8
 2055              		.cfi_offset 14, -4
 2056 0002 00AF     		add	r7, sp, #0
 2057              	.LCFI38:
 2058              		.cfi_def_cfa_register 7
1068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
 2059              		.loc 1 1069 11
 2060 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2061 0008 0246     		mov	r2, r0
 2062              		.loc 1 1069 54
 2063 000a 054B     		ldr	r3, .L128
 2064 000c 9B68     		ldr	r3, [r3, #8]
 2065              		.loc 1 1069 79
 2066 000e 9B0A     		lsrs	r3, r3, #10
 2067 0010 03F00703 		and	r3, r3, #7
 2068              		.loc 1 1069 49
 2069 0014 0349     		ldr	r1, .L128+4
 2070 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2071              		.loc 1 1069 33
 2072 0018 22FA03F3 		lsr	r3, r2, r3
1070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2073              		.loc 1 1070 1
 2074 001c 1846     		mov	r0, r3
 2075 001e 80BD     		pop	{r7, pc}
 2076              	.L129:
 2077              		.align	2
 2078              	.L128:
 2079 0020 00380240 		.word	1073887232
 2080 0024 00000000 		.word	APBPrescTable
 2081              		.cfi_endproc
 2082              	.LFE149:
 2084              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2085              		.align	1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 57


 2086              		.global	HAL_RCC_GetPCLK2Freq
 2087              		.syntax unified
 2088              		.thumb
 2089              		.thumb_func
 2091              	HAL_RCC_GetPCLK2Freq:
 2092              	.LFB150:
1071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1074:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1076:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval PCLK2 frequency
1077:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1078:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1079:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2093              		.loc 1 1079 1
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 0
 2096              		@ frame_needed = 1, uses_anonymous_args = 0
 2097 0000 80B5     		push	{r7, lr}
 2098              	.LCFI39:
 2099              		.cfi_def_cfa_offset 8
 2100              		.cfi_offset 7, -8
 2101              		.cfi_offset 14, -4
 2102 0002 00AF     		add	r7, sp, #0
 2103              	.LCFI40:
 2104              		.cfi_def_cfa_register 7
1080:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1081:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos
 2105              		.loc 1 1081 11
 2106 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2107 0008 0246     		mov	r2, r0
 2108              		.loc 1 1081 54
 2109 000a 054B     		ldr	r3, .L132
 2110 000c 9B68     		ldr	r3, [r3, #8]
 2111              		.loc 1 1081 79
 2112 000e 5B0B     		lsrs	r3, r3, #13
 2113 0010 03F00703 		and	r3, r3, #7
 2114              		.loc 1 1081 49
 2115 0014 0349     		ldr	r1, .L132+4
 2116 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2117              		.loc 1 1081 33
 2118 0018 22FA03F3 		lsr	r3, r2, r3
1082:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2119              		.loc 1 1082 1
 2120 001c 1846     		mov	r0, r3
 2121 001e 80BD     		pop	{r7, pc}
 2122              	.L133:
 2123              		.align	2
 2124              	.L132:
 2125 0020 00380240 		.word	1073887232
 2126 0024 00000000 		.word	APBPrescTable
 2127              		.cfi_endproc
 2128              	.LFE150:
 2130              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2131              		.align	1
 2132              		.global	HAL_RCC_GetOscConfig
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 58


 2133              		.syntax unified
 2134              		.thumb
 2135              		.thumb_func
 2137              	HAL_RCC_GetOscConfig:
 2138              	.LFB151:
1083:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1084:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1085:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1086:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * RCC configuration registers.
1087:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
1088:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * will be configured.
1089:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1090:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1091:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1092:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2139              		.loc 1 1092 1
 2140              		.cfi_startproc
 2141              		@ args = 0, pretend = 0, frame = 8
 2142              		@ frame_needed = 1, uses_anonymous_args = 0
 2143              		@ link register save eliminated.
 2144 0000 80B4     		push	{r7}
 2145              	.LCFI41:
 2146              		.cfi_def_cfa_offset 4
 2147              		.cfi_offset 7, -4
 2148 0002 83B0     		sub	sp, sp, #12
 2149              	.LCFI42:
 2150              		.cfi_def_cfa_offset 16
 2151 0004 00AF     		add	r7, sp, #0
 2152              	.LCFI43:
 2153              		.cfi_def_cfa_register 7
 2154 0006 7860     		str	r0, [r7, #4]
1093:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1094:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2155              		.loc 1 1094 37
 2156 0008 7B68     		ldr	r3, [r7, #4]
 2157 000a 0F22     		movs	r2, #15
 2158 000c 1A60     		str	r2, [r3]
1095:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1096:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1097:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2159              		.loc 1 1097 11
 2160 000e 454B     		ldr	r3, .L147
 2161 0010 1B68     		ldr	r3, [r3]
 2162              		.loc 1 1097 16
 2163 0012 03F48023 		and	r3, r3, #262144
 2164              		.loc 1 1097 6
 2165 0016 B3F5802F 		cmp	r3, #262144
 2166 001a 04D1     		bne	.L135
1098:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1099:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2167              		.loc 1 1099 33
 2168 001c 7B68     		ldr	r3, [r7, #4]
 2169 001e 4FF4A022 		mov	r2, #327680
 2170 0022 5A60     		str	r2, [r3, #4]
 2171 0024 0EE0     		b	.L136
 2172              	.L135:
1100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 59


1101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 2173              		.loc 1 1101 16
 2174 0026 3F4B     		ldr	r3, .L147
 2175 0028 1B68     		ldr	r3, [r3]
 2176              		.loc 1 1101 21
 2177 002a 03F48033 		and	r3, r3, #65536
 2178              		.loc 1 1101 11
 2179 002e B3F5803F 		cmp	r3, #65536
 2180 0032 04D1     		bne	.L137
1102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 2181              		.loc 1 1103 33
 2182 0034 7B68     		ldr	r3, [r7, #4]
 2183 0036 4FF48032 		mov	r2, #65536
 2184 003a 5A60     		str	r2, [r3, #4]
 2185 003c 02E0     		b	.L136
 2186              	.L137:
1104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 2187              		.loc 1 1107 33
 2188 003e 7B68     		ldr	r3, [r7, #4]
 2189 0040 0022     		movs	r2, #0
 2190 0042 5A60     		str	r2, [r3, #4]
 2191              	.L136:
1108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 2192              		.loc 1 1111 11
 2193 0044 374B     		ldr	r3, .L147
 2194 0046 1B68     		ldr	r3, [r3]
 2195              		.loc 1 1111 16
 2196 0048 03F00103 		and	r3, r3, #1
 2197              		.loc 1 1111 6
 2198 004c 012B     		cmp	r3, #1
 2199 004e 03D1     		bne	.L138
1112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2200              		.loc 1 1113 33
 2201 0050 7B68     		ldr	r3, [r7, #4]
 2202 0052 0122     		movs	r2, #1
 2203 0054 DA60     		str	r2, [r3, #12]
 2204 0056 02E0     		b	.L139
 2205              	.L138:
1114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 2206              		.loc 1 1117 33
 2207 0058 7B68     		ldr	r3, [r7, #4]
 2208 005a 0022     		movs	r2, #0
 2209 005c DA60     		str	r2, [r3, #12]
 2210              	.L139:
1118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 60


1120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
 2211              		.loc 1 1120 59
 2212 005e 314B     		ldr	r3, .L147
 2213 0060 1B68     		ldr	r3, [r3]
 2214              		.loc 1 1120 44
 2215 0062 DB08     		lsrs	r3, r3, #3
 2216 0064 03F01F02 		and	r2, r3, #31
 2217              		.loc 1 1120 42
 2218 0068 7B68     		ldr	r3, [r7, #4]
 2219 006a 1A61     		str	r2, [r3, #16]
1121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2220              		.loc 1 1123 11
 2221 006c 2D4B     		ldr	r3, .L147
 2222 006e 1B6F     		ldr	r3, [r3, #112]
 2223              		.loc 1 1123 18
 2224 0070 03F00403 		and	r3, r3, #4
 2225              		.loc 1 1123 6
 2226 0074 042B     		cmp	r3, #4
 2227 0076 03D1     		bne	.L140
1124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2228              		.loc 1 1125 33
 2229 0078 7B68     		ldr	r3, [r7, #4]
 2230 007a 0522     		movs	r2, #5
 2231 007c 9A60     		str	r2, [r3, #8]
 2232 007e 0CE0     		b	.L141
 2233              	.L140:
1126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 2234              		.loc 1 1127 16
 2235 0080 284B     		ldr	r3, .L147
 2236 0082 1B6F     		ldr	r3, [r3, #112]
 2237              		.loc 1 1127 23
 2238 0084 03F00103 		and	r3, r3, #1
 2239              		.loc 1 1127 11
 2240 0088 012B     		cmp	r3, #1
 2241 008a 03D1     		bne	.L142
1128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 2242              		.loc 1 1129 33
 2243 008c 7B68     		ldr	r3, [r7, #4]
 2244 008e 0122     		movs	r2, #1
 2245 0090 9A60     		str	r2, [r3, #8]
 2246 0092 02E0     		b	.L141
 2247              	.L142:
1130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 2248              		.loc 1 1133 33
 2249 0094 7B68     		ldr	r3, [r7, #4]
 2250 0096 0022     		movs	r2, #0
 2251 0098 9A60     		str	r2, [r3, #8]
 2252              	.L141:
1134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 61


1135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 2253              		.loc 1 1137 11
 2254 009a 224B     		ldr	r3, .L147
 2255 009c 5B6F     		ldr	r3, [r3, #116]
 2256              		.loc 1 1137 17
 2257 009e 03F00103 		and	r3, r3, #1
 2258              		.loc 1 1137 6
 2259 00a2 012B     		cmp	r3, #1
 2260 00a4 03D1     		bne	.L143
1138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2261              		.loc 1 1139 33
 2262 00a6 7B68     		ldr	r3, [r7, #4]
 2263 00a8 0122     		movs	r2, #1
 2264 00aa 5A61     		str	r2, [r3, #20]
 2265 00ac 02E0     		b	.L144
 2266              	.L143:
1140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 2267              		.loc 1 1143 33
 2268 00ae 7B68     		ldr	r3, [r7, #4]
 2269 00b0 0022     		movs	r2, #0
 2270 00b2 5A61     		str	r2, [r3, #20]
 2271              	.L144:
1144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 2272              		.loc 1 1147 11
 2273 00b4 1B4B     		ldr	r3, .L147
 2274 00b6 1B68     		ldr	r3, [r3]
 2275              		.loc 1 1147 16
 2276 00b8 03F08073 		and	r3, r3, #16777216
 2277              		.loc 1 1147 6
 2278 00bc B3F1807F 		cmp	r3, #16777216
 2279 00c0 03D1     		bne	.L145
1148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2280              		.loc 1 1149 37
 2281 00c2 7B68     		ldr	r3, [r7, #4]
 2282 00c4 0222     		movs	r2, #2
 2283 00c6 9A61     		str	r2, [r3, #24]
 2284 00c8 02E0     		b	.L146
 2285              	.L145:
1150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   else
1152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2286              		.loc 1 1153 37
 2287 00ca 7B68     		ldr	r3, [r7, #4]
 2288 00cc 0122     		movs	r2, #1
 2289 00ce 9A61     		str	r2, [r3, #24]
 2290              	.L146:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 62


1154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2291              		.loc 1 1155 52
 2292 00d0 144B     		ldr	r3, .L147
 2293 00d2 5B68     		ldr	r3, [r3, #4]
 2294              		.loc 1 1155 38
 2295 00d4 03F48002 		and	r2, r3, #4194304
 2296              		.loc 1 1155 36
 2297 00d8 7B68     		ldr	r3, [r7, #4]
 2298 00da DA61     		str	r2, [r3, #28]
1156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2299              		.loc 1 1156 47
 2300 00dc 114B     		ldr	r3, .L147
 2301 00de 5B68     		ldr	r3, [r3, #4]
 2302              		.loc 1 1156 33
 2303 00e0 03F03F02 		and	r2, r3, #63
 2304              		.loc 1 1156 31
 2305 00e4 7B68     		ldr	r3, [r7, #4]
 2306 00e6 1A62     		str	r2, [r3, #32]
1157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 2307              		.loc 1 1157 48
 2308 00e8 0E4B     		ldr	r3, .L147
 2309 00ea 5B68     		ldr	r3, [r3, #4]
 2310              		.loc 1 1157 33
 2311 00ec 9B09     		lsrs	r3, r3, #6
 2312 00ee C3F30802 		ubfx	r2, r3, #0, #9
 2313              		.loc 1 1157 31
 2314 00f2 7B68     		ldr	r3, [r7, #4]
 2315 00f4 5A62     		str	r2, [r3, #36]
1158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 2316              		.loc 1 1158 50
 2317 00f6 0B4B     		ldr	r3, .L147
 2318 00f8 5B68     		ldr	r3, [r3, #4]
 2319              		.loc 1 1158 60
 2320 00fa 03F44033 		and	r3, r3, #196608
 2321              		.loc 1 1158 80
 2322 00fe 03F58033 		add	r3, r3, #65536
 2323              		.loc 1 1158 102
 2324 0102 5B00     		lsls	r3, r3, #1
 2325              		.loc 1 1158 33
 2326 0104 1A0C     		lsrs	r2, r3, #16
 2327              		.loc 1 1158 31
 2328 0106 7B68     		ldr	r3, [r7, #4]
 2329 0108 9A62     		str	r2, [r3, #40]
1159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 2330              		.loc 1 1159 48
 2331 010a 064B     		ldr	r3, .L147
 2332 010c 5B68     		ldr	r3, [r3, #4]
 2333              		.loc 1 1159 33
 2334 010e 1B0E     		lsrs	r3, r3, #24
 2335 0110 03F00F02 		and	r2, r3, #15
 2336              		.loc 1 1159 31
 2337 0114 7B68     		ldr	r3, [r7, #4]
 2338 0116 DA62     		str	r2, [r3, #44]
1160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
1161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PL
1162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** #endif
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 63


1163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2339              		.loc 1 1163 1
 2340 0118 00BF     		nop
 2341 011a 0C37     		adds	r7, r7, #12
 2342              	.LCFI44:
 2343              		.cfi_def_cfa_offset 4
 2344 011c BD46     		mov	sp, r7
 2345              	.LCFI45:
 2346              		.cfi_def_cfa_register 13
 2347              		@ sp needed
 2348 011e 5DF8047B 		ldr	r7, [sp], #4
 2349              	.LCFI46:
 2350              		.cfi_restore 7
 2351              		.cfi_def_cfa_offset 0
 2352 0122 7047     		bx	lr
 2353              	.L148:
 2354              		.align	2
 2355              	.L147:
 2356 0124 00380240 		.word	1073887232
 2357              		.cfi_endproc
 2358              	.LFE151:
 2360              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2361              		.align	1
 2362              		.global	HAL_RCC_GetClockConfig
 2363              		.syntax unified
 2364              		.thumb
 2365              		.thumb_func
 2367              	HAL_RCC_GetClockConfig:
 2368              	.LFB152:
1164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * RCC configuration registers.
1168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * will be configured.
1170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2369              		.loc 1 1174 1
 2370              		.cfi_startproc
 2371              		@ args = 0, pretend = 0, frame = 8
 2372              		@ frame_needed = 1, uses_anonymous_args = 0
 2373              		@ link register save eliminated.
 2374 0000 80B4     		push	{r7}
 2375              	.LCFI47:
 2376              		.cfi_def_cfa_offset 4
 2377              		.cfi_offset 7, -4
 2378 0002 83B0     		sub	sp, sp, #12
 2379              	.LCFI48:
 2380              		.cfi_def_cfa_offset 16
 2381 0004 00AF     		add	r7, sp, #0
 2382              	.LCFI49:
 2383              		.cfi_def_cfa_register 7
 2384 0006 7860     		str	r0, [r7, #4]
 2385 0008 3960     		str	r1, [r7]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 64


1175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2386              		.loc 1 1176 32
 2387 000a 7B68     		ldr	r3, [r7, #4]
 2388 000c 0F22     		movs	r2, #15
 2389 000e 1A60     		str	r2, [r3]
1177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2390              		.loc 1 1179 51
 2391 0010 124B     		ldr	r3, .L150
 2392 0012 9B68     		ldr	r3, [r3, #8]
 2393              		.loc 1 1179 37
 2394 0014 03F00302 		and	r2, r3, #3
 2395              		.loc 1 1179 35
 2396 0018 7B68     		ldr	r3, [r7, #4]
 2397 001a 5A60     		str	r2, [r3, #4]
1180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2398              		.loc 1 1182 52
 2399 001c 0F4B     		ldr	r3, .L150
 2400 001e 9B68     		ldr	r3, [r3, #8]
 2401              		.loc 1 1182 38
 2402 0020 03F0F002 		and	r2, r3, #240
 2403              		.loc 1 1182 36
 2404 0024 7B68     		ldr	r3, [r7, #4]
 2405 0026 9A60     		str	r2, [r3, #8]
1183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2406              		.loc 1 1185 53
 2407 0028 0C4B     		ldr	r3, .L150
 2408 002a 9B68     		ldr	r3, [r3, #8]
 2409              		.loc 1 1185 39
 2410 002c 03F4E052 		and	r2, r3, #7168
 2411              		.loc 1 1185 37
 2412 0030 7B68     		ldr	r3, [r7, #4]
 2413 0032 DA60     		str	r2, [r3, #12]
1186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 2414              		.loc 1 1188 54
 2415 0034 094B     		ldr	r3, .L150
 2416 0036 9B68     		ldr	r3, [r3, #8]
 2417              		.loc 1 1188 39
 2418 0038 DB08     		lsrs	r3, r3, #3
 2419 003a 03F4E052 		and	r2, r3, #7168
 2420              		.loc 1 1188 37
 2421 003e 7B68     		ldr	r3, [r7, #4]
 2422 0040 1A61     		str	r2, [r3, #16]
1189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2423              		.loc 1 1191 32
 2424 0042 074B     		ldr	r3, .L150+4
 2425 0044 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 65


 2426              		.loc 1 1191 16
 2427 0046 03F00F02 		and	r2, r3, #15
 2428              		.loc 1 1191 14
 2429 004a 3B68     		ldr	r3, [r7]
 2430 004c 1A60     		str	r2, [r3]
1192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2431              		.loc 1 1192 1
 2432 004e 00BF     		nop
 2433 0050 0C37     		adds	r7, r7, #12
 2434              	.LCFI50:
 2435              		.cfi_def_cfa_offset 4
 2436 0052 BD46     		mov	sp, r7
 2437              	.LCFI51:
 2438              		.cfi_def_cfa_register 13
 2439              		@ sp needed
 2440 0054 5DF8047B 		ldr	r7, [sp], #4
 2441              	.LCFI52:
 2442              		.cfi_restore 7
 2443              		.cfi_def_cfa_offset 0
 2444 0058 7047     		bx	lr
 2445              	.L151:
 2446 005a 00BF     		.align	2
 2447              	.L150:
 2448 005c 00380240 		.word	1073887232
 2449 0060 003C0240 		.word	1073888256
 2450              		.cfi_endproc
 2451              	.LFE152:
 2453              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2454              		.align	1
 2455              		.global	HAL_RCC_NMI_IRQHandler
 2456              		.syntax unified
 2457              		.thumb
 2458              		.thumb_func
 2460              	HAL_RCC_NMI_IRQHandler:
 2461              	.LFB153:
1193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2462              		.loc 1 1200 1
 2463              		.cfi_startproc
 2464              		@ args = 0, pretend = 0, frame = 0
 2465              		@ frame_needed = 1, uses_anonymous_args = 0
 2466 0000 80B5     		push	{r7, lr}
 2467              	.LCFI53:
 2468              		.cfi_def_cfa_offset 8
 2469              		.cfi_offset 7, -8
 2470              		.cfi_offset 14, -4
 2471 0002 00AF     		add	r7, sp, #0
 2472              	.LCFI54:
 2473              		.cfi_def_cfa_register 7
1201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 66


 2474              		.loc 1 1202 7
 2475 0004 064B     		ldr	r3, .L155
 2476 0006 DB68     		ldr	r3, [r3, #12]
 2477 0008 03F08003 		and	r3, r3, #128
 2478              		.loc 1 1202 6
 2479 000c 802B     		cmp	r3, #128
 2480 000e 04D1     		bne	.L154
1203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   {
1204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 2481              		.loc 1 1205 5
 2482 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 2483              		.loc 1 1208 5
 2484 0014 034B     		ldr	r3, .L155+4
 2485 0016 8022     		movs	r2, #128
 2486 0018 1A70     		strb	r2, [r3]
 2487              	.L154:
1209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   }
1210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2488              		.loc 1 1210 1
 2489 001a 00BF     		nop
 2490 001c 80BD     		pop	{r7, pc}
 2491              	.L156:
 2492 001e 00BF     		.align	2
 2493              	.L155:
 2494 0020 00380240 		.word	1073887232
 2495 0024 0E380240 		.word	1073887246
 2496              		.cfi_endproc
 2497              	.LFE153:
 2499              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2500              		.align	1
 2501              		.weak	HAL_RCC_CSSCallback
 2502              		.syntax unified
 2503              		.thumb
 2504              		.thumb_func
 2506              	HAL_RCC_CSSCallback:
 2507              	.LFB154:
1211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** 
1212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** /**
1213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   * @retval None
1215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   */
1216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** {
 2508              		.loc 1 1217 1
 2509              		.cfi_startproc
 2510              		@ args = 0, pretend = 0, frame = 0
 2511              		@ frame_needed = 1, uses_anonymous_args = 0
 2512              		@ link register save eliminated.
 2513 0000 80B4     		push	{r7}
 2514              	.LCFI55:
 2515              		.cfi_def_cfa_offset 4
 2516              		.cfi_offset 7, -4
 2517 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 67


 2518              	.LCFI56:
 2519              		.cfi_def_cfa_register 7
1218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c ****    */
1221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c **** }
 2520              		.loc 1 1221 1
 2521 0004 00BF     		nop
 2522 0006 BD46     		mov	sp, r7
 2523              	.LCFI57:
 2524              		.cfi_def_cfa_register 13
 2525              		@ sp needed
 2526 0008 5DF8047B 		ldr	r7, [sp], #4
 2527              	.LCFI58:
 2528              		.cfi_restore 7
 2529              		.cfi_def_cfa_offset 0
 2530 000c 7047     		bx	lr
 2531              		.cfi_endproc
 2532              	.LFE154:
 2534              		.text
 2535              	.Letext0:
 2536              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 2537              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 2538              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 2539              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 2540              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 2541              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2542              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 2543              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 2544              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 2545              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 68


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_rcc.c
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:20     .text.HAL_RCC_DeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:26     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:313    .text.HAL_RCC_DeInit:000001a8 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:323    .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:329    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:751    .text.HAL_RCC_OscConfig:00000280 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:754    .text.HAL_RCC_OscConfig:00000284 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1112   .text.HAL_RCC_OscConfig:000004cc $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1116   .text.HAL_RCC_OscConfig:000004d4 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1203   .text.HAL_RCC_OscConfig:00000544 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1208   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1214   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1765   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1518   .text.HAL_RCC_ClockConfig:000001c4 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1527   .text.HAL_RCC_MCOConfig:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1533   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1661   .text.HAL_RCC_MCOConfig:000000bc $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1668   .text.HAL_RCC_EnableCSS:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1674   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1708   .text.HAL_RCC_EnableCSS:0000001c $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1713   .text.HAL_RCC_DisableCSS:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1719   .text.HAL_RCC_DisableCSS:00000000 HAL_RCC_DisableCSS
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1753   .text.HAL_RCC_DisableCSS:0000001c $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1759   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1990   .text.HAL_RCC_GetSysClockFreq:00000180 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:1997   .text.HAL_RCC_GetHCLKFreq:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2003   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2034   .text.HAL_RCC_GetHCLKFreq:00000014 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2039   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2045   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2079   .text.HAL_RCC_GetPCLK1Freq:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2085   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2091   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2125   .text.HAL_RCC_GetPCLK2Freq:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2131   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2137   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2356   .text.HAL_RCC_GetOscConfig:00000124 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2361   .text.HAL_RCC_GetClockConfig:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2367   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2448   .text.HAL_RCC_GetClockConfig:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2454   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2460   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2506   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2494   .text.HAL_RCC_NMI_IRQHandler:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s:2500   .text.HAL_RCC_CSSCallback:00000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
HAL_GPIO_Init
__aeabi_uldivmod
APBPrescTable
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cc5FQf3x.s 			page 69


