{
  "module_name": "phy-mtk-hdmi-mt8195.h",
  "hash_id": "a94d03ede6a13b3c9cb52a660b13b03cf3034716c8b43c84323740650bd00911",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/mediatek/phy-mtk-hdmi-mt8195.h",
  "human_readable_source": " \n \n\n#ifndef _MTK_HDMI_PHY_8195_H\n#define _MTK_HDMI_PHY_8195_H\n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/types.h>\n\n#define PCW_DECIMAL_WIDTH 24\n#define PLL_PREDIV 1\n#define PLL_FBKDIV_HS3 1\n\n#define HDMI20_CLK_CFG 0x70\n#define REG_TXC_DIV GENMASK(31, 30)\n\n#define HDMI_1_CFG_0 0x00\n#define RG_HDMITX21_DRV_IBIAS_CLK GENMASK(10, 5)\n#define RG_HDMITX21_DRV_IMP_EN GENMASK(23, 20)\n#define RG_HDMITX21_DRV_EN GENMASK(27, 24)\n#define RG_HDMITX21_SER_EN GENMASK(31, 28)\n\n#define HDMI_1_CFG_1 0x04\n#define RG_HDMITX21_DRV_IBIAS_D0 GENMASK(19, 14)\n#define RG_HDMITX21_DRV_IBIAS_D1 GENMASK(25, 20)\n#define RG_HDMITX21_DRV_IBIAS_D2 GENMASK(31, 26)\n\n#define HDMI_1_CFG_10 0x40\n#define RG_HDMITXPLL_REF_CK_SEL GENMASK(2, 1)\n#define RG_HDMITX21_VREF_SEL BIT(4)\n#define RG_HDMITX21_BIAS_PE_VREF_SELB BIT(10)\n#define RG_HDMITX21_BIAS_PE_BG_VREF_SEL GENMASK(16, 15)\n#define RG_HDMITX21_BG_PWD BIT(20)\n\n#define HDMI_1_CFG_2 0x08\n#define RG_HDMITX21_DRV_IMP_D0_EN1 GENMASK(13, 8)\n#define RG_HDMITX21_DRV_IMP_D1_EN1 GENMASK(19, 14)\n#define RG_HDMITX21_DRV_IMP_D2_EN1 GENMASK(25, 20)\n#define RG_HDMITX21_DRV_IMP_CLK_EN1 GENMASK(31, 26)\n\n#define HDMI_1_CFG_3 0x0c\n#define RG_HDMITX21_CKLDO_EN BIT(3)\n#define RG_HDMITX21_SLDOLPF_EN BIT(7)\n#define RG_HDMITX21_SLDO_EN GENMASK(11, 8)\n\n#define HDMI_1_CFG_6 0x18\n#define RG_HDMITX21_D2_DRV_OP_EN BIT(8)\n#define RG_HDMITX21_D1_DRV_OP_EN BIT(9)\n#define RG_HDMITX21_D0_DRV_OP_EN BIT(10)\n#define RG_HDMITX21_CK_DRV_OP_EN BIT(11)\n#define RG_HDMITX21_FRL_EN BIT(12)\n#define RG_HDMITX21_FRL_CK_EN BIT(13)\n#define RG_HDMITX21_FRL_D0_EN BIT(14)\n#define RG_HDMITX21_FRL_D1_EN BIT(15)\n#define RG_HDMITX21_FRL_D2_EN BIT(16)\n#define RG_HDMITX21_INTR_CAL GENMASK(22, 18)\n#define RG_HDMITX21_TX_POSDIV GENMASK(27, 26)\n#define RG_HDMITX21_TX_POSDIV_EN BIT(28)\n#define RG_HDMITX21_BIAS_EN BIT(29)\n\n#define HDMI_1_CFG_9 0x24\n#define RG_HDMITX21_SLDO_VREF_SEL GENMASK(5, 4)\n\n#define HDMI_1_PLL_CFG_0 0x44\n#define RG_HDMITXPLL_HREN GENMASK(13, 12)\n#define RG_HDMITXPLL_IBAND_FIX_EN BIT(24)\n#define RG_HDMITXPLL_LVR_SEL GENMASK(27, 26)\n#define RG_HDMITXPLL_BP2 BIT(30)\n#define RG_HDMITXPLL_TCL_EN BIT(31)\n\n#define HDMI_1_PLL_CFG_1 0x48\n#define RG_HDMITXPLL_RESERVE_BIT1_0 GENMASK(1, 0)\n#define RG_HDMITXPLL_RESERVE_BIT3_2 GENMASK(3, 2)\n#define RG_HDMITXPLL_RESERVE_BIT12_11 GENMASK(12, 11)\n#define RG_HDMITXPLL_RESERVE_BIT13 BIT(13)\n#define RG_HDMITXPLL_RESERVE_BIT14 BIT(14)\n\n#define HDMI_1_PLL_CFG_2 0x4c\n#define RG_HDMITXPLL_BC GENMASK(28, 27)\n#define RG_HDMITXPLL_IC GENMASK(26, 22)\n#define RG_HDMITXPLL_BR GENMASK(21, 19)\n#define RG_HDMITXPLL_IR GENMASK(18, 14)\n#define RG_HDMITXPLL_BP GENMASK(13, 10)\n#define RG_HDMITXPLL_HIKVCO BIT(29)\n#define RG_HDMITXPLL_PWD BIT(31)\n\n#define HDMI_1_PLL_CFG_3 0x50\n#define RG_HDMITXPLL_FBKDIV_LOW GENMASK(31, 0)\n\n#define HDMI_1_PLL_CFG_4 0x54\n#define DA_HDMITXPLL_ISO_EN BIT(1)\n#define DA_HDMITXPLL_PWR_ON BIT(2)\n#define RG_HDMITXPLL_POSDIV_DIV3_CTRL BIT(21)\n#define RG_HDMITXPLL_POSDIV GENMASK(23, 22)\n#define RG_HDMITXPLL_DIV_CTRL GENMASK(25, 24)\n#define RG_HDMITXPLL_PREDIV GENMASK(29, 28)\n#define RG_HDMITXPLL_FBKDIV_HIGH BIT(31)\n\n#define HDMI_ANA_CTL 0x7c\n#define REG_ANA_HDMI20_FIFO_EN BIT(16)\n\n#define HDMI_CTL_3 0xcc\n#define REG_HDMITXPLL_DIV GENMASK(4, 0)\n#define REG_HDMITX_REF_XTAL_SEL BIT(7)\n#define REG_HDMITX_REF_RESPLL_SEL BIT(9)\n#define REG_PIXEL_CLOCK_SEL BIT(10)\n#define REG_HDMITX_PIXEL_CLOCK BIT(23)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}