Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Thu Aug  6 16:14:09 2020
| Host              : lmpcc running 64-bit SUSE Linux Enterprise Server 15 SP1
| Command           : report_timing_summary -max_paths 10 -file cnu6_204_102_timing_summary_routed.rpt -pb cnu6_204_102_timing_summary_routed.pb -rpx cnu6_204_102_timing_summary_routed.rpx -warn_on_violation
| Design            : cnu6_204_102
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 83 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.070        0.000                      0                 9588        0.013        0.000                      0                 9588        0.500        0.000                       0                 18148  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
CLK_300_P                             {0.000 1.666}        3.333           300.030         
  read_clk_clock_domain_clk_wiz_0_0   {0.000 3.333}        6.666           150.015         
  write_clk_clock_domain_clk_wiz_0_0  {0.000 2.000}        4.000           250.025         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_300_P                                                                                                                                                                               0.500        0.000                       0                     1  
  read_clk_clock_domain_clk_wiz_0_0         1.070        0.000                      0                 9588        0.013        0.000                      0                 9588        3.058        0.000                       0                  9576  
  write_clk_clock_domain_clk_wiz_0_0                                                                                                                                                    1.468        0.000                       0                  8571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_300_P
  To Clock:  CLK_300_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300_P
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { CLK_300_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  read_clk_clock_domain_clk_wiz_0_0
  To Clock:  read_clk_clock_domain_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[21].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 0.282ns (5.169%)  route 5.174ns (94.831%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 11.261 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.707ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.560 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/Q
                         net (fo=612, routed)         4.871     9.431    cnu6_204_102_inst[21].u_f0/func_ram_0/rank_m/bank1/cn_bit1/ADDRC3
    SLICE_X67Y33         RAMD64E (Prop_G6LUT_SLICEM_RADR3_O)
                                                      0.090     9.521 f  cnu6_204_102_inst[21].u_f0/func_ram_0/rank_m/bank1/cn_bit1/RAMC/O
                         net (fo=1, routed)           0.277     9.798    cnu6_204_102_inst[21].u_f0/func_ram_0/rank_m/bank1_n_7
    SLICE_X70Y32         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     9.914 r  cnu6_204_102_inst[21].u_f0/func_ram_0/rank_m/OutC_pipe1[1]_inv_i_1/O
                         net (fo=1, routed)           0.026     9.940    cnu6_204_102_inst[21].u_f0/func_ram_0/OutC[1]
    SLICE_X70Y32         FDRE                                         r  cnu6_204_102_inst[21].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.888    11.261    cnu6_204_102_inst[21].u_f0/func_ram_0/read_clk_BUFG
    SLICE_X70Y32         FDRE                                         r  cnu6_204_102_inst[21].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv/C
                         clock pessimism             -0.220    11.041    
                         clock uncertainty           -0.056    10.985    
    SLICE_X70Y32         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.010    cnu6_204_102_inst[21].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         11.010    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.327ns (6.130%)  route 5.007ns (93.870%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 11.285 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.707ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.563 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/Q
                         net (fo=612, routed)         4.853     9.416    cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/bank0/cn_bit2/ADDRC1
    SLICE_X70Y57         RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.123     9.539 f  cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMC/O
                         net (fo=1, routed)           0.095     9.634    cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/bank0_n_13
    SLICE_X70Y56         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.759 r  cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/OutC_pipe1[2]_inv_i_1/O
                         net (fo=1, routed)           0.059     9.818    cnu6_204_102_inst[26].u_f2/func_ram_21/OutC[2]
    SLICE_X70Y56         FDRE                                         r  cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.912    11.285    cnu6_204_102_inst[26].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X70Y56         FDRE                                         r  cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv/C
                         clock pessimism             -0.220    11.065    
                         clock uncertainty           -0.056    11.009    
    SLICE_X70Y56         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.034    cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f3/func_ram_30/y1_pipe0_D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.328ns (6.306%)  route 4.873ns (93.694%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 11.116 - 6.666 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    -0.216ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.985ns (routing 0.776ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.707ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.985     4.403    cnu6_204_102_inst[50].u_f3/func_ram_30/read_clk_BUFG
    SLICE_X62Y171        FDRE                                         r  cnu6_204_102_inst[50].u_f3/func_ram_30/y1_pipe0_D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y171        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.482 r  cnu6_204_102_inst[50].u_f3/func_ram_30/y1_pipe0_D_reg[1]/Q
                         net (fo=308, routed)         4.733     9.215    cnu6_204_102_inst[1].u_f0/func_ram_0/rank_m/bank1/cn_bit2/ADDRA0
    SLICE_X50Y61         RAMD64E (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     9.365 f  cnu6_204_102_inst[1].u_f0/func_ram_0/rank_m/bank1/cn_bit2/RAMA/O
                         net (fo=1, routed)           0.091     9.456    cnu6_204_102_inst[1].u_f0/func_ram_0/rank_m/p_0_in[2]
    SLICE_X51Y61         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     9.555 r  cnu6_204_102_inst[1].u_f0/func_ram_0/rank_m/OutA_pipe1[2]_inv_i_1/O
                         net (fo=1, routed)           0.049     9.604    cnu6_204_102_inst[1].u_f0/func_ram_0/OutA[2]
    SLICE_X51Y61         FDRE                                         r  cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.743    11.116    cnu6_204_102_inst[1].u_f0/func_ram_0/read_clk_BUFG
    SLICE_X51Y61         FDRE                                         r  cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[2]_inv/C
                         clock pessimism             -0.216    10.900    
                         clock uncertainty           -0.056    10.844    
    SLICE_X51Y61         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.869    cnu6_204_102_inst[1].u_f0/func_ram_0/OutA_pipe1_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         10.869    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 0.253ns (4.944%)  route 4.864ns (95.056%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 11.179 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.707ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.563 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/Q
                         net (fo=612, routed)         4.532     9.095    cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/bank0/cn_bit2/ADDRC1
    SLICE_X61Y49         RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.123     9.218 f  cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMC/O
                         net (fo=1, routed)           0.281     9.499    cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/bank0_n_13
    SLICE_X62Y50         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     9.550 r  cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/OutC_pipe1[2]_inv_i_1/O
                         net (fo=1, routed)           0.051     9.601    cnu6_204_102_inst[2].u_f2/func_ram_21/OutC[2]
    SLICE_X62Y50         FDRE                                         r  cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.806    11.179    cnu6_204_102_inst[2].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X62Y50         FDRE                                         r  cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv/C
                         clock pessimism             -0.220    10.959    
                         clock uncertainty           -0.056    10.903    
    SLICE_X62Y50         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.928    cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[13].u_f0/func_ram_0/OutC_pipe1_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.252ns (4.976%)  route 4.812ns (95.024%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 11.135 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.707ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.560 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/Q
                         net (fo=612, routed)         4.557     9.117    cnu6_204_102_inst[13].u_f0/func_ram_0/rank_m/bank1/cn_bit0/ADDRC3
    SLICE_X57Y29         RAMD64E (Prop_C6LUT_SLICEM_RADR3_O)
                                                      0.088     9.205 f  cnu6_204_102_inst[13].u_f0/func_ram_0/rank_m/bank1/cn_bit0/RAMC/O
                         net (fo=1, routed)           0.205     9.410    cnu6_204_102_inst[13].u_f0/func_ram_0/rank_m/bank1_n_4
    SLICE_X60Y30         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     9.498 r  cnu6_204_102_inst[13].u_f0/func_ram_0/rank_m/OutC_pipe1[0]_inv_i_1/O
                         net (fo=1, routed)           0.050     9.548    cnu6_204_102_inst[13].u_f0/func_ram_0/OutC[0]
    SLICE_X60Y30         FDRE                                         r  cnu6_204_102_inst[13].u_f0/func_ram_0/OutC_pipe1_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.762    11.135    cnu6_204_102_inst[13].u_f0/func_ram_0/read_clk_BUFG
    SLICE_X60Y30         FDRE                                         r  cnu6_204_102_inst[13].u_f0/func_ram_0/OutC_pipe1_reg[0]_inv/C
                         clock pessimism             -0.220    10.915    
                         clock uncertainty           -0.056    10.859    
    SLICE_X60Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.884    cnu6_204_102_inst[13].u_f0/func_ram_0/OutC_pipe1_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.270ns (5.189%)  route 4.933ns (94.811%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 11.285 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.707ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.563 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/Q
                         net (fo=612, routed)         4.814     9.377    cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/bank1/cn_bit1/ADDRC1
    SLICE_X70Y58         RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.123     9.500 f  cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/bank1/cn_bit1/RAMC/O
                         net (fo=1, routed)           0.092     9.592    cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/bank1_n_7
    SLICE_X70Y56         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     9.660 r  cnu6_204_102_inst[26].u_f2/func_ram_21/rank_m/OutC_pipe1[1]_inv_i_1/O
                         net (fo=1, routed)           0.027     9.687    cnu6_204_102_inst[26].u_f2/func_ram_21/OutC[1]
    SLICE_X70Y56         FDRE                                         r  cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.912    11.285    cnu6_204_102_inst[26].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X70Y56         FDRE                                         r  cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv/C
                         clock pessimism             -0.220    11.065    
                         clock uncertainty           -0.056    11.009    
    SLICE_X70Y56         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.034    cnu6_204_102_inst[26].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         11.034    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.216ns (4.262%)  route 4.852ns (95.738%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 11.167 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.707ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.560 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/Q
                         net (fo=612, routed)         4.605     9.165    cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/bank1/cn_bit2/ADDRC3
    SLICE_X64Y32         RAMD64E (Prop_C6LUT_SLICEM_RADR3_O)
                                                      0.088     9.253 f  cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/bank1/cn_bit2/RAMC/O
                         net (fo=1, routed)           0.188     9.441    cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/bank1_n_10
    SLICE_X63Y33         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.493 r  cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/OutC_pipe1[2]_inv_i_1/O
                         net (fo=1, routed)           0.059     9.552    cnu6_204_102_inst[23].u_f0/func_ram_0/OutC[2]
    SLICE_X63Y33         FDRE                                         r  cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.794    11.167    cnu6_204_102_inst[23].u_f0/func_ram_0/read_clk_BUFG
    SLICE_X63Y33         FDRE                                         r  cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[2]_inv/C
                         clock pessimism             -0.220    10.947    
                         clock uncertainty           -0.056    10.891    
    SLICE_X63Y33         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    10.916    cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         10.916    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[19].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 0.291ns (5.636%)  route 4.872ns (94.364%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 11.271 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.707ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.563 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/Q
                         net (fo=612, routed)         4.733     9.296    cnu6_204_102_inst[19].u_f2/func_ram_21/rank_m/bank0/cn_bit0/ADDRC1
    SLICE_X70Y49         RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.123     9.419 f  cnu6_204_102_inst[19].u_f2/func_ram_21/rank_m/bank0/cn_bit0/RAMC/O
                         net (fo=1, routed)           0.090     9.509    cnu6_204_102_inst[19].u_f2/func_ram_21/rank_m/bank0_n_4
    SLICE_X69Y49         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     9.598 r  cnu6_204_102_inst[19].u_f2/func_ram_21/rank_m/OutC_pipe1[0]_inv_i_1/O
                         net (fo=1, routed)           0.049     9.647    cnu6_204_102_inst[19].u_f2/func_ram_21/OutC[0]
    SLICE_X69Y49         FDRE                                         r  cnu6_204_102_inst[19].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.898    11.271    cnu6_204_102_inst[19].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X69Y49         FDRE                                         r  cnu6_204_102_inst[19].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv/C
                         clock pessimism             -0.220    11.051    
                         clock uncertainty           -0.056    10.995    
    SLICE_X69Y49         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.020    cnu6_204_102_inst[19].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         11.020    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.345ns (6.847%)  route 4.694ns (93.153%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 11.168 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.707ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.563 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[2]/Q
                         net (fo=612, routed)         4.564     9.127    cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/bank1/cn_bit1/ADDRC1
    SLICE_X61Y50         RAMD64E (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.123     9.250 f  cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/bank1/cn_bit1/RAMC/O
                         net (fo=1, routed)           0.104     9.354    cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/bank1_n_7
    SLICE_X61Y52         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     9.497 r  cnu6_204_102_inst[2].u_f2/func_ram_21/rank_m/OutC_pipe1[1]_inv_i_1/O
                         net (fo=1, routed)           0.026     9.523    cnu6_204_102_inst[2].u_f2/func_ram_21/OutC[1]
    SLICE_X61Y52         FDRE                                         r  cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.795    11.168    cnu6_204_102_inst[2].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X61Y52         FDRE                                         r  cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv/C
                         clock pessimism             -0.220    10.948    
                         clock uncertainty           -0.056    10.892    
    SLICE_X61Y52         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    10.917    cnu6_204_102_inst[2].u_f2/func_ram_21/OutC_pipe1_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         10.917    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.303ns (6.021%)  route 4.729ns (93.979%))
  Logic Levels:           2  (LUT3=1 RAMD64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 11.170 - 6.666 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.776ns, distribution 1.290ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.707ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.066     4.484    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X64Y251        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y251        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.560 r  cnu6_204_102_inst[50].u_f2/func_ram_21/y1_pipe0_C_reg[1]/Q
                         net (fo=612, routed)         4.606     9.166    cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/bank1/cn_bit1/ADDRC3
    SLICE_X64Y32         RAMD64E (Prop_G6LUT_SLICEM_RADR3_O)
                                                      0.090     9.256 f  cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/bank1/cn_bit1/RAMC/O
                         net (fo=1, routed)           0.096     9.352    cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/bank1_n_7
    SLICE_X64Y33         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     9.489 r  cnu6_204_102_inst[23].u_f0/func_ram_0/rank_m/OutC_pipe1[1]_inv_i_1/O
                         net (fo=1, routed)           0.027     9.516    cnu6_204_102_inst[23].u_f0/func_ram_0/OutC[1]
    SLICE_X64Y33         FDRE                                         r  cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     8.966    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.061 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     9.349    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.373 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.797    11.170    cnu6_204_102_inst[23].u_f0/func_ram_0/read_clk_BUFG
    SLICE_X64Y33         FDRE                                         r  cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv/C
                         clock pessimism             -0.220    10.950    
                         clock uncertainty           -0.056    10.894    
    SLICE_X64Y33         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.919    cnu6_204_102_inst[23].u_f0/func_ram_0/OutC_pipe1_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  1.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[33].cnu1_c2v_fifo_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[33].cnu1_c2v_fifo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.083ns (27.946%)  route 0.214ns (72.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.752ns (routing 0.707ns, distribution 1.045ns)
  Clock Net Delay (Destination): 2.045ns (routing 0.776ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.752     4.459    read_clk_BUFG
    SLICE_X58Y179        FDRE                                         r  cnu6_204_102_inst[33].cnu1_c2v_fifo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y179        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.519 r  cnu6_204_102_inst[33].cnu1_c2v_fifo_reg[11]/Q
                         net (fo=1, routed)           0.192     4.711    cnu6_204_102_inst[50].u_f3/func_ram_32/data1__2__0[11]
    SLICE_X60Y186        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     4.734 r  cnu6_204_102_inst[50].u_f3/func_ram_32/cnu6_204_102_inst[33].cnu1_c2v_fifo[12]_i_1/O
                         net (fo=1, routed)           0.022     4.756    cnu6_204_102_inst[33].cnu1_c2v_fifo[12]
    SLICE_X60Y186        FDRE                                         r  cnu6_204_102_inst[33].cnu1_c2v_fifo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.045     4.463    read_clk_BUFG
    SLICE_X60Y186        FDRE                                         r  cnu6_204_102_inst[33].cnu1_c2v_fifo_reg[12]/C
                         clock pessimism              0.220     4.683    
    SLICE_X60Y186        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.743    cnu6_204_102_inst[33].cnu1_c2v_fifo_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.743    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[49].u_f1/func_ram_1/OutA_pipe1_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[49].u_f2/func_ram_20/y0_pipe0_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.059ns (41.844%)  route 0.082ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns
    Source Clock Delay      (SCD):    4.463ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      1.756ns (routing 0.707ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.776ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.756     4.463    cnu6_204_102_inst[49].u_f1/func_ram_1/read_clk_BUFG
    SLICE_X55Y119        FDRE                                         r  cnu6_204_102_inst[49].u_f1/func_ram_1/OutA_pipe1_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.522 r  cnu6_204_102_inst[49].u_f1/func_ram_1/OutA_pipe1_reg[0]_inv/Q
                         net (fo=1, routed)           0.082     4.604    cnu6_204_102_inst[49].u_f2/func_ram_20/D[0]
    SLICE_X55Y117        FDRE                                         r  cnu6_204_102_inst[49].u_f2/func_ram_20/y0_pipe0_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.007     4.425    cnu6_204_102_inst[49].u_f2/func_ram_20/read_clk_BUFG
    SLICE_X55Y117        FDRE                                         r  cnu6_204_102_inst[49].u_f2/func_ram_20/y0_pipe0_A_reg[0]/C
                         clock pessimism              0.104     4.529    
    SLICE_X55Y117        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.589    cnu6_204_102_inst[49].u_f2/func_ram_20/y0_pipe0_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[48].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[48].u_f3/func_ram_32/y0_pipe0_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.059ns (30.102%)  route 0.137ns (69.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.818ns (routing 0.707ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.776ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.818     4.525    cnu6_204_102_inst[48].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X55Y241        FDRE                                         r  cnu6_204_102_inst[48].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y241        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.584 r  cnu6_204_102_inst[48].u_f2/func_ram_21/OutC_pipe1_reg[0]_inv/Q
                         net (fo=1, routed)           0.137     4.721    cnu6_204_102_inst[48].u_f3/func_ram_32/y0_pipe0_B_reg[2]_0[0]
    SLICE_X55Y237        FDRE                                         r  cnu6_204_102_inst[48].u_f3/func_ram_32/y0_pipe0_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.010     4.428    cnu6_204_102_inst[48].u_f3/func_ram_32/read_clk_BUFG
    SLICE_X55Y237        FDRE                                         r  cnu6_204_102_inst[48].u_f3/func_ram_32/y0_pipe0_B_reg[0]/C
                         clock pessimism              0.212     4.640    
    SLICE_X55Y237        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.702    cnu6_204_102_inst[48].u_f3/func_ram_32/y0_pipe0_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.702    
                         arrival time                           4.721    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[12].u_f2/func_ram_20/OutB_pipe1_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[12].u_f3/func_ram_30/y0_pipe0_C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.398ns
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.737ns (routing 0.707ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.776ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.737     4.444    cnu6_204_102_inst[12].u_f2/func_ram_20/read_clk_BUFG
    SLICE_X51Y109        FDRE                                         r  cnu6_204_102_inst[12].u_f2/func_ram_20/OutB_pipe1_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.503 r  cnu6_204_102_inst[12].u_f2/func_ram_20/OutB_pipe1_reg[0]_inv/Q
                         net (fo=1, routed)           0.080     4.583    cnu6_204_102_inst[12].u_f3/func_ram_30/y0_pipe0_C_reg[2]_0[0]
    SLICE_X51Y108        FDRE                                         r  cnu6_204_102_inst[12].u_f3/func_ram_30/y0_pipe0_C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.980     4.398    cnu6_204_102_inst[12].u_f3/func_ram_30/read_clk_BUFG
    SLICE_X51Y108        FDRE                                         r  cnu6_204_102_inst[12].u_f3/func_ram_30/y0_pipe0_C_reg[0]/C
                         clock pessimism              0.106     4.504    
    SLICE_X51Y108        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.564    cnu6_204_102_inst[12].u_f3/func_ram_30/y0_pipe0_C_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           4.583    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[33].u_f2/func_ram_20/OutA_pipe1_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[33].u_f3/func_ram_30/y0_pipe0_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.793ns (routing 0.707ns, distribution 1.086ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.776ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.793     4.500    cnu6_204_102_inst[33].u_f2/func_ram_20/read_clk_BUFG
    SLICE_X55Y181        FDRE                                         r  cnu6_204_102_inst[33].u_f2/func_ram_20/OutA_pipe1_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.559 r  cnu6_204_102_inst[33].u_f2/func_ram_20/OutA_pipe1_reg[2]_inv/Q
                         net (fo=1, routed)           0.113     4.672    cnu6_204_102_inst[33].u_f3/func_ram_30/y0_pipe0_A_reg[2]_0[2]
    SLICE_X55Y178        FDRE                                         r  cnu6_204_102_inst[33].u_f3/func_ram_30/y0_pipe0_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.954     4.372    cnu6_204_102_inst[33].u_f3/func_ram_30/read_clk_BUFG
    SLICE_X55Y178        FDRE                                         r  cnu6_204_102_inst[33].u_f3/func_ram_30/y0_pipe0_A_reg[2]/C
                         clock pessimism              0.220     4.592    
    SLICE_X55Y178        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.652    cnu6_204_102_inst[33].u_f3/func_ram_30/y0_pipe0_A_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.652    
                         arrival time                           4.672    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[50].u_f2/func_ram_21/OutD_pipe1_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[50].u_f3/func_ram_32/y0_pipe0_D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.058ns (36.943%)  route 0.099ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    -0.154ns
  Clock Net Delay (Source):      1.794ns (routing 0.707ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.004ns (routing 0.776ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.794     4.501    cnu6_204_102_inst[50].u_f2/func_ram_21/read_clk_BUFG
    SLICE_X54Y191        FDRE                                         r  cnu6_204_102_inst[50].u_f2/func_ram_21/OutD_pipe1_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y191        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.559 r  cnu6_204_102_inst[50].u_f2/func_ram_21/OutD_pipe1_reg[2]_inv/Q
                         net (fo=1, routed)           0.099     4.658    cnu6_204_102_inst[50].u_f3/func_ram_32/y0_pipe0_D_reg[2]_0[2]
    SLICE_X56Y191        FDRE                                         r  cnu6_204_102_inst[50].u_f3/func_ram_32/y0_pipe0_D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.004     4.422    cnu6_204_102_inst[50].u_f3/func_ram_32/read_clk_BUFG
    SLICE_X56Y191        FDRE                                         r  cnu6_204_102_inst[50].u_f3/func_ram_32/y0_pipe0_D_reg[2]/C
                         clock pessimism              0.154     4.577    
    SLICE_X56Y191        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.637    cnu6_204_102_inst[50].u_f3/func_ram_32/y0_pipe0_D_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.637    
                         arrival time                           4.658    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[15].u_f1/func_ram_1/OutB_pipe1_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[15].u_f2/func_ram_20/y0_pipe0_C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.735ns (routing 0.707ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.776ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.735     4.442    cnu6_204_102_inst[15].u_f1/func_ram_1/read_clk_BUFG
    SLICE_X51Y32         FDRE                                         r  cnu6_204_102_inst[15].u_f1/func_ram_1/OutB_pipe1_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.501 r  cnu6_204_102_inst[15].u_f1/func_ram_1/OutB_pipe1_reg[1]_inv/Q
                         net (fo=1, routed)           0.075     4.576    cnu6_204_102_inst[15].u_f2/func_ram_20/t_c_B[1]
    SLICE_X51Y34         FDRE                                         r  cnu6_204_102_inst[15].u_f2/func_ram_20/y0_pipe0_C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.974     4.392    cnu6_204_102_inst[15].u_f2/func_ram_20/read_clk_BUFG
    SLICE_X51Y34         FDRE                                         r  cnu6_204_102_inst[15].u_f2/func_ram_20/y0_pipe0_C_reg[1]/C
                         clock pessimism              0.100     4.492    
    SLICE_X51Y34         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.554    cnu6_204_102_inst[15].u_f2/func_ram_20/y0_pipe0_C_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.554    
                         arrival time                           4.576    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[32].u_f2/func_ram_20/OutC_pipe1_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[32].u_f3/func_ram_30/y0_pipe0_D_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.385ns
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    -0.110ns
  Clock Net Delay (Source):      1.744ns (routing 0.707ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.776ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.744     4.451    cnu6_204_102_inst[32].u_f2/func_ram_20/read_clk_BUFG
    SLICE_X55Y163        FDRE                                         r  cnu6_204_102_inst[32].u_f2/func_ram_20/OutC_pipe1_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.509 r  cnu6_204_102_inst[32].u_f2/func_ram_20/OutC_pipe1_reg[2]_inv/Q
                         net (fo=1, routed)           0.073     4.582    cnu6_204_102_inst[32].u_f3/func_ram_30/D[2]
    SLICE_X55Y161        FDRE                                         r  cnu6_204_102_inst[32].u_f3/func_ram_30/y0_pipe0_D_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.967     4.385    cnu6_204_102_inst[32].u_f3/func_ram_30/read_clk_BUFG
    SLICE_X55Y161        FDRE                                         r  cnu6_204_102_inst[32].u_f3/func_ram_30/y0_pipe0_D_reg[2]/C
                         clock pessimism              0.110     4.495    
    SLICE_X55Y161        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.557    cnu6_204_102_inst[32].u_f3/func_ram_30/y0_pipe0_D_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.557    
                         arrival time                           4.582    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[47].u_f3/func_ram_30/OutD_pipe1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[47].cnu0_c2v_fifo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.081ns (40.704%)  route 0.118ns (59.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.808ns (routing 0.707ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.776ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.808     4.515    cnu6_204_102_inst[47].u_f3/func_ram_30/read_clk_BUFG
    SLICE_X53Y240        FDRE                                         r  cnu6_204_102_inst[47].u_f3/func_ram_30/OutD_pipe1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y240        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.573 r  cnu6_204_102_inst[47].u_f3/func_ram_30/OutD_pipe1_reg[2]/Q
                         net (fo=1, routed)           0.094     4.667    cnu6_204_102_inst[50].u_f3/func_ram_30/O2599[2]
    SLICE_X52Y239        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     4.690 r  cnu6_204_102_inst[50].u_f3/func_ram_30/cnu6_204_102_inst[47].cnu0_c2v_fifo[10]_i_1/O
                         net (fo=1, routed)           0.024     4.714    cnu6_204_102_inst[47].cnu0_c2v_fifo[10]
    SLICE_X52Y239        FDRE                                         r  cnu6_204_102_inst[47].cnu0_c2v_fifo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.999     4.417    read_clk_BUFG
    SLICE_X52Y239        FDRE                                         r  cnu6_204_102_inst[47].cnu0_c2v_fifo_reg[10]/C
                         clock pessimism              0.212     4.629    
    SLICE_X52Y239        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.689    cnu6_204_102_inst[47].cnu0_c2v_fifo_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.689    
                         arrival time                           4.714    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cnu6_204_102_inst[21].u_f3/func_ram_30/OutC_pipe1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            cnu6_204_102_inst[21].cnu0_c2v_fifo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.304%)  route 0.099ns (54.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Net Delay (Source):      1.787ns (routing 0.707ns, distribution 1.080ns)
  Clock Net Delay (Destination): 2.025ns (routing 0.776ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.625     2.300    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.395 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.288     2.683    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.707 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        1.787     4.494    cnu6_204_102_inst[21].u_f3/func_ram_30/read_clk_BUFG
    SLICE_X61Y46         FDRE                                         r  cnu6_204_102_inst[21].u_f3/func_ram_30/OutC_pipe1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     4.553 r  cnu6_204_102_inst[21].u_f3/func_ram_30/OutC_pipe1_reg[2]/Q
                         net (fo=1, routed)           0.075     4.628    cnu6_204_102_inst[50].u_f3/func_ram_30/O1244[2]
    SLICE_X59Y46         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     4.651 r  cnu6_204_102_inst[50].u_f3/func_ram_30/cnu6_204_102_inst[21].cnu0_c2v_fifo[14]_i_1/O
                         net (fo=1, routed)           0.024     4.675    cnu6_204_102_inst[21].cnu0_c2v_fifo[14]
    SLICE_X59Y46         FDRE                                         r  cnu6_204_102_inst[21].cnu0_c2v_fifo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.738     1.848    system_clock/clk_rd_gate
    SLICE_X66Y91         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.998 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.392     2.390    read_clk
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.418 r  read_clk_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=9573, routed)        2.025     4.443    read_clk_BUFG
    SLICE_X59Y46         FDRE                                         r  cnu6_204_102_inst[21].cnu0_c2v_fifo_reg[14]/C
                         clock pessimism              0.147     4.590    
    SLICE_X59Y46         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.650    cnu6_204_102_inst[21].cnu0_c2v_fifo_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.650    
                         arrival time                           4.675    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         read_clk_clock_domain_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         6.666       5.376      BUFGCE_X1Y26   read_clk_BUFG_inst/I
Min Period        n/a     BUFGCE/I            n/a            1.290         6.666       5.376      BUFGCE_X1Y38   system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         6.666       5.595      MMCM_X1Y1      system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutA_pipe1_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutA_pipe1_reg[1]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutA_pipe1_reg[2]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutB_pipe1_reg[0]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutB_pipe1_reg[1]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutB_pipe1_reg[2]_inv/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutC_pipe1_reg[0]_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y92   cnu6_204_102_inst[18].u_f3/func_ram_31/y0_pipe0_B_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X55Y75   cnu6_204_102_inst[18].u_f3/func_ram_32/OutB_pipe1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X57Y230  cnu6_204_102_inst[45].u_f3/func_ram_30/OutA_pipe1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X57Y230  cnu6_204_102_inst[45].u_f3/func_ram_30/OutB_pipe1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X57Y230  cnu6_204_102_inst[45].u_f3/func_ram_30/OutC_pipe1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y36   cnu6_204_102_inst[15].u_f2/func_ram_21/y0_pipe0_C_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y42   cnu6_204_102_inst[15].u_f3/func_ram_30/OutA_pipe1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y42   cnu6_204_102_inst[15].u_f3/func_ram_30/OutB_pipe1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X53Y146  cnu6_204_102_inst[30].cnu0_c2v_fifo_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X53Y146  cnu6_204_102_inst[30].cnu0_c2v_fifo_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutA_pipe1_reg[2]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutB_pipe1_reg[2]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutC_pipe1_reg[0]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutC_pipe1_reg[1]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/OutC_pipe1_reg[2]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y81   cnu6_204_102_inst[18].u_f3/func_ram_31/y0_pipe0_C_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y81   cnu6_204_102_inst[18].u_f3/func_ram_31/y0_pipe0_C_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X51Y80   cnu6_204_102_inst[18].u_f3/func_ram_31/y0_pipe0_C_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X55Y76   cnu6_204_102_inst[18].u_f3/func_ram_32/OutA_pipe1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X55Y76   cnu6_204_102_inst[18].u_f3/func_ram_32/OutA_pipe1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  write_clk_clock_domain_clk_wiz_0_0
  To Clock:  write_clk_clock_domain_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         write_clk_clock_domain_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X1Y44   system_clock/clock_domain_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X1Y32   write_clk_BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         4.000       2.929      MMCM_X1Y1      system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X50Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/rank_m/bank0/cn_bit0/RAMA/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMB/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMC/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMD/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank1/cn_bit0/RAMA/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank1/cn_bit0/RAMB/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank1/cn_bit0/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y234  cnu6_204_102_inst[39].u_f3/func_ram_32/rank_m/bank0/cn_bit2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y234  cnu6_204_102_inst[39].u_f3/func_ram_32/rank_m/bank0/cn_bit2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y234  cnu6_204_102_inst[39].u_f3/func_ram_32/rank_m/bank0/cn_bit2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y235  cnu6_204_102_inst[48].u_f3/func_ram_32/rank_m/bank0/cn_bit2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y235  cnu6_204_102_inst[48].u_f3/func_ram_32/rank_m/bank0/cn_bit2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y235  cnu6_204_102_inst[48].u_f3/func_ram_32/rank_m/bank0/cn_bit2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y235  cnu6_204_102_inst[48].u_f3/func_ram_32/rank_m/bank0/cn_bit2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y214  cnu6_204_102_inst[36].u_f3/func_ram_30/rank_m/bank0/cn_bit0/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y214  cnu6_204_102_inst[36].u_f3/func_ram_30/rank_m/bank0/cn_bit0/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X57Y214  cnu6_204_102_inst[36].u_f3/func_ram_30/rank_m/bank0/cn_bit0/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X50Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/rank_m/bank0/cn_bit0/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X50Y164  cnu6_204_102_inst[12].u_f1/func_ram_1/rank_m/bank0/cn_bit0/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank0/cn_bit2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank1/cn_bit0/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank1/cn_bit0/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X53Y41   cnu6_204_102_inst[15].u_f2/func_ram_21/rank_m/bank1/cn_bit0/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X53Y82   cnu6_204_102_inst[18].u_f3/func_ram_31/rank_m/bank1/cn_bit2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y36   cnu6_204_102_inst[21].u_f1/func_ram_1/rank_m/bank0/cn_bit0/RAMA/CLK



