[09/15 16:28:19     0s] Checking out Encounter license ...
[09/15 16:31:00     0s] 	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
[09/15 16:31:20     0s] 	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
[09/15 16:31:40     0s] 	encblk		DENIED:		"Encounter_Block"
[09/15 16:32:00     0s] 	fegxl		DENIED:		"First_Encounter_GXL"
[09/15 16:32:20     0s] 	fexl		DENIED:		"FE_GPS"
[09/15 16:32:40     0s] 	nru		DENIED:		"NanoRoute_Ultra"
[09/15 16:33:01     0s] 	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
[09/15 16:33:01     0s] 	vdi		CHECKED OUT:	"Virtuoso_Digital_Implem"
[09/15 16:33:01     0s] Virtuoso_Digital_Implem 14.2 license checkout succeeded.
[09/15 16:33:01     0s] 	Maximum number of instance allowed (1 x 50000).
[09/15 16:33:02     1s] **ERROR: (ENCOAX-142):	Could not open shared library libfeoax22.so : /usr/cad/cadence/EDI/cur/tools/lib/64bit/libstdc++.so.6: version `CXXABI_1.3.9' not found (required by /usr/cad/cadence/INNOVUS/INNOVUS_20.10.000/oa_v22.60.028/lib/linux_rhel60_64/opt/liboaDesign.so)
[09/15 16:33:02     1s] 
[09/15 16:33:02     1s] **ERROR: (ENCOAX-142):	OA features will be disabled in this session.
[09/15 16:33:02     1s] 
[09/15 16:33:06     4s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[09/15 16:33:06     4s] @(#)CDS: Encounter v14.28-s033_1 (64bit) 03/21/2016 13:34 (Linux 2.6.18-194.el5)
[09/15 16:33:06     4s] @(#)CDS: NanoRoute v14.28-s005 NR160313-1959/14_28-UB (database version 2.30, 267.6.1) {superthreading v1.25}
[09/15 16:33:06     4s] @(#)CDS: CeltIC v14.28-s006_1 (64bit) 03/08/2016 00:08:23 (Linux 2.6.18-194.el5)
[09/15 16:33:06     4s] @(#)CDS: AAE 14.28-s002 (64bit) 03/21/2016 (Linux 2.6.18-194.el5)
[09/15 16:33:06     4s] @(#)CDS: CTE 14.28-s007_1 (64bit) Mar  7 2016 23:11:05 (Linux 2.6.18-194.el5)
[09/15 16:33:06     4s] @(#)CDS: CPE v14.28-s006
[09/15 16:33:06     4s] @(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
[09/15 16:33:06     4s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[09/15 16:33:06     4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/15 16:33:06     4s] @(#)CDS: RCDB 11.5
[09/15 16:33:06     4s] --- Starting "Encounter v14.28-s033_1" on Thu Sep 15 16:33:06 2022 (mem=95.3M) ---
[09/15 16:33:06     4s] --- Running on ws40 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) ---
[09/15 16:33:06     4s] This version was compiled on Mon Mar 21 13:34:48 PDT 2016.
[09/15 16:33:06     4s] Set DBUPerIGU to 1000.
[09/15 16:33:06     4s] Set net toggle Scale Factor to 1.00
[09/15 16:33:06     4s] Set Shrink Factor to 1.00000
[09/15 16:33:06     4s] 
[09/15 16:33:06     4s] **INFO:  MMMC transition support version v31-84 
[09/15 16:33:06     4s] 
[09/15 16:33:06     4s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/15 16:33:06     4s] <CMD> suppressMessage ENCEXT-2799
[09/15 16:33:06     4s] Sourcing tcl/tk file "/usr/cadtool/mentor/calibre/aoi_cal_2017.4_19.14/lib/cal_enc.tcl" ...
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_0 -color green -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_1 -color darkblue -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_2 -color slateblue -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_3 -color turquoise -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_4 -color lightgray -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_5 -color wheat -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_6 -color goldenrod -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_7 -color yellow -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_8 -color sandybrown -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_9 -color coral -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_10 -color red -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_11 -color tomato -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_12 -color firebrick -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_13 -color purple -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_14 -color violet -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:06     4s] <CMD> setLayerPreference rve_15 -color tan -isVisible 1 -isSelectable 1 -lineWidth 1 -stipple none
[09/15 16:33:09     7s] <CMD> getVersion
[09/15 16:34:12    18s] Reading config file - ../design_data/BISG_TOP.conf
[09/15 16:34:12    18s] <CMD> setImportMode -config -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
[09/15 16:34:12    18s] 
[09/15 16:34:12    18s] **WARN: (ENCSYT-40502):	Support for the loadConfig command and the configuration file based design import
[09/15 16:34:12    18s] methodology is being discontinued.  This flow will continue to work in this release for
[09/15 16:34:12    18s] designs that are already using a multi-mode/multi-corner (MMMC) configuration or are pure
[09/15 16:34:12    18s] physical-only designs.  For compatibility with future releases, you should transition your design
[09/15 16:34:12    18s] to use the init_design based methodology for design import.  You should refer to the
[09/15 16:34:12    18s] 'Importing Designs Saved in Previous Versions' section in the 'Importing and Exporting Designs'
[09/15 16:34:12    18s] chapter in the EDI11 user guide for more detailed information.
[09/15 16:34:12    18s] 
[09/15 16:34:12    18s] <CMD> init_design
[09/15 16:34:12    18s] **ERROR: (ENCOAX-820):	The OA features are disabled in the current session of Encounter because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Encounter either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[09/15 16:34:12    18s] 
[09/15 16:34:12    18s] **ERROR: (ENCOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[09/15 16:34:13    18s] 
[09/15 16:34:13    18s] Loading LEF file /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/lef/tsmc090lk_9lm_2thick_tech.lef ...
[09/15 16:34:13    18s] 
[09/15 16:34:13    18s] Loading LEF file /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/lef/tsmc090nvt_macros.lef ...
[09/15 16:34:13    18s] Set DBUPerIGU to M2 pitch 560.
[09/15 16:34:13    18s] 
[09/15 16:34:13    18s] Loading LEF file /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/lef/tsmc090hvt_macros.lef ...
[09/15 16:34:13    18s] 
[09/15 16:34:13    18s] Loading LEF file /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/lef/tpzn90gv3_9lm.lef ...
[09/15 16:34:13    18s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/lef/tpzn90gv3_9lm.lef at line 19631.
[09/15 16:34:13    18s] 
[09/15 16:34:13    18s] Loading LEF file /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/lef/tpbn90gv_9lm.lef ...
[09/15 16:34:13    18s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/lef/tpbn90gv_9lm.lef at line 111.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'VSSPST33' in macro 'PVSS2DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'VSSPST33' in macro 'PVSS2DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'AVSS' in macro 'PVSS2ANA_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS2ANA_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'AVSS' in macro 'PVSS1ANA_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'AVSS' in macro 'PVSS1ANA_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'VDDPST33' in macro 'PVDD2POC_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'VDDPST33' in macro 'PVDD2POC_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'VDDPST33' in macro 'PVDD2DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'VDDPST33' in macro 'PVDD2DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'AVDD' in macro 'PVDD2ANA_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD2ANA_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'AVDD' in macro 'PVDD1ANA_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'AVDD' in macro 'PVDD1ANA_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'REN' in macro 'PRUW24DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PRUW24DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'PAD' in macro 'PRUW24DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'OEN' in macro 'PRUW24DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'I' in macro 'PRUW24DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'C' in macro 'PRUW24DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'REN' in macro 'PRUW16DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PRUW16DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'PAD' in macro 'PRUW16DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'OEN' in macro 'PRUW16DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'I' in macro 'PRUW16DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'C' in macro 'PRUW16DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'REN' in macro 'PRUW12DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PRUW12DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'PAD' in macro 'PRUW12DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'OEN' in macro 'PRUW12DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'I' in macro 'PRUW12DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'C' in macro 'PRUW12DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-200):	Pin 'REN' in macro 'PRUW08DGZ_33' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-200' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PRUW08DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (EMS-63):	Message <ENCLF-200> has exceeded the default message display limit of 20.
[09/15 16:34:13    18s] To avoid this warning, increase the display limit per unique message by
[09/15 16:34:13    18s] using the set_message -limit <number> command.
[09/15 16:34:13    18s] The message limit can be removed by using the set_message -no_limit command.
[09/15 16:34:13    18s] Note that setting a very large number using the set_message -limit command
[09/15 16:34:13    18s] or removing the message limit using the set_message -no_limit command can
[09/15 16:34:13    18s] significantly increase the log file size.
[09/15 16:34:13    18s] To suppress a message, use the set_message -suppress command.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'C' in macro 'PRUW08DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PRU24SDGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'C' in macro 'PRU24SDGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PRU24DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'C' in macro 'PRU24DGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCLF-201):	Pin 'PAD' in macro 'PRU16SDGZ_33' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/15 16:34:13    18s] Type 'man ENCLF-201' for more detail.
[09/15 16:34:13    18s] **WARN: (EMS-63):	Message <ENCLF-201> has exceeded the default message display limit of 20.
[09/15 16:34:13    18s] To avoid this warning, increase the display limit per unique message by
[09/15 16:34:13    18s] using the set_message -limit <number> command.
[09/15 16:34:13    18s] The message limit can be removed by using the set_message -no_limit command.
[09/15 16:34:13    18s] Note that setting a very large number using the set_message -limit command
[09/15 16:34:13    18s] or removing the message limit using the set_message -no_limit command can
[09/15 16:34:13    18s] significantly increase the log file size.
[09/15 16:34:13    18s] To suppress a message, use the set_message -suppress command.
[09/15 16:34:13    18s] 
[09/15 16:34:13    18s] viaInitial starts at Thu Sep 15 16:34:13 2022
**WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM1 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM2 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM3 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM4 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM5 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM6 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM7 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM8 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] **WARN: (ENCPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from LEF file: VIARULE TURNM9 GENERATE.
[09/15 16:34:13    18s] Type 'man ENCPP-557' for more detail.
[09/15 16:34:13    18s] viaInitial ends at Thu Sep 15 16:34:13 2022
*** Begin netlist parsing (mem=336.6M) ***
[09/15 16:34:13    18s] Reading netlist ...
[09/15 16:34:13    18s] Backslashed names will retain backslash and a trailing blank character.
[09/15 16:34:13    18s] Reading verilog netlist '../design_data/BISG_TOP_syn.v'
[09/15 16:34:13    18s] 
[09/15 16:34:13    18s] *** Memory Usage v#1 (Current mem = 340.562M, initial mem = 95.336M) ***
[09/15 16:34:13    18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=340.6M) ***
[09/15 16:34:13    18s] Set top cell to BISG_TOP.
[09/15 16:34:13    18s] Loading view definition file from ../design_data/BISG_TOP.view
[09/15 16:34:13    18s] Reading lib_max timing library '/home/m108/m108061621/Desktop/TSMC_process/T90/lib/slow.lib' ...
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X1' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X1' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X1' is not defined in the library.
[09/15 16:34:13    18s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X2' is not defined in the library.
[09/15 16:34:13    18s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/15 16:34:14    19s] Read 626 cells in library 'slow' 
[09/15 16:34:14    19s] Reading lib_min timing library '/home/m108/m108061621/Desktop/TSMC_process/T90/lib/fast.lib' ...
[09/15 16:34:15    20s] Read 626 cells in library 'fast' 
[09/15 16:34:15    20s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.30min, fe_real=5.93min, fe_mem=425.9M) ***
[09/15 16:34:15    20s] Starting recursive module instantiation check.
[09/15 16:34:15    20s] No recursion found.
[09/15 16:34:15    20s] Building hierarchical netlist for Cell BISG_TOP ...
[09/15 16:34:15    20s] *** Netlist is unique.
[09/15 16:34:15    20s] ** info: there are 2060 modules.
[09/15 16:34:15    20s] ** info: there are 1273 stdCell insts.
[09/15 16:34:15    20s] 
[09/15 16:34:15    20s] *** Memory Usage v#1 (Current mem = 427.605M, initial mem = 95.336M) ***
[09/15 16:34:15    20s] *info: set bottom ioPad orient R0
[09/15 16:34:15    20s] Reading IO assignment file "../design_data/BISG_TO.io" ...
[09/15 16:34:15    20s] **Warn: ignored IO file "../design_data/BISG_TO.io" line 4: Pin: vdd 	    E
  Reason: unable to determine object from name.
[09/15 16:34:15    20s] **Warn: ignored IO file "../design_data/BISG_TO.io" line 5: Pin: vss 	    E
  Reason: unable to determine object from name.
[09/15 16:34:15    20s] Adjusting Core to Left to: 5.0400. Core to Bottom to: 5.0400.
[09/15 16:34:15    20s] **WARN: (ENCFP-3961):	The techSite 'corner' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[09/15 16:34:15    20s] Type 'man ENCFP-3961' for more detail.
[09/15 16:34:15    20s] **WARN: (ENCFP-3961):	The techSite 'pad' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
[09/15 16:34:15    20s] Type 'man ENCFP-3961' for more detail.
[09/15 16:34:15    20s] Set Default Net Delay as 1000 ps.
[09/15 16:34:15    20s] Set Default Net Load as 0.5 pF. 
[09/15 16:34:15    20s] Set Input Pin Transition Delay as 0.1 ps.
[09/15 16:34:15    20s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[09/15 16:34:15    20s] Reading Capacitance Table File /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/CapTbl/t90g_rcw.CapTbl ...
[09/15 16:34:15    20s] Cap table was created using Encounter 08.10-p004_1.
[09/15 16:34:15    20s] Process name: cln90_1p10m_rcworst.
[09/15 16:34:15    20s] **WARN: (ENCEXT-2760):	Layer M10 specified in the cap table is ignored because it is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[09/15 16:34:15    20s] **WARN: (ENCEXT-2771):	Via VIA_9 specified in the cap table is ignored because its top layer, M10, is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[09/15 16:34:15    20s] **WARN: (ENCEXT-2710):	Basic Cap table for layer M10 is ignored because the layer is not specified in the technology LEF file.
[09/15 16:34:15    20s] Reading Capacitance Table File /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/CapTbl/t90g_rcb.CapTbl ...
[09/15 16:34:15    20s] Cap table was created using Encounter 08.10-p004_1.
[09/15 16:34:15    20s] Process name: cln90_1p10m_rcbest.
[09/15 16:34:15    20s] **WARN: (ENCEXT-2760):	Layer M10 specified in the cap table is ignored because it is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[09/15 16:34:15    20s] **WARN: (ENCEXT-2771):	Via VIA_9 specified in the cap table is ignored because its top layer, M10, is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[09/15 16:34:15    20s] **WARN: (ENCEXT-2710):	Basic Cap table for layer M10 is ignored because the layer is not specified in the technology LEF file.
[09/15 16:34:15    20s] Importing multi-corner RC tables ... 
[09/15 16:34:15    20s] Summary of Active RC-Corners : 
[09/15 16:34:15    20s]  
[09/15 16:34:15    20s]  Analysis View: func_mode_max
[09/15 16:34:15    20s]     RC-Corner Name        : RC_corner_max
[09/15 16:34:15    20s]     RC-Corner Index       : 0
[09/15 16:34:15    20s]     RC-Corner Temperature : 25 Celsius
[09/15 16:34:15    20s]     RC-Corner Cap Table   : '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/CapTbl/t90g_rcw.CapTbl'
[09/15 16:34:15    20s]     RC-Corner PreRoute Res Factor         : 1
[09/15 16:34:15    20s]     RC-Corner PreRoute Cap Factor         : 1
[09/15 16:34:15    20s]     RC-Corner PostRoute Res Factor        : 1
[09/15 16:34:15    20s]     RC-Corner PostRoute Cap Factor        : 1
[09/15 16:34:15    20s]     RC-Corner PostRoute XCap Factor       : 1
[09/15 16:34:15    20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/15 16:34:15    20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/15 16:34:15    20s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[09/15 16:34:15    20s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[09/15 16:34:15    20s]  
[09/15 16:34:15    20s]  Analysis View: func_mode_min
[09/15 16:34:15    20s]     RC-Corner Name        : RC_corner_min
[09/15 16:34:15    20s]     RC-Corner Index       : 1
[09/15 16:34:15    20s]     RC-Corner Temperature : 25 Celsius
[09/15 16:34:15    20s]     RC-Corner Cap Table   : '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/CapTbl/t90g_rcb.CapTbl'
[09/15 16:34:15    20s]     RC-Corner PreRoute Res Factor         : 1
[09/15 16:34:15    20s]     RC-Corner PreRoute Cap Factor         : 1
[09/15 16:34:15    20s]     RC-Corner PostRoute Res Factor        : 1
[09/15 16:34:15    20s]     RC-Corner PostRoute Cap Factor        : 1
[09/15 16:34:15    20s]     RC-Corner PostRoute XCap Factor       : 1
[09/15 16:34:15    20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/15 16:34:15    20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/15 16:34:15    20s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[09/15 16:34:15    20s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[09/15 16:34:15    20s] *Info: initialize multi-corner CTS.
[09/15 16:34:15    20s] CTE reading timing constraint file '../design_data/BISG_TOP_syn.sdc' ...
[09/15 16:34:15    20s] Current (total cpu=0:00:18.2, real=0:05:56, peak res=452.7M, current mem=535.6M)
[09/15 16:34:15    20s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../design_data/BISG_TOP_syn.sdc, Line 10).
[09/15 16:34:15    20s] 
[09/15 16:34:15    20s] INFO (CTE): read_dc_script finished with 1 WARNING.
[09/15 16:34:15    20s] WARNING (CTE-25): Line: 8 of File ../design_data/BISG_TOP_syn.sdc : Skipped unsupported command: set_units
[09/15 16:34:15    20s] 
[09/15 16:34:15    20s] 
[09/15 16:34:15    20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=459.5M, current mem=542.1M)
[09/15 16:34:15    20s] Current (total cpu=0:00:18.3, real=0:05:56, peak res=459.5M, current mem=542.1M)
[09/15 16:34:15    20s] Total number of combinational cells: 428
[09/15 16:34:15    20s] Total number of sequential cells: 188
[09/15 16:34:15    20s] Total number of tristate cells: 10
[09/15 16:34:15    20s] Total number of level shifter cells: 0
[09/15 16:34:15    20s] Total number of power gating cells: 0
[09/15 16:34:15    20s] Total number of isolation cells: 0
[09/15 16:34:15    20s] Total number of power switch cells: 0
[09/15 16:34:15    20s] Total number of pulse generator cells: 0
[09/15 16:34:15    20s] Total number of always on buffers: 0
[09/15 16:34:15    20s] Total number of retention cells: 0
[09/15 16:34:15    20s] List of usable buffers: BUFX10 BUFX12 BUFX14 BUFX16 BUFX18 BUFX20 CLKBUFX1 BUFX2 BUFX3 BUFX4 BUFX5 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX24 CLKBUFX2 CLKBUFX3 CLKBUFX32 CLKBUFX40 CLKBUFX4 CLKBUFX6 CLKBUFX8
[09/15 16:34:15    20s] Total number of usable buffers: 24
[09/15 16:34:15    20s] List of unusable buffers:
[09/15 16:34:15    20s] Total number of unusable buffers: 0
[09/15 16:34:15    20s] List of usable inverters: CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX24 CLKINVX2 CLKINVX3 CLKINVX32 CLKINVX40 INVX1 CLKINVX4 CLKINVX6 CLKINVX8 INVX10 INVX12 INVX14 INVX16 INVX18 INVX20 INVX2 INVX3 INVXL INVX4 INVX5 INVX6 INVX8
[09/15 16:34:15    20s] Total number of usable inverters: 26
[09/15 16:34:15    20s] List of unusable inverters:
[09/15 16:34:15    20s] Total number of unusable inverters: 0
[09/15 16:34:15    20s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[09/15 16:34:15    20s] Total number of identified usable delay cells: 8
[09/15 16:34:15    20s] List of identified unusable delay cells:
[09/15 16:34:15    20s] Total number of identified unusable delay cells: 0
[09/15 16:34:15    20s] 
[09/15 16:34:15    20s] *** Summary of all messages that are not suppressed in this session:
[09/15 16:34:15    20s] Severity  ID               Count  Summary                                  
[09/15 16:34:15    20s] WARNING   ENCLF-200          346  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/15 16:34:15    20s] WARNING   ENCLF-201          215  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/15 16:34:15    20s] WARNING   ENCFP-3961           2  The techSite '%s' has no related cells i...
[09/15 16:34:15    20s] WARNING   ENCEXT-2710          2  Basic Cap table for layer M%d is ignored...
[09/15 16:34:15    20s] WARNING   ENCEXT-2760          2  Layer M%d specified in the cap table is ...
[09/15 16:34:15    20s] WARNING   ENCEXT-2771          2  Via %s specified in the cap table is ign...
[09/15 16:34:15    20s] WARNING   ENCPP-557            9  A single-layer VIARULE GENERATE for turn...
[09/15 16:34:15    20s] ERROR     ENCOAX-820           1  The OA features are disabled in the curr...
[09/15 16:34:15    20s] ERROR     ENCOAX-850           1  %s command cannot be run as OA features ...
[09/15 16:34:15    20s] *** Message Summary: 578 warning(s), 2 error(s)
[09/15 16:34:15    20s] 
[09/15 16:34:20    21s] <CMD> floorPlan -r 1.0 0.6 15 15 15 15
[09/15 16:34:20    21s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/15 16:34:23    22s] <CMD> addHaloToBlock 5 5 5 5 -allBlock
[09/15 16:34:23    22s] <CMD> saveDesign Before_Add_Block_Ring.enc
[09/15 16:34:23    22s] Writing Netlist "Before_Add_Block_Ring.enc.dat/BISG_TOP.v.gz" ...
[09/15 16:34:23    22s] Saving AAE Data ...
[09/15 16:34:23    22s] Saving configuration ...
[09/15 16:34:23    22s] Saving preference file Before_Add_Block_Ring.enc.dat/enc.pref.tcl ...
[09/15 16:34:24    22s] Saving floorplan ...
[09/15 16:34:24    22s] Saving Drc markers ...
[09/15 16:34:24    22s] ... No Drc file written since there is no markers found.
[09/15 16:34:24    22s] Saving placement ...
[09/15 16:34:24    22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=544.2M) ***
[09/15 16:34:24    22s] Saving route ...
[09/15 16:34:24    22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=545.2M) ***
[09/15 16:34:24    22s] Writing DEF file 'Before_Add_Block_Ring.enc.dat/BISG_TOP.def.gz', current time is Thu Sep 15 16:34:24 2022 ...
[09/15 16:34:24    22s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[09/15 16:34:24    22s] DEF file 'Before_Add_Block_Ring.enc.dat/BISG_TOP.def.gz' is written, current time is Thu Sep 15 16:34:24 2022 ...
[09/15 16:34:24    22s] Copying Max Timing Library...
[09/15 16:34:24    22s] Copying Min Timing Library...
[09/15 16:34:24    22s] Copying LEF file...
[09/15 16:34:24    22s] Copying  QX Layermap file...
[09/15 16:34:24    22s] Copying Cap Table file ...
[09/15 16:34:24    22s] Copying IO file...
[09/15 16:34:24    22s] Copying Constraints file(s) ...
[09/15 16:34:24    22s] Modifying Mode File...
[09/15 16:34:24    22s] Modifying View File...
[09/15 16:34:24    22s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/fast.cdB...
[09/15 16:34:24    22s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/slow.cdB...
[09/15 16:34:24    22s] Modifying Globals File...
[09/15 16:34:24    22s] Modifying Power Constraints File...
[09/15 16:34:24    22s] Generated self-contained design: /home/m108/m108061621/Desktop/Research/BISG_my/b12_adpll_clk/APR/run
[09/15 16:34:24    22s] *** Message Summary: 0 warning(s), 0 error(s)
[09/15 16:34:24    22s] 
[09/15 16:34:33    24s] <CMD> setAddRingMode -stacked_via_bottom_layer M1
[09/15 16:34:33    24s] <CMD> setAddRingMode -stacked_via_top_layer M9
[09/15 16:34:33    24s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -type core_rings -jog_distance 0.42 -threshold 0.42 -nets {VDD VSS} -follow core -layer {bottom M5 top M5 right M4 left M4} -width 3 -spacing 2 -offset 4 -extend_corner {tl lt tr bl br rb lb rt}
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] The power planner created 8 wires.
[09/15 16:34:33    24s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 546.2M) ***
[09/15 16:34:33    24s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -around each_block -jog_distance 0.42 -threshold 0.42 -type block_rings -nets {VDD VSS} -follow core -layer {bottom M1 top M1 right M2 left M2} -width 1 -spacing 1 -offset 1.5
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] **WARN: (ENCPP-4051):	Fail to add rings. Gaps among IO cells may exist. Execute command addIoFiller to fill gaps among cells before addRing.
[09/15 16:34:33    24s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 546.2M) ***
[09/15 16:34:33    24s] <CMD> all_constraint_modes -active
[09/15 16:34:33    24s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[09/15 16:34:33    24s] <CMD> set_dont_touch "b12_0"  
[09/15 16:34:33    24s] <CMD> set_dont_touch "b12_0/*"  
[09/15 16:34:33    24s] <CMD> clearGlobalNets
[09/15 16:34:33    24s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
[09/15 16:34:33    24s] <CMD> globalNetConnect VDD -type tiehi -pin VDD -inst * -module {}
[09/15 16:34:33    24s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
[09/15 16:34:33    24s] <CMD> globalNetConnect VSS -type tielo -pin VSS -inst * -module {}
[09/15 16:34:33    24s] <CMD> sroute -connect { blockPin } -layerChangeRange { M1 M5 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer M1 -allowLayerChange 1 -targetViaTopLayer M5 -crossoverViaTopLayer M5 -targetViaBottomLayer M1 -nets { VDD VSS }
[09/15 16:34:33    24s] **WARN: (ENCSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[09/15 16:34:33    24s] *** Begin SPECIAL ROUTE on Thu Sep 15 16:34:33 2022 ***
[09/15 16:34:33    24s] SPECIAL ROUTE ran on directory: /home/m108/m108061621/Desktop/Research/BISG_my/b12_adpll_clk/APR/run
[09/15 16:34:33    24s] SPECIAL ROUTE ran on machine: ws40 (Linux 3.10.0-1160.31.1.el7.x86_64 Xeon 800Mhz)
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] Begin option processing ...
[09/15 16:34:33    24s] srouteConnectPowerBump set to false
[09/15 16:34:33    24s] routeSelectNet set to "VDD VSS"
[09/15 16:34:33    24s] routeSpecial set to true
[09/15 16:34:33    24s] srouteBlockPin set to "useLef"
[09/15 16:34:33    24s] srouteBottomLayerLimit set to 1
[09/15 16:34:33    24s] srouteBottomTargetLayerLimit set to 1
[09/15 16:34:33    24s] srouteConnectConverterPin set to false
[09/15 16:34:33    24s] srouteConnectCorePin set to false
[09/15 16:34:33    24s] srouteConnectPadPin set to false
[09/15 16:34:33    24s] srouteConnectStripe set to false
[09/15 16:34:33    24s] srouteCrossoverViaBottomLayer set to 1
[09/15 16:34:33    24s] srouteCrossoverViaTopLayer set to 5
[09/15 16:34:33    24s] srouteFollowCorePinEnd set to 3
[09/15 16:34:33    24s] srouteFollowPadPin set to false
[09/15 16:34:33    24s] srouteJogControl set to "preferWithChanges differentLayer"
[09/15 16:34:33    24s] srouteLevelShifterMaxGap set to 1
[09/15 16:34:33    24s] sroutePadPinAllPorts set to true
[09/15 16:34:33    24s] sroutePreserveExistingRoutes set to true
[09/15 16:34:33    24s] srouteRoutePowerBarPortOnBothDir set to true
[09/15 16:34:33    24s] srouteStopBlockPin set to "nearestTarget"
[09/15 16:34:33    24s] srouteTopLayerLimit set to 5
[09/15 16:34:33    24s] srouteTopTargetLayerLimit set to 5
[09/15 16:34:33    24s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1104.00 megs.
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] Reading DB technology information...
[09/15 16:34:33    24s] Finished reading DB technology information.
[09/15 16:34:33    24s] Reading floorplan and netlist information...
[09/15 16:34:33    24s] Finished reading floorplan and netlist information.
[09/15 16:34:33    24s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[09/15 16:34:33    24s] Read in 18 layers, 9 routing layers, 1 overlap layer
[09/15 16:34:33    24s] Read in 80 macros, 80 used
[09/15 16:34:33    24s] Read in 80 components
[09/15 16:34:33    24s]   80 core components: 80 unplaced, 0 placed, 0 fixed
[09/15 16:34:33    24s] Read in 95 physical pins
[09/15 16:34:33    24s]   95 physical pins: 0 unplaced, 0 placed, 95 fixed
[09/15 16:34:33    24s] Read in 79 nets
[09/15 16:34:33    24s] Read in 2 special nets, 2 routed
[09/15 16:34:33    24s] Read in 255 terminals
[09/15 16:34:33    24s] 2 nets selected.
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] Begin power routing ...
[09/15 16:34:33    24s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/15 16:34:33    24s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[09/15 16:34:33    24s]   Number of Block ports routed: 0
[09/15 16:34:33    24s]   Number of Power Bump ports routed: 0
[09/15 16:34:33    24s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1111.00 megs.
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s]  Begin updating DB with routing results ...
[09/15 16:34:33    24s]  Updating DB with 71 via definition ...
[09/15 16:34:33    24s]  Updating DB with 95 io pins ...Extracting standard cell pins and blockage ...... 
[09/15 16:34:33    24s] Pin and blockage extraction finished
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] sroute: Total CPU time used = 0:0:0
[09/15 16:34:33    24s] sroute: Total Real time used = 0:0:0
[09/15 16:34:33    24s] sroute: Total Memory used = 9.30 megs
[09/15 16:34:33    24s] sroute: Total Peak Memory used = 556.46 megs
[09/15 16:34:33    24s] <CMD> sroute -connect { corePin } -layerChangeRange { M1 M5 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer M1 -allowLayerChange 1 -targetViaTopLayer M5 -crossoverViaTopLayer M5 -targetViaBottomLayer M1 -nets { VDD VSS }
[09/15 16:34:33    24s] **WARN: (ENCSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[09/15 16:34:33    24s] **WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[09/15 16:34:33    24s] **WARN: (ENCSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[09/15 16:34:33    24s] *** Begin SPECIAL ROUTE on Thu Sep 15 16:34:33 2022 ***
[09/15 16:34:33    24s] SPECIAL ROUTE ran on directory: /home/m108/m108061621/Desktop/Research/BISG_my/b12_adpll_clk/APR/run
[09/15 16:34:33    24s] SPECIAL ROUTE ran on machine: ws40 (Linux 3.10.0-1160.31.1.el7.x86_64 Xeon 800Mhz)
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] Begin option processing ...
[09/15 16:34:33    24s] srouteConnectPowerBump set to false
[09/15 16:34:33    24s] routeSelectNet set to "VDD VSS"
[09/15 16:34:33    24s] routeSpecial set to true
[09/15 16:34:33    24s] srouteBottomLayerLimit set to 1
[09/15 16:34:33    24s] srouteBottomTargetLayerLimit set to 1
[09/15 16:34:33    24s] srouteConnectBlockPin set to false
[09/15 16:34:33    24s] srouteConnectConverterPin set to false
[09/15 16:34:33    24s] srouteConnectPadPin set to false
[09/15 16:34:33    24s] srouteConnectStripe set to false
[09/15 16:34:33    24s] srouteCrossoverViaBottomLayer set to 1
[09/15 16:34:33    24s] srouteCrossoverViaTopLayer set to 5
[09/15 16:34:33    24s] srouteFollowCorePinEnd set to 3
[09/15 16:34:33    24s] srouteFollowPadPin set to false
[09/15 16:34:33    24s] srouteJogControl set to "preferWithChanges differentLayer"
[09/15 16:34:33    24s] srouteLevelShifterMaxGap set to 1
[09/15 16:34:33    24s] sroutePadPinAllPorts set to true
[09/15 16:34:33    24s] sroutePreserveExistingRoutes set to true
[09/15 16:34:33    24s] srouteRoutePowerBarPortOnBothDir set to true
[09/15 16:34:33    24s] srouteStopBlockPin set to "nearestTarget"
[09/15 16:34:33    24s] srouteTopLayerLimit set to 5
[09/15 16:34:33    24s] srouteTopTargetLayerLimit set to 5
[09/15 16:34:33    24s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1112.00 megs.
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] Reading DB technology information...
[09/15 16:34:33    24s] Finished reading DB technology information.
[09/15 16:34:33    24s] Reading floorplan and netlist information...
[09/15 16:34:33    24s] Finished reading floorplan and netlist information.
[09/15 16:34:33    24s] **WARN: (ENCSR-4302):	Cap-table is found in the design, so the same information from LEF will be ignored.
[09/15 16:34:33    24s] Read in 18 layers, 9 routing layers, 1 overlap layer
[09/15 16:34:33    24s] Read in 1281 macros, 83 used
[09/15 16:34:33    24s] Read in 80 components
[09/15 16:34:33    24s]   80 core components: 80 unplaced, 0 placed, 0 fixed
[09/15 16:34:33    24s] Read in 95 physical pins
[09/15 16:34:33    24s]   95 physical pins: 0 unplaced, 0 placed, 95 fixed
[09/15 16:34:33    24s] Read in 79 nets
[09/15 16:34:33    24s] Read in 2 special nets, 2 routed
[09/15 16:34:33    24s] Read in 255 terminals
[09/15 16:34:33    24s] 2 nets selected.
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] Begin power routing ...
[09/15 16:34:33    24s] CPU time for FollowPin 0 seconds
[09/15 16:34:33    24s] CPU time for FollowPin 0 seconds
[09/15 16:34:33    24s]   Number of Core ports routed: 100
[09/15 16:34:33    24s]   Number of Followpin connections: 50
[09/15 16:34:33    24s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1128.00 megs.
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s] 
[09/15 16:34:33    24s]  Begin updating DB with routing results ...
[09/15 16:34:33    24s]  Updating DB with 74 via definition ...
[09/15 16:34:33    24s]  Updating DB with 95 io pins ...
[09/15 16:34:33    24s] 
sroute post-processing starts at Thu Sep 15 16:34:33 2022
The viaGen is rebuilding shadow vias for net VSS.
[09/15 16:34:33    24s] sroute post-processing ends at Thu Sep 15 16:34:33 2022

sroute post-processing starts at Thu Sep 15 16:34:33 2022
The viaGen is rebuilding shadow vias for net VDD.
[09/15 16:34:33    24s] sroute post-processing ends at Thu Sep 15 16:34:33 2022
sroute: Total CPU time used = 0:0:0
[09/15 16:34:33    24s] sroute: Total Real time used = 0:0:0
[09/15 16:34:33    24s] sroute: Total Memory used = 13.30 megs
[09/15 16:34:33    24s] sroute: Total Peak Memory used = 569.76 megs
[09/15 16:34:33    24s] <CMD> saveDesign Power_Planning.enc
[09/15 16:34:33    24s] Writing Netlist "Power_Planning.enc.dat/BISG_TOP.v.gz" ...
[09/15 16:34:33    24s] Saving AAE Data ...
[09/15 16:34:34    25s] Saving configuration ...
[09/15 16:34:34    25s] Saving preference file Power_Planning.enc.dat/enc.pref.tcl ...
[09/15 16:34:34    25s] Saving floorplan ...
[09/15 16:34:34    25s] Saving Drc markers ...
[09/15 16:34:34    25s] ... No Drc file written since there is no markers found.
[09/15 16:34:34    25s] Saving placement ...
[09/15 16:34:34    25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=572.8M) ***
[09/15 16:34:34    25s] Saving route ...
[09/15 16:34:34    25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=572.8M) ***
[09/15 16:34:34    25s] Writing DEF file 'Power_Planning.enc.dat/BISG_TOP.def.gz', current time is Thu Sep 15 16:34:34 2022 ...
[09/15 16:34:34    25s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[09/15 16:34:34    25s] DEF file 'Power_Planning.enc.dat/BISG_TOP.def.gz' is written, current time is Thu Sep 15 16:34:34 2022 ...
[09/15 16:34:34    25s] Copying Max Timing Library...
[09/15 16:34:34    25s] Copying Min Timing Library...
[09/15 16:34:34    25s] Copying LEF file...
[09/15 16:34:34    25s] Copying  QX Layermap file...
[09/15 16:34:34    25s] Copying Cap Table file ...
[09/15 16:34:34    25s] Copying IO file...
[09/15 16:34:34    25s] Copying Constraints file(s) ...
[09/15 16:34:34    25s] Modifying Mode File...
[09/15 16:34:34    25s] Modifying View File...
[09/15 16:34:34    25s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/fast.cdB...
[09/15 16:34:34    25s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/slow.cdB...
[09/15 16:34:34    25s] Modifying Globals File...
[09/15 16:34:34    25s] Modifying Power Constraints File...
[09/15 16:34:34    25s] Generated self-contained design: /home/m108/m108061621/Desktop/Research/BISG_my/b12_adpll_clk/APR/run
[09/15 16:34:34    25s] *** Message Summary: 0 warning(s), 0 error(s)
[09/15 16:34:34    25s] 
[09/15 16:34:34    25s] <CMD> setPlaceMode -congEffort medium -timingDriven 1 -modulePlan 1 -doCongOpt 0 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0 -maxRouteLayer 4
[09/15 16:34:34    25s] **WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[09/15 16:34:34    25s] **WARN: (ENCSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setTrialRouteMode -maxRouteLayer N' to set maximum routing layer.Type 'man ENCSP-105' for more detail.
[09/15 16:34:34    25s] <CMD> setAnalysisMode -analysisType bcwc -log false -warn false
[09/15 16:34:34    25s] <CMD> placeDesign
[09/15 16:34:34    25s] **WARN: (ENCSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[09/15 16:34:34    25s] **ERROR: (ENCSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/15 16:34:34    25s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/15 16:34:34    25s] *** Starting placeDesign default flow ***
[09/15 16:34:34    25s] **INFO: Enable pre-place timing setting for timing analysis
[09/15 16:34:34    25s] Set Using Default Delay Limit as 101.
[09/15 16:34:34    25s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/15 16:34:34    25s] Set Default Net Delay as 0 ps.
[09/15 16:34:34    25s] Set Default Net Load as 0 pF. 
[09/15 16:34:34    25s] **INFO: Analyzing IO path groups for slack adjustment
[09/15 16:34:34    25s] Effort level <high> specified for reg2reg_tmp.6758 path_group
[09/15 16:34:34    25s] #################################################################################
[09/15 16:34:34    25s] # Design Stage: PreRoute
[09/15 16:34:34    25s] # Design Mode: 90nm
[09/15 16:34:34    25s] # Analysis Mode: MMMC non-OCV
[09/15 16:34:34    25s] # Extraction Mode: default
[09/15 16:34:34    25s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[09/15 16:34:34    25s] # Switching Delay Calculation Engine to AAE
[09/15 16:34:34    25s] #################################################################################
[09/15 16:34:34    25s] Calculate delays in BcWc mode...
[09/15 16:34:34    25s] Topological Sorting (CPU = 0:00:00.0, MEM = 590.9M, InitMEM = 590.9M)
[09/15 16:34:34    25s] AAE_INFO: Cdb files are: 
[09/15 16:34:34    25s]  	/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/slow.cdB
[09/15 16:34:34    25s] 	/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/fast.cdB
[09/15 16:34:34    25s]  
[09/15 16:34:36    27s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/15 16:34:36    27s] AAE_THRD: End delay calculation. (MEM=746 CPU=0:00:00.1 REAL=0:00:00.0)
[09/15 16:34:36    27s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 746.0M) ***
[09/15 16:34:36    27s] *** Start deleteBufferTree ***
[09/15 16:34:36    27s] Info: Detect buffers to remove automatically.
[09/15 16:34:36    27s] Analyzing netlist ...
[09/15 16:34:36    27s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/15 16:34:36    27s] Updating netlist
[09/15 16:34:36    27s] 
[09/15 16:34:36    27s] *summary: 6 instances (buffers/inverters) removed
[09/15 16:34:36    27s] *** Finish deleteBufferTree (0:00:00.0) ***
[09/15 16:34:36    27s] **INFO: Disable pre-place timing setting for timing analysis
[09/15 16:34:36    27s] Set Using Default Delay Limit as 1000.
[09/15 16:34:36    27s] Set Default Net Delay as 1000 ps.
[09/15 16:34:36    27s] Set Default Net Load as 0.5 pF. 
[09/15 16:34:36    27s] *** Starting "NanoPlace(TM) placement v#1 (mem=738.0M)" ...
[09/15 16:34:36    27s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[09/15 16:34:36    27s] Type 'man ENCTS-403' for more detail.
[09/15 16:34:37    28s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.0 mem=738.1M) ***
[09/15 16:34:38    28s] *** Build Virtual Sizing Timing Model
[09/15 16:34:38    28s] (cpu=0:00:01.3 mem=746.1M) ***
[09/15 16:34:38    28s] Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=medium gpeffort=medium 
[09/15 16:34:38    28s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[09/15 16:34:38    28s] Define the scan chains before using this option.
[09/15 16:34:38    28s] Type 'man ENCSP-9042' for more detail.
[09/15 16:34:38    29s] #std cell=1267 (0 fixed + 1267 movable) #block=0 (0 floating + 0 preplaced)
[09/15 16:34:38    29s] #ioInst=0 #net=1433 #term=5200 #term/net=3.63, #fixedIo=79, #floatIo=0, #fixedPin=79, #floatPin=0
[09/15 16:34:38    29s] stdCell: 1267 single + 0 double + 0 multi
[09/15 16:34:38    29s] Total standard cell length = 3.7279 (mm), area = 0.0094 (mm^2)
[09/15 16:34:38    29s] Core basic site is TSM90NMSITE
[09/15 16:34:38    29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/15 16:34:38    29s] Average module density = 0.600.
[09/15 16:34:38    29s] Density for the design = 0.600.
[09/15 16:34:38    29s]        = stdcell_area 13314 sites (9394 um^2) / alloc_area 22197 sites (15662 um^2).
[09/15 16:34:38    29s] Pin Density = 0.391.
[09/15 16:34:38    29s]             = total # of pins 5200 / total Instance area 13314.
[09/15 16:34:38    29s] Identified 2 spare or floating instances, with no clusters.
[09/15 16:34:38    29s] === lastAutoLevel = 7 
[09/15 16:34:38    29s] Clock gating cells determined by native netlist tracing.
[09/15 16:34:38    29s] Effort level <high> specified for reg2reg path_group
[09/15 16:34:38    29s] Effort level <high> specified for reg2cgate path_group
[09/15 16:34:40    29s] Iteration  1: Total net bbox = 1.498e+04 (8.04e+03 6.93e+03)
[09/15 16:34:40    29s]               Est.  stn bbox = 1.716e+04 (9.21e+03 7.96e+03)
[09/15 16:34:40    29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 769.4M
[09/15 16:34:40    29s] Iteration  2: Total net bbox = 1.498e+04 (8.04e+03 6.93e+03)
[09/15 16:34:40    29s]               Est.  stn bbox = 1.716e+04 (9.21e+03 7.96e+03)
[09/15 16:34:40    29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 769.4M
[09/15 16:34:40    29s] Iteration  3: Total net bbox = 1.216e+04 (6.82e+03 5.34e+03)
[09/15 16:34:40    29s]               Est.  stn bbox = 1.469e+04 (8.13e+03 6.56e+03)
[09/15 16:34:40    29s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 770.4M
[09/15 16:34:40    29s] Total number of setup views is 1.
[09/15 16:34:40    29s] Total number of active setup views is 1.
[09/15 16:34:40    29s] Iteration  4: Total net bbox = 1.463e+04 (7.21e+03 7.42e+03)
[09/15 16:34:40    29s]               Est.  stn bbox = 1.804e+04 (8.73e+03 9.31e+03)
[09/15 16:34:40    29s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 771.4M
[09/15 16:34:41    30s] Iteration  5: Total net bbox = 1.928e+04 (9.74e+03 9.53e+03)
[09/15 16:34:41    30s]               Est.  stn bbox = 2.381e+04 (1.18e+04 1.20e+04)
[09/15 16:34:41    30s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 771.4M
[09/15 16:34:41    30s] Iteration  6: Total net bbox = 2.146e+04 (1.11e+04 1.03e+04)
[09/15 16:34:41    30s]               Est.  stn bbox = 2.624e+04 (1.34e+04 1.28e+04)
[09/15 16:34:41    30s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 771.4M
[09/15 16:34:41    30s] Congestion driven padding in post-place stage.
[09/15 16:34:41    30s] Congestion driven padding increases utilization from 0.600 to 0.815
[09/15 16:34:41    30s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 775.4M
[09/15 16:34:41    31s] Iteration  7: Total net bbox = 2.378e+04 (1.29e+04 1.09e+04)
[09/15 16:34:41    31s]               Est.  stn bbox = 2.885e+04 (1.53e+04 1.35e+04)
[09/15 16:34:41    31s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 775.4M
[09/15 16:34:42    31s] nrCritNet: 0.00% ( 0 / 1433 ) cutoffSlk: 214748364.7ps stdDelay: 24.7ps
[09/15 16:34:42    31s] nrCritNet: 0.00% ( 0 / 1433 ) cutoffSlk: 214748364.7ps stdDelay: 24.7ps
[09/15 16:34:42    31s] Iteration  8: Total net bbox = 2.378e+04 (1.29e+04 1.09e+04)
[09/15 16:34:42    31s]               Est.  stn bbox = 2.885e+04 (1.53e+04 1.35e+04)
[09/15 16:34:42    31s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 775.4M
[09/15 16:34:43    32s] Iteration  9: Total net bbox = 2.550e+04 (1.31e+04 1.24e+04)
[09/15 16:34:43    32s]               Est.  stn bbox = 3.063e+04 (1.56e+04 1.51e+04)
[09/15 16:34:43    32s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 775.4M
[09/15 16:34:43    32s] Iteration 10: Total net bbox = 2.646e+04 (1.40e+04 1.25e+04)
[09/15 16:34:43    32s]               Est.  stn bbox = 3.167e+04 (1.65e+04 1.52e+04)
[09/15 16:34:43    32s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 775.4M
[09/15 16:34:43    32s] Iteration 11: Total net bbox = 2.646e+04 (1.40e+04 1.25e+04)
[09/15 16:34:43    32s]               Est.  stn bbox = 3.167e+04 (1.65e+04 1.52e+04)
[09/15 16:34:43    32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 775.4M
[09/15 16:34:43    32s] *** cost = 2.646e+04 (1.40e+04 1.25e+04) (cpu for global=0:00:03.3) real=0:00:05.0***
[09/15 16:34:43    32s] Info: 8 clock gating cells identified, 2 (on average) moved
[09/15 16:34:43    32s] Core Placement runtime cpu: 0:00:02.9 real: 0:00:03.0
[09/15 16:34:43    32s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[09/15 16:34:43    32s] Type 'man ENCSP-9025' for more detail.
[09/15 16:34:43    32s] Core basic site is TSM90NMSITE
[09/15 16:34:43    32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/15 16:34:43    32s] *** Starting refinePlace (0:00:29.8 mem=732.0M) ***
[09/15 16:34:43    32s] Total net length = 2.646e+04 (1.400e+04 1.246e+04) (ext = 5.970e+03)
[09/15 16:34:43    32s] # spcSbClkGt: 2
[09/15 16:34:43    32s] Starting refinePlace ...
[09/15 16:34:43    32s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/15 16:34:43    32s]   Spread Effort: high, pre-route mode, useDDP on.
[09/15 16:34:43    32s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=732.0MB) @(0:00:29.8 - 0:00:29.9).
[09/15 16:34:43    32s] Move report: preRPlace moves 1267 insts, mean move: 0.75 um, max move: 3.23 um
[09/15 16:34:43    32s] 	Max move on inst (comp_0/U331): (37.67, 54.06) --> (39.76, 52.92)
[09/15 16:34:43    32s] 	Length: 6 sites, height: 1 rows, site name: TSM90NMSITE, cell type: AOI2BB1X2
[09/15 16:34:43    32s] wireLenOptFixPriorityInst 0 inst fixed
[09/15 16:34:43    32s] Placement tweakage begins.
[09/15 16:34:43    32s] wire length = 3.340e+04
[09/15 16:34:43    32s] wire length = 3.173e+04
[09/15 16:34:43    32s] Placement tweakage ends.
[09/15 16:34:43    32s] Move report: tweak moves 228 insts, mean move: 4.02 um, max move: 15.96 um
[09/15 16:34:43    32s] 	Max move on inst (b12_0/U954): (87.64, 105.84) --> (71.68, 105.84)
[09/15 16:34:43    32s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/15 16:34:43    32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=732.0MB) @(0:00:30.0 - 0:00:30.0).
[09/15 16:34:43    32s] Move report: Detail placement moves 1267 insts, mean move: 1.42 um, max move: 16.33 um
[09/15 16:34:43    32s] 	Max move on inst (b12_0/U954): (87.52, 105.35) --> (71.68, 105.84)
[09/15 16:34:43    32s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 732.0MB
[09/15 16:34:43    33s] Statistics of distance of Instance movement in refine placement:
[09/15 16:34:43    33s]   maximum (X+Y) =        16.33 um
[09/15 16:34:43    33s]   inst (b12_0/U954) with max move: (87.5195, 105.349) -> (71.68, 105.84)
[09/15 16:34:43    33s]   mean    (X+Y) =         1.42 um
[09/15 16:34:43    33s] Total instances flipped for WireLenOpt: 62
[09/15 16:34:43    33s] Summary Report:
[09/15 16:34:43    33s] Instances move: 1267 (out of 1267 movable)
[09/15 16:34:43    33s] Mean displacement: 1.42 um
[09/15 16:34:43    33s] Max displacement: 16.33 um (Instance: b12_0/U954) (87.5195, 105.349) -> (71.68, 105.84)
[09/15 16:34:43    33s] 	Length: 8 sites, height: 1 rows, site name: TSM90NMSITE, cell type: OAI2BB2X2
[09/15 16:34:43    33s] Total instances moved : 1267
[09/15 16:34:43    33s] Total net length = 2.517e+04 (1.259e+04 1.258e+04) (ext = 5.833e+03)
[09/15 16:34:43    33s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 732.0MB
[09/15 16:34:43    33s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=732.0MB) @(0:00:29.8 - 0:00:30.0).
[09/15 16:34:43    33s] *** Finished refinePlace (0:00:30.0 mem=732.0M) ***
[09/15 16:34:43    33s] Total net length = 2.513e+04 (1.253e+04 1.260e+04) (ext = 5.817e+03)
[09/15 16:34:43    33s] *** End of Placement (cpu=0:00:05.7, real=0:00:07.0, mem=732.0M) ***
[09/15 16:34:43    33s] Core basic site is TSM90NMSITE
[09/15 16:34:43    33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/15 16:34:43    33s] default core: bins with density >  0.75 = 3.33 % ( 1 / 30 )
[09/15 16:34:43    33s] Density distribution unevenness ratio = 6.872%
[09/15 16:34:43    33s] *** Free Virtual Timing Model ...(mem=732.0M)
[09/15 16:34:43    33s] Starting IO pin assignment...
[09/15 16:34:43    33s] *** Finishing placeDesign default flow ***
[09/15 16:34:43    33s] **ERROR: (ENCSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/15 16:34:43    33s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/15 16:34:43    33s] **placeDesign ... cpu = 0: 0: 7, real = 0: 0: 9, mem = 732.0M **
[09/15 16:34:43    33s] **WARN: (ENCSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[09/15 16:34:43    33s] 
[09/15 16:34:43    33s] *** Summary of all messages that are not suppressed in this session:
[09/15 16:34:43    33s] Severity  ID               Count  Summary                                  
[09/15 16:34:43    33s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[09/15 16:34:43    33s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[09/15 16:34:43    33s] WARNING   ENCSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[09/15 16:34:43    33s] WARNING   ENCSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[09/15 16:34:43    33s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[09/15 16:34:43    33s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/15 16:34:43    33s] ERROR     ENCSP-9099           2  Scan chains exist in this design but are...
[09/15 16:34:43    33s] *** Message Summary: 6 warning(s), 2 error(s)
[09/15 16:34:43    33s] 
[09/15 16:34:51    34s] <CMD> setTieHiLoMode -cell {TIEHI TIELO} -maxFanOut 20 -maxDistance 100
[09/15 16:34:51    34s] <CMD> addTieHiLo -prefix LTIE
[09/15 16:34:51    34s] Core basic site is TSM90NMSITE
[09/15 16:34:51    34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/15 16:34:51    34s] Options: Max Distance = 100.000 microns, Max Fan-out = 20.
[09/15 16:34:51    34s] INFO: Total Number of Tie Cells (TIEHI) placed: 3
[09/15 16:34:52    34s] Re-routed 1436 nets
[09/15 16:34:52    34s] INFO: Total Number of Tie Cells (TIELO) placed: 0
[09/15 16:34:52    34s] <CMD> saveDesign Placement.enc
[09/15 16:34:52    34s] Writing Netlist "Placement.enc.dat/BISG_TOP.v.gz" ...
[09/15 16:34:52    34s] Saving AAE Data ...
[09/15 16:34:52    34s] Saving configuration ...
[09/15 16:34:52    34s] Saving preference file Placement.enc.dat/enc.pref.tcl ...
[09/15 16:34:52    34s] Saving floorplan ...
[09/15 16:34:52    34s] Saving Drc markers ...
[09/15 16:34:52    34s] ... No Drc file written since there is no markers found.
[09/15 16:34:52    34s] Saving placement ...
[09/15 16:34:52    34s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=810.1M) ***
[09/15 16:34:52    34s] Saving route ...
[09/15 16:34:52    34s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=810.1M) ***
[09/15 16:34:52    34s] Writing DEF file 'Placement.enc.dat/BISG_TOP.def.gz', current time is Thu Sep 15 16:34:52 2022 ...
[09/15 16:34:52    34s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[09/15 16:34:52    34s] DEF file 'Placement.enc.dat/BISG_TOP.def.gz' is written, current time is Thu Sep 15 16:34:52 2022 ...
[09/15 16:34:52    34s] Saving rc congestion map Placement.enc.dat/BISG_TOP.congmap.gz ...
[09/15 16:34:52    34s] Copying Max Timing Library...
[09/15 16:34:52    34s] Copying Min Timing Library...
[09/15 16:34:52    34s] Copying LEF file...
[09/15 16:34:52    35s] Copying  QX Layermap file...
[09/15 16:34:52    35s] Copying Cap Table file ...
[09/15 16:34:52    35s] Copying IO file...
[09/15 16:34:52    35s] Copying Constraints file(s) ...
[09/15 16:34:52    35s] Modifying Mode File...
[09/15 16:34:52    35s] Modifying View File...
[09/15 16:34:52    35s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/fast.cdB...
[09/15 16:34:52    35s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/slow.cdB...
[09/15 16:34:52    35s] Modifying Globals File...
[09/15 16:34:53    35s] Modifying Power Constraints File...
[09/15 16:34:53    35s] Generated self-contained design: /home/m108/m108061621/Desktop/Research/BISG_my/b12_adpll_clk/APR/run
[09/15 16:34:53    35s] *** Message Summary: 0 warning(s), 0 error(s)
[09/15 16:34:53    35s] 
[09/15 16:34:53    35s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -drouteUseMultiCutViaEffort high
[09/15 16:34:53    35s] <CMD> routeDesign -globalDetail
[09/15 16:34:53    35s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 713.72 (MB), peak = 764.49 (MB)
[09/15 16:34:53    35s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/15 16:34:53    35s] Core basic site is TSM90NMSITE
[09/15 16:34:53    35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/15 16:34:53    35s] Begin checking placement ... (start mem=810.1M, init mem=810.1M)
[09/15 16:34:53    35s] *info: Placed = 1270          
[09/15 16:34:53    35s] *info: Unplaced = 0           
[09/15 16:34:53    35s] Placement Density:60.02%(9401/15662)
[09/15 16:34:53    35s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=810.1M)
[09/15 16:34:53    35s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[09/15 16:34:53    35s] #**INFO: honoring user setting for routeWithSiDriven set to true
[09/15 16:34:53    35s] 
[09/15 16:34:53    35s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/15 16:34:53    35s] *** Changed status on (0) nets in Clock.
[09/15 16:34:53    35s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=810.1M) ***
[09/15 16:34:53    35s] 
[09/15 16:34:53    35s] globalDetailRoute
[09/15 16:34:53    35s] 
[09/15 16:34:53    35s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[09/15 16:34:53    35s] #setNanoRouteMode -routeTopRoutingLayer 15
[09/15 16:34:53    35s] #setNanoRouteMode -routeWithSiDriven true
[09/15 16:34:53    35s] #setNanoRouteMode -routeWithTimingDriven true
[09/15 16:34:53    35s] #Start globalDetailRoute on Thu Sep 15 16:34:53 2022
[09/15 16:34:53    35s] #
[09/15 16:34:53    35s] #Generating timing graph information, please wait...
[09/15 16:34:53    35s] #1438 total nets, 0 already routed, 0 will ignore in trialRoute
[09/15 16:34:53    35s] #Dump tif for version 2.1
[09/15 16:34:53    35s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/15 16:34:53    35s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/15 16:34:53    35s] AAE_THRD: End delay calculation. (MEM=881.871 CPU=0:00:00.1 REAL=0:00:00.0)
[09/15 16:34:53    35s] #Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 740.39 (MB), peak = 764.49 (MB)
[09/15 16:34:53    35s] #Done generating timing graph information.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN VSSPST33 in CELL_VIEW PVSS2DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS2ANA_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN AVSS in CELL_VIEW PVSS1ANA_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN VDDPST33 in CELL_VIEW PVDD2POC_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN VDDPST33 in CELL_VIEW PVDD2DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD2ANA_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN AVDD in CELL_VIEW PVDD1ANA_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW24DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW24DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW16DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW16DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW12DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW12DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRUW08DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRUW08DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU24SDGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU24SDGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU24DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW PRU24DGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (NRDB-728) PIN C in CELL_VIEW PRU16SDGZ_33 does not have antenna diff area.
[09/15 16:34:53    35s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[09/15 16:34:53    35s] #To increase the message display limit, refer to the product command reference manual.
[09/15 16:34:54    37s] #Start reading timing information from file .timing_file_6758.tif.gz ...
[09/15 16:34:54    37s] #Read in timing information for 79 ports, 1270 instances from timing file .timing_file_6758.tif.gz.
[09/15 16:34:54    37s] #NanoRoute Version v14.28-s005 NR160313-1959/14_28-UB
[09/15 16:34:54    37s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[09/15 16:34:54    37s] #Start routing data preparation.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.120.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.120.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.420.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.140.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.420.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.420.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.420.
[09/15 16:34:54    37s] #WARNING (NRDB-2077) The below via enclosure for LAYER M8 is not specified for width 0.420.
[09/15 16:34:54    37s] #WARNING (NRDB-2078) The above via enclosure for LAYER M9 is not specified for width 0.420.
[09/15 16:34:54    37s] #WARNING (NRDB-812) Cuts within VIA VIA7_4CUT violate adjacent cut spacing rule.
[09/15 16:34:54    37s] #WARNING (NRDB-812) Cuts within VIA VIA8_4CUT violate adjacent cut spacing rule.
[09/15 16:34:54    37s] #Minimum voltage of a net in the design = 0.000.
[09/15 16:34:54    37s] #Maximum voltage of a net in the design = 1.100.
[09/15 16:34:54    37s] #Voltage range [0.000 - 0.000] has 1 net.
[09/15 16:34:54    37s] #Voltage range [1.100 - 1.100] has 1 net.
[09/15 16:34:54    37s] #Voltage range [0.000 - 1.100] has 1444 nets.
[09/15 16:34:57    39s] # M1           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.250
[09/15 16:34:57    39s] # M2           V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[09/15 16:34:57    39s] # M3           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[09/15 16:34:57    39s] # M4           V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[09/15 16:34:57    39s] # M5           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[09/15 16:34:57    39s] # M6           V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[09/15 16:34:57    39s] # M7           H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[09/15 16:34:57    39s] # M8           V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.840
[09/15 16:34:57    39s] # M9           H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.840
[09/15 16:34:57    39s] #Regenerating Ggrids automatically.
[09/15 16:34:57    39s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.280.
[09/15 16:34:57    39s] #Using automatically generated G-grids.
[09/15 16:34:57    39s] #Done routing data preparation.
[09/15 16:34:57    39s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 823.64 (MB), peak = 823.64 (MB)
[09/15 16:34:57    39s] #Merging special wires...
[09/15 16:34:57    39s] #Using S.M.A.R.T. routing technology.
[09/15 16:34:57    39s] #Number of eco nets is 0
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #Start data preparation...
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #Data preparation is done on Thu Sep 15 16:34:57 2022
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #Analyzing routing resource...
[09/15 16:34:57    39s] #Routing resource analysis is done on Thu Sep 15 16:34:57 2022
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #  Resource Analysis:
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/15 16:34:57    39s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/15 16:34:57    39s] #  --------------------------------------------------------------
[09/15 16:34:57    39s] #  Metal 1        H         549           0        1369    50.62%
[09/15 16:34:57    39s] #  Metal 2        V         562           0        1369     0.00%
[09/15 16:34:57    39s] #  Metal 3        H         549           0        1369     0.00%
[09/15 16:34:57    39s] #  Metal 4        V         502          60        1369     0.00%
[09/15 16:34:57    39s] #  Metal 5        H         489          60        1369     2.70%
[09/15 16:34:57    39s] #  Metal 6        V         562           0        1369     0.00%
[09/15 16:34:57    39s] #  Metal 7        H         549           0        1369     0.00%
[09/15 16:34:57    39s] #  Metal 8        V         187           0        1369     0.00%
[09/15 16:34:57    39s] #  Metal 9        H         183           0        1369     0.00%
[09/15 16:34:57    39s] #  --------------------------------------------------------------
[09/15 16:34:57    39s] #  Total                   4132       2.40%  12321     5.92%
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.82 (MB), peak = 823.89 (MB)
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #start global routing iteration 1...
[09/15 16:34:57    39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.41 (MB), peak = 824.47 (MB)
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #start global routing iteration 2...
[09/15 16:34:57    39s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.79 (MB), peak = 824.80 (MB)
[09/15 16:34:57    39s] #
[09/15 16:34:57    39s] #start global routing iteration 3...
[09/15 16:34:57    40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.80 (MB), peak = 824.82 (MB)
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
[09/15 16:34:57    40s] #Total number of routable nets = 1436.
[09/15 16:34:57    40s] #Total number of nets in the design = 1446.
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #1436 routable nets have only global wires.
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #Routed nets constraints summary:
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #        Rules   Unconstrained  
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #      Default            1436  
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #        Total            1436  
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #Routing constraints summary of the whole design:
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #        Rules   Unconstrained  
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #      Default            1436  
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #        Total            1436  
[09/15 16:34:57    40s] #-----------------------------
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #                 OverCon          
[09/15 16:34:57    40s] #                  #Gcell    %Gcell
[09/15 16:34:57    40s] #     Layer           (1)   OverCon
[09/15 16:34:57    40s] #  --------------------------------
[09/15 16:34:57    40s] #   Metal 1      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #   Metal 2      2(0.15%)   (0.15%)
[09/15 16:34:57    40s] #   Metal 3      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #   Metal 4      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #   Metal 5      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #   Metal 6      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #   Metal 7      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #   Metal 8      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #   Metal 9      0(0.00%)   (0.00%)
[09/15 16:34:57    40s] #  --------------------------------
[09/15 16:34:57    40s] #     Total      2(0.02%)   (0.02%)
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #Complete Global Routing.
[09/15 16:34:57    40s] #Total wire length = 30468 um.
[09/15 16:34:57    40s] #Total half perimeter of net bounding box = 27190 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M1 = 586 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M2 = 14259 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M3 = 14148 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M4 = 1289 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M5 = 186 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M6 = 0 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M7 = 0 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M8 = 0 um.
[09/15 16:34:57    40s] #Total wire length on LAYER M9 = 0 um.
[09/15 16:34:57    40s] #Total number of vias = 8326
[09/15 16:34:57    40s] #Up-Via Summary (total 8326):
[09/15 16:34:57    40s] #           
[09/15 16:34:57    40s] #-----------------------
[09/15 16:34:57    40s] #  Metal 1         5004
[09/15 16:34:57    40s] #  Metal 2         3237
[09/15 16:34:57    40s] #  Metal 3           81
[09/15 16:34:57    40s] #  Metal 4            4
[09/15 16:34:57    40s] #-----------------------
[09/15 16:34:57    40s] #                  8326 
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #Max overcon = 1 tracks.
[09/15 16:34:57    40s] #Total overcon = 0.02%.
[09/15 16:34:57    40s] #Worst layer Gcell overcon rate = 0.00%.
[09/15 16:34:57    40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.88 (MB), peak = 824.88 (MB)
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #Start data preparation for track assignment...
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #Data preparation is done on Thu Sep 15 16:34:57 2022
[09/15 16:34:57    40s] #
[09/15 16:34:57    40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 824.90 (MB), peak = 824.90 (MB)
[09/15 16:34:57    40s] #Start Track Assignment.
[09/15 16:34:57    40s] #Done with 2341 horizontal wires in 1 hboxes and 2458 vertical wires in 1 hboxes.
[09/15 16:34:57    40s] #Done with 486 horizontal wires in 1 hboxes and 474 vertical wires in 1 hboxes.
[09/15 16:34:57    40s] #Complete Track Assignment.
[09/15 16:34:58    40s] #Total wire length = 29780 um.
[09/15 16:34:58    40s] #Total half perimeter of net bounding box = 27190 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M1 = 586 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M2 = 13843 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M3 = 13869 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M4 = 1294 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M5 = 188 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M6 = 0 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M7 = 0 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M8 = 0 um.
[09/15 16:34:58    40s] #Total wire length on LAYER M9 = 0 um.
[09/15 16:34:58    40s] #Total number of vias = 8326
[09/15 16:34:58    40s] #Up-Via Summary (total 8326):
[09/15 16:34:58    40s] #           
[09/15 16:34:58    40s] #-----------------------
[09/15 16:34:58    40s] #  Metal 1         5004
[09/15 16:34:58    40s] #  Metal 2         3237
[09/15 16:34:58    40s] #  Metal 3           81
[09/15 16:34:58    40s] #  Metal 4            4
[09/15 16:34:58    40s] #-----------------------
[09/15 16:34:58    40s] #                  8326 
[09/15 16:34:58    40s] #
[09/15 16:34:58    40s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.71 (MB), peak = 824.99 (MB)
[09/15 16:34:58    40s] #
[09/15 16:34:58    40s] #Cpu time = 00:00:03
[09/15 16:34:58    40s] #Elapsed time = 00:00:03
[09/15 16:34:58    40s] #Increased memory = 14.79 (MB)
[09/15 16:34:58    40s] #Total memory = 796.71 (MB)
[09/15 16:34:58    40s] #Peak memory = 824.99 (MB)
[09/15 16:34:58    40s] #Using S.M.A.R.T. routing technology.
[09/15 16:34:58    40s] #routeSiEffort set to high
[09/15 16:34:58    40s] #
[09/15 16:34:58    40s] #Start Detail Routing..
[09/15 16:34:58    40s] #start initial detail routing ...
[09/15 16:35:05    47s] #    number of violations = 3
[09/15 16:35:05    47s] #
[09/15 16:35:05    47s] #    By Layer and Type :
[09/15 16:35:05    47s] #	         MetSpc     Loop   Totals
[09/15 16:35:05    47s] #	M1            1        1        2
[09/15 16:35:05    47s] #	M2            1        0        1
[09/15 16:35:05    47s] #	Totals        2        1        3
[09/15 16:35:05    47s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 837.74 (MB), peak = 837.74 (MB)
[09/15 16:35:05    47s] #start 1st optimization iteration ...
[09/15 16:35:05    47s] #    number of violations = 3
[09/15 16:35:05    47s] #
[09/15 16:35:05    47s] #    By Layer and Type :
[09/15 16:35:05    47s] #	         AdjCut   Totals
[09/15 16:35:05    47s] #	M1            0        0
[09/15 16:35:05    47s] #	M2            3        3
[09/15 16:35:05    47s] #	Totals        3        3
[09/15 16:35:05    47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.87 (MB), peak = 837.87 (MB)
[09/15 16:35:05    47s] #start 2nd optimization iteration ...
[09/15 16:35:05    47s] #    number of violations = 0
[09/15 16:35:05    47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 837.87 (MB), peak = 837.87 (MB)
[09/15 16:35:05    47s] #Complete Detail Routing.
[09/15 16:35:05    47s] #Total wire length = 32416 um.
[09/15 16:35:05    47s] #Total half perimeter of net bounding box = 27190 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M1 = 2779 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M2 = 12141 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M3 = 11966 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M4 = 4434 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M5 = 1096 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M6 = 0 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M7 = 0 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M8 = 0 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M9 = 0 um.
[09/15 16:35:05    47s] #Total number of vias = 10917
[09/15 16:35:05    47s] #Total number of multi-cut vias = 8987 ( 82.3%)
[09/15 16:35:05    47s] #Total number of single cut vias = 1930 ( 17.7%)
[09/15 16:35:05    47s] #Up-Via Summary (total 10917):
[09/15 16:35:05    47s] #                   single-cut          multi-cut      Total
[09/15 16:35:05    47s] #-----------------------------------------------------------
[09/15 16:35:05    47s] #  Metal 1        1869 ( 33.5%)      3713 ( 66.5%)       5582
[09/15 16:35:05    47s] #  Metal 2          54 (  1.3%)      4181 ( 98.7%)       4235
[09/15 16:35:05    47s] #  Metal 3           7 (  0.8%)       893 ( 99.2%)        900
[09/15 16:35:05    47s] #  Metal 4           0 (  0.0%)       200 (100.0%)        200
[09/15 16:35:05    47s] #-----------------------------------------------------------
[09/15 16:35:05    47s] #                 1930 ( 17.7%)      8987 ( 82.3%)      10917 
[09/15 16:35:05    47s] #
[09/15 16:35:05    47s] #Total number of DRC violations = 0
[09/15 16:35:05    47s] #Cpu time = 00:00:07
[09/15 16:35:05    47s] #Elapsed time = 00:00:07
[09/15 16:35:05    47s] #Increased memory = 41.17 (MB)
[09/15 16:35:05    47s] #Total memory = 837.88 (MB)
[09/15 16:35:05    47s] #Peak memory = 837.88 (MB)
[09/15 16:35:05    47s] #
[09/15 16:35:05    47s] #start routing for process antenna violation fix ...
[09/15 16:35:05    47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.40 (MB), peak = 837.89 (MB)
[09/15 16:35:05    47s] #
[09/15 16:35:05    47s] #Total wire length = 32416 um.
[09/15 16:35:05    47s] #Total half perimeter of net bounding box = 27190 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M1 = 2779 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M2 = 12141 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M3 = 11966 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M4 = 4434 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M5 = 1096 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M6 = 0 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M7 = 0 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M8 = 0 um.
[09/15 16:35:05    47s] #Total wire length on LAYER M9 = 0 um.
[09/15 16:35:05    47s] #Total number of vias = 10917
[09/15 16:35:05    47s] #Total number of multi-cut vias = 8987 ( 82.3%)
[09/15 16:35:05    47s] #Total number of single cut vias = 1930 ( 17.7%)
[09/15 16:35:05    47s] #Up-Via Summary (total 10917):
[09/15 16:35:05    47s] #                   single-cut          multi-cut      Total
[09/15 16:35:05    47s] #-----------------------------------------------------------
[09/15 16:35:05    47s] #  Metal 1        1869 ( 33.5%)      3713 ( 66.5%)       5582
[09/15 16:35:05    47s] #  Metal 2          54 (  1.3%)      4181 ( 98.7%)       4235
[09/15 16:35:05    47s] #  Metal 3           7 (  0.8%)       893 ( 99.2%)        900
[09/15 16:35:05    47s] #  Metal 4           0 (  0.0%)       200 (100.0%)        200
[09/15 16:35:05    47s] #-----------------------------------------------------------
[09/15 16:35:05    47s] #                 1930 ( 17.7%)      8987 ( 82.3%)      10917 
[09/15 16:35:05    47s] #
[09/15 16:35:05    47s] #Total number of DRC violations = 0
[09/15 16:35:05    47s] #Total number of net violated process antenna rule = 0
[09/15 16:35:05    47s] #
[09/15 16:35:05    48s] #
[09/15 16:35:05    48s] #Start Post Route wire spreading..
[09/15 16:35:05    48s] #
[09/15 16:35:05    48s] #Start data preparation for wire spreading...
[09/15 16:35:05    48s] #
[09/15 16:35:05    48s] #Data preparation is done on Thu Sep 15 16:35:05 2022
[09/15 16:35:05    48s] #
[09/15 16:35:05    48s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.42 (MB), peak = 837.89 (MB)
[09/15 16:35:05    48s] #
[09/15 16:35:05    48s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[09/15 16:35:05    48s] #
[09/15 16:35:05    48s] #Start Post Route Wire Spread.
[09/15 16:35:06    48s] #Done with 247 horizontal wires in 1 hboxes and 343 vertical wires in 1 hboxes.
[09/15 16:35:06    48s] #Complete Post Route Wire Spread.
[09/15 16:35:06    48s] #
[09/15 16:35:06    48s] #Total wire length = 32716 um.
[09/15 16:35:06    48s] #Total half perimeter of net bounding box = 27190 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M1 = 2789 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M2 = 12236 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M3 = 12091 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M4 = 4501 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M5 = 1099 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M6 = 0 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M7 = 0 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M8 = 0 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M9 = 0 um.
[09/15 16:35:06    48s] #Total number of vias = 10917
[09/15 16:35:06    48s] #Total number of multi-cut vias = 8987 ( 82.3%)
[09/15 16:35:06    48s] #Total number of single cut vias = 1930 ( 17.7%)
[09/15 16:35:06    48s] #Up-Via Summary (total 10917):
[09/15 16:35:06    48s] #                   single-cut          multi-cut      Total
[09/15 16:35:06    48s] #-----------------------------------------------------------
[09/15 16:35:06    48s] #  Metal 1        1869 ( 33.5%)      3713 ( 66.5%)       5582
[09/15 16:35:06    48s] #  Metal 2          54 (  1.3%)      4181 ( 98.7%)       4235
[09/15 16:35:06    48s] #  Metal 3           7 (  0.8%)       893 ( 99.2%)        900
[09/15 16:35:06    48s] #  Metal 4           0 (  0.0%)       200 (100.0%)        200
[09/15 16:35:06    48s] #-----------------------------------------------------------
[09/15 16:35:06    48s] #                 1930 ( 17.7%)      8987 ( 82.3%)      10917 
[09/15 16:35:06    48s] #
[09/15 16:35:06    48s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.79 (MB), peak = 837.89 (MB)
[09/15 16:35:06    48s] #
[09/15 16:35:06    48s] #Post Route wire spread is done.
[09/15 16:35:06    48s] #Total wire length = 32716 um.
[09/15 16:35:06    48s] #Total half perimeter of net bounding box = 27190 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M1 = 2789 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M2 = 12236 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M3 = 12091 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M4 = 4501 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M5 = 1099 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M6 = 0 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M7 = 0 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M8 = 0 um.
[09/15 16:35:06    48s] #Total wire length on LAYER M9 = 0 um.
[09/15 16:35:06    48s] #Total number of vias = 10917
[09/15 16:35:06    48s] #Total number of multi-cut vias = 8987 ( 82.3%)
[09/15 16:35:06    48s] #Total number of single cut vias = 1930 ( 17.7%)
[09/15 16:35:06    48s] #Up-Via Summary (total 10917):
[09/15 16:35:06    48s] #                   single-cut          multi-cut      Total
[09/15 16:35:06    48s] #-----------------------------------------------------------
[09/15 16:35:06    48s] #  Metal 1        1869 ( 33.5%)      3713 ( 66.5%)       5582
[09/15 16:35:06    48s] #  Metal 2          54 (  1.3%)      4181 ( 98.7%)       4235
[09/15 16:35:06    48s] #  Metal 3           7 (  0.8%)       893 ( 99.2%)        900
[09/15 16:35:06    48s] #  Metal 4           0 (  0.0%)       200 (100.0%)        200
[09/15 16:35:06    48s] #-----------------------------------------------------------
[09/15 16:35:06    48s] #                 1930 ( 17.7%)      8987 ( 82.3%)      10917 
[09/15 16:35:06    48s] #
[09/15 16:35:06    48s] #
[09/15 16:35:06    48s] #Start DRC checking..
[09/15 16:35:06    49s] #    number of violations = 0
[09/15 16:35:06    49s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 840.18 (MB), peak = 842.18 (MB)
[09/15 16:35:06    49s] #    number of violations = 0
[09/15 16:35:06    49s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 840.18 (MB), peak = 842.18 (MB)
[09/15 16:35:06    49s] #CELL_VIEW BISG_TOP,init has no DRC violation.
[09/15 16:35:06    49s] #Total number of DRC violations = 0
[09/15 16:35:06    49s] #Total number of net violated process antenna rule = 0
[09/15 16:35:06    49s] #detailRoute Statistics:
[09/15 16:35:06    49s] #Cpu time = 00:00:09
[09/15 16:35:06    49s] #Elapsed time = 00:00:09
[09/15 16:35:06    49s] #Increased memory = 43.46 (MB)
[09/15 16:35:06    49s] #Total memory = 840.18 (MB)
[09/15 16:35:06    49s] #Peak memory = 842.18 (MB)
[09/15 16:35:07    49s] #
[09/15 16:35:07    49s] #globalDetailRoute statistics:
[09/15 16:35:07    49s] #Cpu time = 00:00:14
[09/15 16:35:07    49s] #Elapsed time = 00:00:14
[09/15 16:35:07    49s] #Increased memory = 126.50 (MB)
[09/15 16:35:07    49s] #Total memory = 840.28 (MB)
[09/15 16:35:07    49s] #Peak memory = 842.18 (MB)
[09/15 16:35:07    49s] #Number of warnings = 55
[09/15 16:35:07    49s] #Total number of warnings = 56
[09/15 16:35:07    49s] #Number of fails = 0
[09/15 16:35:07    49s] #Total number of fails = 0
[09/15 16:35:07    49s] #Complete globalDetailRoute on Thu Sep 15 16:35:06 2022
[09/15 16:35:07    49s] #
[09/15 16:35:07    49s] #routeDesign: cpu time = 00:00:14, elapsed time = 00:00:14, memory = 840.28 (MB), peak = 842.18 (MB)
[09/15 16:35:07    49s] 
[09/15 16:35:07    49s] *** Summary of all messages that are not suppressed in this session:
[09/15 16:35:07    49s] Severity  ID               Count  Summary                                  
[09/15 16:35:07    49s] WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
[09/15 16:35:07    49s] *** Message Summary: 1 warning(s), 0 error(s)
[09/15 16:35:07    49s] 
[09/15 16:35:11    50s] <CMD> saveDesign route.enc
[09/15 16:35:11    50s] Writing Netlist "route.enc.dat/BISG_TOP.v.gz" ...
[09/15 16:35:11    50s] Saving AAE Data ...
[09/15 16:35:11    50s] Saving configuration ...
[09/15 16:35:11    50s] Saving preference file route.enc.dat/enc.pref.tcl ...
[09/15 16:35:11    50s] Saving floorplan ...
[09/15 16:35:11    50s] Saving Drc markers ...
[09/15 16:35:11    50s] ... No Drc file written since there is no markers found.
[09/15 16:35:11    50s] Saving placement ...
[09/15 16:35:11    50s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=875.1M) ***
[09/15 16:35:11    50s] Saving route ...
[09/15 16:35:11    50s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=875.1M) ***
[09/15 16:35:11    50s] Writing DEF file 'route.enc.dat/BISG_TOP.def.gz', current time is Thu Sep 15 16:35:11 2022 ...
[09/15 16:35:11    50s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[09/15 16:35:11    50s] DEF file 'route.enc.dat/BISG_TOP.def.gz' is written, current time is Thu Sep 15 16:35:11 2022 ...
[09/15 16:35:11    50s] Copying Max Timing Library...
[09/15 16:35:11    50s] Copying Min Timing Library...
[09/15 16:35:11    50s] Copying LEF file...
[09/15 16:35:11    50s] Copying  QX Layermap file...
[09/15 16:35:11    50s] Copying Cap Table file ...
[09/15 16:35:11    50s] Copying IO file...
[09/15 16:35:11    50s] Copying Constraints file(s) ...
[09/15 16:35:11    50s] Modifying Mode File...
[09/15 16:35:11    50s] Modifying View File...
[09/15 16:35:11    50s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/fast.cdB...
[09/15 16:35:11    50s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/slow.cdB...
[09/15 16:35:11    50s] Modifying Globals File...
[09/15 16:35:11    50s] Modifying Power Constraints File...
[09/15 16:35:11    50s] Generated self-contained design: /home/m108/m108061621/Desktop/Research/BISG_my/b12_adpll_clk/APR/run
[09/15 16:35:11    50s] *** Message Summary: 0 warning(s), 0 error(s)
[09/15 16:35:11    50s] 
[09/15 16:35:12    50s] <CMD> verifyGeometry
[09/15 16:35:12    50s]  *** Starting Verify Geometry (MEM: 875.1) ***
[09/15 16:35:12    50s] 
[09/15 16:35:12    50s]   VERIFY GEOMETRY ...... Starting Verification
[09/15 16:35:12    50s]   VERIFY GEOMETRY ...... Initializing
[09/15 16:35:12    50s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/15 16:35:12    50s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/15 16:35:12    50s]                   ...... bin size: 3840
[09/15 16:35:12    50s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/15 16:35:13    51s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[09/15 16:35:13    51s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[09/15 16:35:13    51s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[09/15 16:35:13    51s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[09/15 16:35:13    51s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[09/15 16:35:13    51s] VG: elapsed time: 1.00
[09/15 16:35:13    51s] Begin Summary ...
[09/15 16:35:13    51s]   Cells       : 0
[09/15 16:35:13    51s]   SameNet     : 0
[09/15 16:35:13    51s]   Wiring      : 0
[09/15 16:35:13    51s]   Antenna     : 0
[09/15 16:35:13    51s]   Short       : 0
[09/15 16:35:13    51s]   Overlap     : 0
[09/15 16:35:13    51s] End Summary
[09/15 16:35:13    51s] 
[09/15 16:35:13    51s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/15 16:35:13    51s] 
[09/15 16:35:13    51s] **********End: VERIFY GEOMETRY**********
[09/15 16:35:13    51s]  *** verify geometry (CPU: 0:00:00.7  MEM: 122.9M)
[09/15 16:35:13    51s] 
[09/15 16:35:17    52s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/15 16:35:17    52s] VERIFY_CONNECTIVITY use new engine.
[09/15 16:35:17    52s] 
[09/15 16:35:17    52s] ******** Start: VERIFY CONNECTIVITY ********
[09/15 16:35:17    52s] Start Time: Thu Sep 15 16:35:17 2022
[09/15 16:35:17    52s] 
[09/15 16:35:17    52s] Design Name: BISG_TOP
[09/15 16:35:17    52s] Database Units: 2000
[09/15 16:35:17    52s] Design Boundary: (0.0000, 0.0000) (157.2500, 153.7200)
[09/15 16:35:17    52s] Error Limit = 1000; Warning Limit = 50
[09/15 16:35:17    52s] Check all nets
[09/15 16:35:17    52s] Net ScanNum[19]: Found a geometry with bounding box (157.18,0.00) (157.31,0.50) outside the design boundary.
[09/15 16:35:17    52s] Violations for such geometries will be reported.
[09/15 16:35:17    52s] 
[09/15 16:35:17    52s] Begin Summary 
[09/15 16:35:17    52s]   Found no problems or warnings.
[09/15 16:35:17    52s] End Summary
[09/15 16:35:17    52s] 
[09/15 16:35:17    52s] End Time: Thu Sep 15 16:35:17 2022
[09/15 16:35:17    52s] Time Elapsed: 0:00:00.0
[09/15 16:35:17    52s] 
[09/15 16:35:17    52s] ******** End: VERIFY CONNECTIVITY ********
[09/15 16:35:17    52s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/15 16:35:17    52s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[09/15 16:35:17    52s] 
[09/15 16:35:22    53s] <CMD> summaryReport -outFile summaryReport.rpt
[09/15 16:35:22    53s] Creating directory summaryReport.
[09/15 16:35:22    53s] Start to collect the design information.
[09/15 16:35:22    53s] Build netlist information for Cell BISG_TOP.
[09/15 16:35:22    53s] Finished collecting the design information.
[09/15 16:35:22    53s] Generating standard cells used in the design report.
[09/15 16:35:22    53s] Analyze library ... 
[09/15 16:35:22    53s] Analyze netlist ... 
[09/15 16:35:22    53s] Generate no-driven nets information report.
[09/15 16:35:22    53s] Analyze timing ... 
[09/15 16:35:22    53s] Analyze floorplan/placement ... 
[09/15 16:35:22    53s] Analysis Routing ...
[09/15 16:35:22    53s] Report saved in file summaryReport.rpt.
[09/15 16:35:22    53s] <CMD> saveNetlist BISG_TOP_sim.v
[09/15 16:35:22    53s] Writing Netlist "BISG_TOP_sim.v" ...
[09/15 16:35:22    53s] <CMD> saveNetlist BISG_TOP_lvs.v -includePowerGround
[09/15 16:35:22    53s] Writing Netlist "BISG_TOP_lvs.v" ...
[09/15 16:35:22    53s] Pwr name (VDD).
[09/15 16:35:22    53s] Gnd name (VSS).
[09/15 16:35:22    53s] 1 Pwr names and 1 Gnd names.
[09/15 16:35:22    53s] Creating all pg connections for top cell (BISG_TOP).
[09/15 16:35:22    53s] <CMD> streamOut BISG_TOP.gds -mapFile /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map -libName DesignLib -structureName BISG_TOP -stripes 1 -units 1000 -mode ALL
[09/15 16:35:22    53s] Parse map file...
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 2 layer(s) (VIA1 M2) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M1 VIA1 M2) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M1 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): VIA1 M2.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 2 layer(s) (M2 VIA2) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M2 VIA2 M3) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M3 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): M2 VIA2.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (VIA3) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M3 VIA3 M4) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M3 M4 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): VIA3.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (VIA4) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M4 VIA4 M5) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M4 M5 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): VIA4.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (VIA5) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M5 VIA5 M6) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M5 M6 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): VIA5.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (VIA6) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M6 VIA6 M7) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M6 M7 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): VIA6.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (VIA7) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M7 VIA7 M8) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M7 M8 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): VIA7.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] **WARN: (ENCOGDS-399):	 Only 1 layer(s) (VIA8) of a VIAFILLOPC object is(are) specified in map file '/home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/streamOut.map'. A VIAFILLOPC object needs 3 layers (M8 VIA8 M9) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): M8 M9 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): VIA8.
[09/15 16:35:22    53s] Type 'man ENCOGDS-399' for more detail.
[09/15 16:35:22    53s] Writing GDSII file ...
[09/15 16:35:22    53s] 	****** db unit per micron = 2000 ******
[09/15 16:35:22    53s] 	****** output gds2 file unit per micron = 1000 ******
[09/15 16:35:22    53s] 	****** unit scaling factor = 0.5 ******
[09/15 16:35:22    53s] **WARN: (ENCOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[09/15 16:35:22    53s] Output for instance
[09/15 16:35:22    53s] Output for bump
[09/15 16:35:22    53s] Output for physical terminals
[09/15 16:35:22    53s] Output for logical terminals
[09/15 16:35:22    53s] Output for regular nets
[09/15 16:35:22    53s] Output for special nets and metal fills
[09/15 16:35:22    53s] Output for via structure generation
[09/15 16:35:22    53s] Statistics for GDS generated (version 3)
[09/15 16:35:22    53s] ----------------------------------------
[09/15 16:35:22    53s] Stream Out Layer Mapping Information:
[09/15 16:35:22    53s] GDS Layer Number          GDS Layer Name
[09/15 16:35:22    53s] ----------------------------------------
[09/15 16:35:22    53s]     31                                M1
[09/15 16:35:22    53s]     51                              VIA1
[09/15 16:35:22    53s]     32                                M2
[09/15 16:35:22    53s]     52                              VIA2
[09/15 16:35:22    53s]     33                                M3
[09/15 16:35:22    53s]     53                              VIA3
[09/15 16:35:22    53s]     34                                M4
[09/15 16:35:22    53s]     54                              VIA4
[09/15 16:35:22    53s]     35                                M5
[09/15 16:35:22    53s]     55                              VIA5
[09/15 16:35:22    53s]     36                                M6
[09/15 16:35:22    53s]     56                              VIA6
[09/15 16:35:22    53s]     37                                M7
[09/15 16:35:22    53s]     57                              VIA7
[09/15 16:35:22    53s]     38                                M8
[09/15 16:35:22    53s]     58                              VIA8
[09/15 16:35:22    53s]     39                                M9
[09/15 16:35:22    53s]     31                                M1
[09/15 16:35:22    53s]     131                               M1
[09/15 16:35:22    53s]     32                                M2
[09/15 16:35:22    53s]     132                               M2
[09/15 16:35:22    53s]     33                                M3
[09/15 16:35:22    53s]     133                               M3
[09/15 16:35:22    53s]     34                                M4
[09/15 16:35:22    53s]     134                               M4
[09/15 16:35:22    53s]     35                                M5
[09/15 16:35:22    53s]     135                               M5
[09/15 16:35:22    53s]     36                                M6
[09/15 16:35:22    53s]     136                               M6
[09/15 16:35:22    53s]     37                                M7
[09/15 16:35:22    53s]     137                               M7
[09/15 16:35:22    53s]     38                                M8
[09/15 16:35:22    53s]     138                               M8
[09/15 16:35:22    53s]     39                                M9
[09/15 16:35:22    53s]     139                               M9
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Stream Out Information Processed for GDS version 3:
[09/15 16:35:22    53s] Units: 1000 DBU
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Object                             Count
[09/15 16:35:22    53s] ----------------------------------------
[09/15 16:35:22    53s] Instances                           1270
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Ports/Pins                            95
[09/15 16:35:22    53s]     metal layer M2                    35
[09/15 16:35:22    53s]     metal layer M3                    44
[09/15 16:35:22    53s]     metal layer M4                     8
[09/15 16:35:22    53s]     metal layer M5                     8
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Nets                               13591
[09/15 16:35:22    53s]     metal layer M1                  1811
[09/15 16:35:22    53s]     metal layer M2                  6784
[09/15 16:35:22    53s]     metal layer M3                  3812
[09/15 16:35:22    53s]     metal layer M4                  1041
[09/15 16:35:22    53s]     metal layer M5                   143
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s]     Via Instances                  10917
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Special Nets                         158
[09/15 16:35:22    53s]     metal layer M1                   150
[09/15 16:35:22    53s]     metal layer M4                     4
[09/15 16:35:22    53s]     metal layer M5                     4
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s]     Via Instances                    308
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Metal Fills                            0
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s]     Via Instances                      0
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Metal FillOPCs                         0
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s]     Via Instances                      0
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Text                                1533
[09/15 16:35:22    53s]     metal layer M1                   381
[09/15 16:35:22    53s]     metal layer M2                   840
[09/15 16:35:22    53s]     metal layer M3                   267
[09/15 16:35:22    53s]     metal layer M4                    32
[09/15 16:35:22    53s]     metal layer M5                    13
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Blockages                              0
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Custom Text                            0
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] Custom Box                             0
[09/15 16:35:22    53s] 
[09/15 16:35:22    53s] ######Streamout is finished!
[09/15 16:35:22    53s] <CMD> lefOut BISG_TOP.lef
[09/15 16:35:22    53s] <CMD> saveDesign BISG_TOP.enc
[09/15 16:35:22    53s] Writing Netlist "BISG_TOP.enc.dat/BISG_TOP.v.gz" ...
[09/15 16:35:22    53s] Saving AAE Data ...
[09/15 16:35:22    53s] Saving configuration ...
[09/15 16:35:22    53s] Saving preference file BISG_TOP.enc.dat/enc.pref.tcl ...
[09/15 16:35:22    53s] Saving floorplan ...
[09/15 16:35:22    53s] Saving Drc markers ...
[09/15 16:35:22    53s] ... No Drc file written since there is no markers found.
[09/15 16:35:22    53s] Saving placement ...
[09/15 16:35:22    53s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=897.0M) ***
[09/15 16:35:22    53s] Saving route ...
[09/15 16:35:22    53s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=897.0M) ***
[09/15 16:35:22    53s] Writing DEF file 'BISG_TOP.enc.dat/BISG_TOP.def.gz', current time is Thu Sep 15 16:35:22 2022 ...
[09/15 16:35:22    53s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[09/15 16:35:22    53s] DEF file 'BISG_TOP.enc.dat/BISG_TOP.def.gz' is written, current time is Thu Sep 15 16:35:22 2022 ...
[09/15 16:35:22    53s] Copying Max Timing Library...
[09/15 16:35:22    53s] Copying Min Timing Library...
[09/15 16:35:22    53s] Copying LEF file...
[09/15 16:35:22    53s] Copying  QX Layermap file...
[09/15 16:35:22    53s] Copying Cap Table file ...
[09/15 16:35:22    53s] Copying IO file...
[09/15 16:35:22    53s] Copying Constraints file(s) ...
[09/15 16:35:22    53s] Modifying Mode File...
[09/15 16:35:22    53s] Modifying View File...
[09/15 16:35:22    53s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/fast.cdB...
[09/15 16:35:22    53s] Copying /home/m108/m108061621/Desktop/TSMC_process/T90/SOCE/celtic/slow.cdB...
[09/15 16:35:22    53s] Modifying Globals File...
[09/15 16:35:22    53s] Modifying Power Constraints File...
[09/15 16:35:23    53s] Generated self-contained design: /home/m108/m108061621/Desktop/Research/BISG_my/b12_adpll_clk/APR/run
[09/15 16:35:23    53s] *** Message Summary: 0 warning(s), 0 error(s)
[09/15 16:35:23    53s] 
[09/15 16:35:34    55s] <CMD> selectPhyPin 0.0000 -0.0700 0.5000 0.0700 3 {speed[0]}
[09/15 16:35:34    55s] <CMD> fit
[09/15 16:35:55    59s] <CMD> fit
[09/15 16:36:09    62s] **ERROR: (ENCSYT-6180):	Cannot find any Net.
[09/15 16:38:51    88s] <CMD> deselectAll
[09/15 17:09:11   423s] <CMD> selectWire 15.1200 85.4700 141.9600 85.8900 1 VDD
[09/15 17:09:14   424s] 
[09/15 17:09:14   424s] *** Memory Usage v#1 (Current mem = 917.027M, initial mem = 95.336M) ***
[09/15 17:09:14   424s] 
[09/15 17:09:14   424s] *** Summary of all messages that are not suppressed in this session:
[09/15 17:09:14   424s] Severity  ID               Count  Summary                                  
[09/15 17:09:14   424s] WARNING   ENCLF-200          346  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/15 17:09:14   424s] WARNING   ENCLF-201          215  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/15 17:09:14   424s] WARNING   ENCFP-325            1  Floorplan of the design is resized. All ...
[09/15 17:09:14   424s] WARNING   ENCFP-3961           2  The techSite '%s' has no related cells i...
[09/15 17:09:14   424s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[09/15 17:09:14   424s] WARNING   ENCOGDS-250          1  Specified unit is smaller than the one i...
[09/15 17:09:14   424s] WARNING   ENCOGDS-399          8   Only %d layer(s) (%s) of a %s object is...
[09/15 17:09:14   424s] WARNING   ENCEXT-2710          2  Basic Cap table for layer M%d is ignored...
[09/15 17:09:14   424s] WARNING   ENCEXT-2760          2  Layer M%d specified in the cap table is ...
[09/15 17:09:14   424s] WARNING   ENCEXT-2771          2  Via %s specified in the cap table is ign...
[09/15 17:09:14   424s] WARNING   ENCEXT-3530          1  The process node is not set. Use the com...
[09/15 17:09:14   424s] ERROR     ENCSYT-6180          1  Cannot find any %s.                      
[09/15 17:09:14   424s] WARNING   ENCSYT-40502         1  Support for the loadConfig command and t...
[09/15 17:09:14   424s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[09/15 17:09:14   424s] WARNING   ENCPP-557            9  A single-layer VIARULE GENERATE for turn...
[09/15 17:09:14   424s] WARNING   ENCPP-4051           1  Fail to add rings. Gaps among IO cells m...
[09/15 17:09:14   424s] WARNING   ENCSR-4302           2  Cap-table is found in the design, so the...
[09/15 17:09:14   424s] WARNING   ENCSR-4054           2  Option %s is obsolete. The obsolete opti...
[09/15 17:09:14   424s] WARNING   ENCSR-4053           8  Option %s is obsolete and has been repla...
[09/15 17:09:14   424s] WARNING   ENCSR-4058           1  Sroute option: %s should be used in conj...
[09/15 17:09:14   424s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[09/15 17:09:14   424s] WARNING   ENCSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[09/15 17:09:14   424s] WARNING   ENCSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[09/15 17:09:14   424s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[09/15 17:09:14   424s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/15 17:09:14   424s] WARNING   ENCSP-105            1  'setPlaceMode -maxRouteLayer' will becom...
[09/15 17:09:14   424s] ERROR     ENCSP-9099           2  Scan chains exist in this design but are...
[09/15 17:09:14   424s] ERROR     ENCOAX-142           2  %s                                       
[09/15 17:09:14   424s] ERROR     ENCOAX-820           1  The OA features are disabled in the curr...
[09/15 17:09:14   424s] ERROR     ENCOAX-850           1  %s command cannot be run as OA features ...
[09/15 17:09:14   424s] WARNING   ENCTCM-125           1  Option "%s" for command %s is obsolete a...
[09/15 17:09:14   424s] *** Message Summary: 614 warning(s), 7 error(s)
[09/15 17:09:14   424s] 
[09/15 17:09:14   424s] --- Ending "Encounter" (totcpu=0:07:00, real=0:40:55, mem=917.0M) ---
