/*
 * Board overlay for Juxta5-1_ADC for FRAM File System testing
 * This file configures the board for FRAM and file system testing
 */

/ {
	chosen {
		/* No UART available on this board */
		zephyr,console = &uart0; /* Will be ignored since no UART */
	};

	/* Use zephyr,user for direct VDD measurement */
	zephyr,user {
		io-channels = <&adc 0>;
	};
};

/* Configure GPIO */
&gpio0 {
	status = "okay";
};

/* Configure SPI for FRAM */
&spi0 {
	status = "okay";
	
	/* FRAM device is already configured in board DTS */
	/* Access via device tree alias: spi-fram */
};

/* Configure ADC for VDD measurement */
&adc {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";

    channel@0 {
        reg = <0>;
        zephyr,gain = "ADC_GAIN_1_6";
        zephyr,reference = "ADC_REF_INTERNAL";
        zephyr,acquisition-time = <ADC_ACQ_TIME(ADC_ACQ_TIME_MICROSECONDS, 40)>;
        zephyr,input-positive = <NRF_SAADC_VDD>;
        zephyr,resolution = <14>;
        zephyr,oversampling = <8>;
    };
};

/* Configure temperature sensor */
&temp {
	status = "okay";
	label = "TEMP_0";
}; 