A51 MACRO ASSEMBLER  E4T1                                                                 05/30/2020 15:45:15 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\E4T1.obj
ASSEMBLER INVOKED BY: C:\Program Files\Keil\C51\BIN\A51.EXE E4T1.asm SET(SMALL) DEBUG PRINT(.\Listings\E4T1.lst) OBJECT(
                      .\Objects\E4T1.obj) EP

LOC  OBJ            LINE     SOURCE

0000                   1     ORG 0000H
0000 D2B5              2     SETB P3.5
0002 C292              3     CLR P1.2
0004 75A000            4     MOV P2, #00H
                       5     ; Clear P2
0007 758961            6     MOV TMOD, #01100001B
                       7     ; Counter-1 Mode-2 & Timer-0 Mode-1
000A E4                8     CLR A 
000B 758D00            9     MOV TH1, #00H
000E D28E             10     SETB TR1
0010 04               11     INC A
                      12     
0011                  13     HERE:
0011 E58B             14     MOV A, TL1
0013 F5A0             15     MOV P2, A
                      16     ; Gives the value of TL1 to P2  
0015 B2B5             17     CPL P3.5
0017 7F07             18     MOV R7, #07H
0019 7EFF             19     MOV R6, #0FFH
001B 7DFF             20     MOV R5, #0FFH
                      21     
001D 113D             22     ACALL DELAY
001F B40AEF           23     CJNE A, #0AH, HERE
                      24     ; 10 number of counts 
                      25     
0022 C28F             26     CLR TF1
0024 C28E             27     CLR TR1
                      28     
0026                  29     AGAIN: 
0026 758CFE           30     MOV TH0, #0FEH
0029 758A33           31     MOV TL0, #33H
002C D28C             32     SETB TR0
002E B292             33     CPL P1.2
0030 308DFD           34     LOOP: JNB TF0, LOOP
                      35     
0033 C28C             36     CLR TR0
0035 C28D             37     CLR TF0
0037 C28E             38     CLR TR1
0039 C28F             39     CLR TF1
                      40     
003B 80E9             41     SJMP AGAIN
003D DF01             42     DELAY: DJNZ R7, DELAY1                  
003F 22               43             RET                                             
                      44     
0040 DE04             45     DELAY1: DJNZ R6, DELAY2         
0042 7EFF             46             MOV R6, #0FFH                   
0044 80F7             47             SJMP DELAY                              
                      48     
0046 DDFE             49     DELAY2: DJNZ R5, DELAY2         
0048 7DFF             50             MOV R5, #0FFH                   
004A 80F4             51             SJMP DELAY1                             
                      52     
                      53     ; Time delay for R7, R6, R5 to reach 0
                      54     ; This delay is for count only, timer delay is different
                      55     
004C 22               56     RET
                      57     END
A51 MACRO ASSEMBLER  E4T1                                                                 05/30/2020 15:45:15 PAGE     2

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AGAIN. . . . . . .  C ADDR   0026H   A   
DELAY. . . . . . .  C ADDR   003DH   A   
DELAY1 . . . . . .  C ADDR   0040H   A   
DELAY2 . . . . . .  C ADDR   0046H   A   
HERE . . . . . . .  C ADDR   0011H   A   
LOOP . . . . . . .  C ADDR   0030H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
