#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 30 10:18:36 2023
# Process ID: 7456
# Current directory: C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12852 C:\Users\saaha\Documents\Code\Research\TCL_Test_Merge\myproject\myproject.xpr
# Log file: C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/vivado.log
# Journal file: C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34164 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'ADC_ila_0_0' generated file not found 'c:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/Prime_Generation.gen/sources_1/bd/ADC/ip/ADC_ila_0_0/ADC_ila_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ADC_ila_0_0' generated file not found 'c:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/Prime_Generation.gen/sources_1/bd/ADC/ip/ADC_ila_0_0/ADC_ila_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ADC_ila_0_0' generated file not found 'c:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/Prime_Generation.gen/sources_1/bd/ADC/ip/ADC_ila_0_0/ADC_ila_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ADC_ila_0_0' generated file not found 'c:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/Prime_Generation.gen/sources_1/bd/ADC/ip/ADC_ila_0_0/ADC_ila_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ADC_ila_0_0' generated file not found 'c:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/Prime_Generation.gen/sources_1/bd/ADC/ip/ADC_ila_0_0/ADC_ila_0_0_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [BD 41-69] Error sourcing TCL scriptopen_bd_design {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/bd/ADC/ADC.bd}
Reading block design file <C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/bd/ADC/ADC.bd>...
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:module_ref:key_switch_controller:1.0 - key_switch_controller_0
Adding component instance block -- xilinx.com:module_ref:key_gen:1.0 - key_gen_0
Adding component instance block -- xilinx.com:module_ref:encrypt:1.0 - encrypt_0
Successfully read diagram <ADC> from block design file <C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/bd/ADC/ADC.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1288.809 ; gain = 83.145
update_compile_order -fileset sources_1
close [ open C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v w ]
add_files C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/miller_rabin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miller_rabin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/rand127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand127
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_tb
WARNING: [VRFC 10-8497] literal value 'haaa3 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb.v:53]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_tb_behav xil_defaultlib.prime_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_tb_behav xil_defaultlib.prime_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rand127
Compiling module xil_defaultlib.miller_rabin
Compiling module xil_defaultlib.prime_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot prime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prime_tb_behav -key {Behavioral:sim_1:Functional:prime_tb} -tclbatch {prime_tb.tcl} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.836 ; gain = 28.934
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_fileset -simset sim_2
create_fileset -simset sim_3
file mkdir C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3/new
set_property SOURCE_SET sources_1 [get_filesets sim_3]
close [ open C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3/new/prime_gen_tb.v w ]
add_files -fileset sim_3 C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3/new/prime_gen_tb.v
update_compile_order -fileset sim_3
delete_fileset [ get_filesets sim_3 ]
file delete -force C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_3
delete_fileset [ get_filesets sim_2 ]
file delete -force C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v w ]
add_files -fileset sim_1 C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v
update_compile_order -fileset sim_1
set_property top prime_gen_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/miller_rabin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miller_rabin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen
WARNING: [VRFC 10-8497] literal value 'ha332 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/rand127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand127
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'rand_out' [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 127 for port 'seed_in' [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:53]
WARNING: [VRFC 10-5021] port 'accuracy' is not connected on this instance [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rand127
Compiling module xil_defaultlib.miller_rabin(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen
Compiling module xil_defaultlib.prime_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot prime_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prime_gen_tb_behav -key {Behavioral:sim_1:Functional:prime_gen_tb} -tclbatch {prime_gen_tb.tcl} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
WARNING: Simulation object /prime_tb/accuracy was not found in the design.
WARNING: Simulation object /prime_tb/potential_prime was not found in the design.
WARNING: Simulation object /prime_tb/prime_reset was not found in the design.
WARNING: Simulation object /prime_tb/clk was not found in the design.
WARNING: Simulation object /prime_tb/rand_reset was not found in the design.
WARNING: Simulation object /prime_tb/finish was not found in the design.
WARNING: Simulation object /prime_tb/prime was not found in the design.
WARNING: Simulation object /prime_tb/rand_count_top was not found in the design.
WARNING: Simulation object /prime_tb/seed_in was not found in the design.
WARNING: Simulation object /prime_tb/rand_out was not found in the design.
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
WARNING: Simulation object /prime_tb/accuracy was not found in the design.
WARNING: Simulation object /prime_tb/potential_prime was not found in the design.
WARNING: Simulation object /prime_tb/prime was not found in the design.
WARNING: Simulation object /prime_tb/clk was not found in the design.
WARNING: Simulation object /prime_tb/finish was not found in the design.
WARNING: Simulation object /prime_tb/prime_reset was not found in the design.
source prime_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prime_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.043 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1501.020 ; gain = 3.977
save_wave_config {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen
WARNING: [VRFC 10-8497] literal value 'ha332 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'rand_out' [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 127 for port 'seed_in' [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:47]
WARNING: [VRFC 10-5021] port 'accuracy' is not connected on this instance [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rand127
Compiling module xil_defaultlib.miller_rabin(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen
Compiling module xil_defaultlib.prime_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot prime_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prime_gen_tb_behav -key {Behavioral:sim_1:Functional:prime_gen_tb} -tclbatch {prime_gen_tb.tcl} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
WARNING: Simulation object /prime_tb/accuracy was not found in the design.
WARNING: Simulation object /prime_tb/potential_prime was not found in the design.
WARNING: Simulation object /prime_tb/prime_reset was not found in the design.
WARNING: Simulation object /prime_tb/clk was not found in the design.
WARNING: Simulation object /prime_tb/rand_reset was not found in the design.
WARNING: Simulation object /prime_tb/finish was not found in the design.
WARNING: Simulation object /prime_tb/prime was not found in the design.
WARNING: Simulation object /prime_tb/rand_count_top was not found in the design.
WARNING: Simulation object /prime_tb/seed_in was not found in the design.
WARNING: Simulation object /prime_tb/rand_out was not found in the design.
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prime_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2363.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/miller_rabin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miller_rabin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen
WARNING: [VRFC 10-8497] literal value 'ha332 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/rand127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand127
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'accuracy' is not connected on this instance [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rand127
Compiling module xil_defaultlib.miller_rabin(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen
Compiling module xil_defaultlib.prime_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot prime_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prime_gen_tb_behav -key {Behavioral:sim_1:Functional:prime_gen_tb} -tclbatch {prime_gen_tb.tcl} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
WARNING: Simulation object /prime_tb/accuracy was not found in the design.
WARNING: Simulation object /prime_tb/potential_prime was not found in the design.
WARNING: Simulation object /prime_tb/prime_reset was not found in the design.
WARNING: Simulation object /prime_tb/clk was not found in the design.
WARNING: Simulation object /prime_tb/rand_reset was not found in the design.
WARNING: Simulation object /prime_tb/finish was not found in the design.
WARNING: Simulation object /prime_tb/prime was not found in the design.
WARNING: Simulation object /prime_tb/rand_count_top was not found in the design.
WARNING: Simulation object /prime_tb/seed_in was not found in the design.
WARNING: Simulation object /prime_tb/rand_out was not found in the design.
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
source prime_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prime_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2363.543 ; gain = 0.000
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.543 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference ADC_key_gen_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/bd/ADC/ADC.bd'
INFO: [IP_Flow 19-3420] Updated ADC_key_gen_0_0 to use current project options
Wrote  : <C:\Users\saaha\Documents\Code\Research\TCL_Test_Merge\myproject\myproject.srcs\sources_1\bd\ADC\ADC.bd> 
Wrote  : <C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/bd/ADC/ui/bd_bc00ac80.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:43]
WARNING: [VRFC 10-2861] module 'prime_gen' does not have a parameter named WORDSIZE [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.543 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:43]
WARNING: [VRFC 10-2861] module 'prime_gen' does not have a parameter named WORDSIZE [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.543 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'done' on this module [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:43]
WARNING: [VRFC 10-2861] module 'prime_gen' does not have a parameter named WORDSIZE [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.543 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
ERROR: [VRFC 10-8414] extra comma in port association list is not allowed [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:41]
ERROR: [VRFC 10-8530] module 'prime_gen_tb' is ignored due to previous errors [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/miller_rabin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miller_rabin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen
WARNING: [VRFC 10-8497] literal value 'haaa3 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:39]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:28]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/rand127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand127
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.543 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/miller_rabin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miller_rabin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen
WARNING: [VRFC 10-8497] literal value 'haaa3 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:39]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:28]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/rand127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand127
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rand127
Compiling module xil_defaultlib.miller_rabin(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot prime_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prime_gen_tb_behav -key {Behavioral:sim_1:Functional:prime_gen_tb} -tclbatch {prime_gen_tb.tcl} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
WARNING: Simulation object /prime_tb/accuracy was not found in the design.
WARNING: Simulation object /prime_tb/potential_prime was not found in the design.
WARNING: Simulation object /prime_tb/prime_reset was not found in the design.
WARNING: Simulation object /prime_tb/clk was not found in the design.
WARNING: Simulation object /prime_tb/rand_reset was not found in the design.
WARNING: Simulation object /prime_tb/finish was not found in the design.
WARNING: Simulation object /prime_tb/prime was not found in the design.
WARNING: Simulation object /prime_tb/rand_count_top was not found in the design.
WARNING: Simulation object /prime_tb/seed_in was not found in the design.
WARNING: Simulation object /prime_tb/rand_out was not found in the design.
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
WARNING: Simulation object /prime_gen_tb/p/is_prime was not found in the design.
WARNING: Simulation object /prime_gen_tb/p/prime_finish was not found in the design.
source prime_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prime_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2363.543 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/miller_rabin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miller_rabin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen
WARNING: [VRFC 10-8497] literal value 'haaa3 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:40]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:28]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/rand127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand127
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rand127
Compiling module xil_defaultlib.miller_rabin(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot prime_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prime_gen_tb_behav -key {Behavioral:sim_1:Functional:prime_gen_tb} -tclbatch {prime_gen_tb.tcl} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
WARNING: Simulation object /prime_tb/accuracy was not found in the design.
WARNING: Simulation object /prime_tb/potential_prime was not found in the design.
WARNING: Simulation object /prime_tb/prime_reset was not found in the design.
WARNING: Simulation object /prime_tb/clk was not found in the design.
WARNING: Simulation object /prime_tb/rand_reset was not found in the design.
WARNING: Simulation object /prime_tb/finish was not found in the design.
WARNING: Simulation object /prime_tb/prime was not found in the design.
WARNING: Simulation object /prime_tb/rand_count_top was not found in the design.
WARNING: Simulation object /prime_tb/seed_in was not found in the design.
WARNING: Simulation object /prime_tb/rand_out was not found in the design.
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
WARNING: Simulation object /prime_gen_tb/p/is_prime was not found in the design.
WARNING: Simulation object /prime_gen_tb/p/prime_finish was not found in the design.
source prime_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prime_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2363.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prime_gen_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prime_gen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_13 -L processing_system7_vip_v1_0_15 -L xilinx_vip -prj prime_gen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/miller_rabin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miller_rabin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen
WARNING: [VRFC 10-8497] literal value 'haaa3 truncated to fit in 15 bits [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:40]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:28]
WARNING: [VRFC 10-3380] identifier 'prime' is used before its declaration [C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/new/prime_gen.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sources_1/imports/src/rand127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand127
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/new/prime_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prime_gen_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prime_gen_tb_behav xil_defaultlib.prime_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rand127
Compiling module xil_defaultlib.miller_rabin(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen(WORDSIZE=16)
Compiling module xil_defaultlib.prime_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot prime_gen_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prime_gen_tb_behav -key {Behavioral:sim_1:Functional:prime_gen_tb} -tclbatch {prime_gen_tb.tcl} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg} -view {C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/prime_tb_behav.wcfg
WARNING: Simulation object /prime_tb/accuracy was not found in the design.
WARNING: Simulation object /prime_tb/potential_prime was not found in the design.
WARNING: Simulation object /prime_tb/prime_reset was not found in the design.
WARNING: Simulation object /prime_tb/clk was not found in the design.
WARNING: Simulation object /prime_tb/rand_reset was not found in the design.
WARNING: Simulation object /prime_tb/finish was not found in the design.
WARNING: Simulation object /prime_tb/prime was not found in the design.
WARNING: Simulation object /prime_tb/rand_count_top was not found in the design.
WARNING: Simulation object /prime_tb/seed_in was not found in the design.
WARNING: Simulation object /prime_tb/rand_out was not found in the design.
open_wave_config C:/Users/saaha/Documents/Code/Research/TCL_Test_Merge/myproject/myproject.srcs/sim_1/imports/src/key_gen_tb_behav.wcfg
WARNING: Simulation object /prime_gen_tb/p/is_prime was not found in the design.
WARNING: Simulation object /prime_gen_tb/p/prime_finish was not found in the design.
source prime_gen_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prime_gen_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2363.543 ; gain = 0.000
restart
