5-Stage MIPS Processor
Computer Architecture: ECE 4300
December 12, 2024
Professor Beverly Quon
Ethan McKendell

Design and implement a classic 5-stage MIPS Processor that introduces the basics of Computer Architecture take 32-bit MIPS based instructions using an HDL (Verilog) within Vivado 2024.1 that does not have data forwarding or control hazard (may add in future).
