[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of GD32F205VET6 production of GIGADEVICE from the text: \n \n \n \n \n \n \n \n \nGigaDevice Semiconductor Inc.  \n \nGD32F2 05xx \nARM® Cortex®-M3 32-bit MCU \n \n \n \n \n \n \nData sheet  \n \n \n \n \n \n \n \n \n  \n  GD32 F205xx  Datasheet  \n1 \n \nTable of Contents  \nTable of Contents  ................................ ................................ ................................ ...........  1 \nList of Figures  ................................ ................................ ................................ ................  4 \nList of Tables  ................................ ................................ ................................ ..................  5 \n1. General description  ................................ ................................ ................................ . 7 \n2. Device overview  ................................ ................................ ................................ ....... 8 \n2.1. Device information  ................................ ................................ ................................ ...... 8 \n2.2. Block diagram  ................................ ................................ ................................ ............  10 \n2.3. Pinouts and pin assignment  ................................ ................................ .....................  11 \n2.4. Memory map  ................................ ................................ ................................ ..............  14 \n2.5. Clock tree  ................................ ................................ ................................ ...................  17 \n2.6. Pin definitions  ................................ ................................ ................................ ............  18 \n2.6.1.  GD32F205Zx LQFP144 pin definitions  ................................ ................................ ..............  18 \n2.6.2.  GD32F205Vx LQFP100 pin definitions  ................................ ................................ .............  27 \n2.6.3.  GD32F205Rx LQFP64 pin definitions  ................................ ................................ ...............  33 \n3. Functional description  ................................ ................................ ..........................  37 \n3.1. ARM® Cortex®-M3 core  ................................ ................................ ..............................  37 \n3.2. On-chip memory  ................................ ................................ ................................ ........  37 \n3.3. Clock, reset and supply management  ................................ ................................ ...... 38 \n3.4. Boot modes  ................................ ................................ ................................ ................  38 \n3.5. Power saving modes  ................................ ................................ ................................ . 39 \n3.6. Analog to digital converter (ADC)  ................................ ................................ ............  39 \n3.7. Digital to analog converter (DAC)  ................................ ................................ .............  40 \n3.8. DMA  ................................ ................................ ................................ ............................  40 \n3.9. General -purpose inputs/outputs (GPIOs)  ................................ ................................  40 \n3.10.  Timers and PWM generation  ................................ ................................ .................  41 \n3.11.  Real time clock (RTC) and backup registers  ................................ ........................  42 \n3.12.  Inter -integrated circuit (I2C)  ................................ ................................ ..................  42 \n3.13.  Serial peripheral interface (SPI)  ................................ ................................ ............  43 \n3.14.  Universal synchronous/asynchronous receiver transmitter (USART/UART)  .... 43 \n3.15.  Inter -IC sound (I2S)  ................................ ................................ ................................  43 \n  GD32 F205xx  Datasheet  \n2 \n \n3.16.  Universal serial bus full-speed interface  (USBFS)  ................................ ...............  44 \n3.17.  Controller area network (CAN)  ................................ ................................ ..............  44 \n3.18.  External memory controller (EXMC)  ................................ ................................ ..... 44 \n3.19.  Secure digital input and output card interface (SDIO)  ................................ .........  45 \n3.20.  TFT LCD interface (TLI)  ................................ ................................ ..........................  45 \n3.21.  Debug  mode  ................................ ................................ ................................ ...........  45 \n3.22.  Packag e and operation temperature  ................................ ................................ ..... 45 \n4. Electrical characteristics  ................................ ................................ .......................  46 \n4.1. Absolute maximum ratings  ................................ ................................ .......................  46 \n4.2. Recommended DC characteristics  ................................ ................................ ...........  46 \n4.3. Power consumption  ................................ ................................ ................................ .. 48 \n4.4. EMC characteristics  ................................ ................................ ................................ .. 49 \n4.5. Power supply supervisor characteristics  ................................ ................................  50 \n4.6. Electrical sensitivity  ................................ ................................ ................................ .. 51 \n4.7. External  clock characteristics  ................................ ................................ ..................  52 \n4.8. Internal clock characteristics  ................................ ................................ ...................  54 \n4.9. PLL characteristics ................................ ................................ ................................ .... 55 \n4.10. Memory characteristic s ................................ ................................ .........................  56 \n4.11.  NRST pin characteristics  ................................ ................................ .......................  56 \n4.12.  GPIO characteristics  ................................ ................................ ..............................  57 \n4.13.  ADC characteristics  ................................ ................................ ...............................  59 \n4.14.  Temperature sensor characteristics  ................................ ................................ ..... 60 \n4.15.  DAC characteristics  ................................ ................................ ...............................  60 \n4.16.  I2C characteristic s ................................ ................................ ................................ . 61 \n4.17.  SPI characteristics  ................................ ................................ ................................ . 62 \n4.18.  I2S characteristic s................................ ................................ ................................ .. 64 \n4.19.  USART characteristics  ................................ ................................ ...........................  66 \n4.20.  SDIO characteristics  ................................ ................................ ..............................  66 \n4.21.  CAN characteristics  ................................ ................................ ...............................  66 \n4.22.  USBFS characteristics  ................................ ................................ ...........................  67 \n4.23.  EXMC characteristics  ................................ ................................ .............................  68 \n4.24.  TIMER characteristics  ................................ ................................ ............................  72 \n  GD32 F205xx  Datasheet  \n3 \n \n4.25.  WDGT characteristics  ................................ ................................ ............................  72 \n4.26.  Parameter conditions  ................................ ................................ .............................  72 \n5. Package information  ................................ ................................ ..............................  73 \n5.1. LQFP144 package outline dimensions  ................................ ................................ ..... 73 \n5.2. LQFP100 package outline dimensions  ................................ ................................ ..... 75 \n5.3. LQFP64 package outline dimensions ................................ ................................ ....... 77 \n5.4. Thermal characteristics  ................................ ................................ ............................  79 \n6. Ordering information  ................................ ................................ .............................  81 \n7. Revision history  ................................ ................................ ................................ ..... 82 \n \n  \n  GD32 F205xx  Datasheet  \n4 \n \nList of Figures  \nFigure 2 -1. GD32F205xx block diagram  ................................ ................................ ................................ .. 10 \nFigure 2 -2. GD32F205Zx LQFP144 pinouts  ................................ ................................ ..............................  11 \nFigure 2 -3. GD32F205Vx LQFP100 pinouts  ................................ ................................ .............................  12 \nFigure 2 -4. GD32F205Rx LQFP64 pinouts  ................................ ................................ ..............................  13 \nFigure 2 -5. GD32F205xx clock tree  ................................ ................................ ................................ ..........  17 \nFigure 4 -1. Recommended power supply decoupling capacitors(1)(2) ................................ ..................  46 \nFigure 4 -2. Recommended external NRST pin circuit(1) ................................ ................................ .........  57 \nFigure 4 -3. I2C bus timing diagram ................................ ................................ ................................ ..........  61 \nFigure 4-4. SPI timing diagram - master mode  ................................ ................................ .......................  62 \nFigure 4-5. SPI timing diagram - slave mode  ................................ ................................ ..........................  63 \nFigure 4-6. I2S timing diagram - master mode  ................................ ................................ .......................  65 \nFigure 4-7. I2S timing diagram - slave mode  ................................ ................................ ..........................  65 \nFigure 4 -8. USBFS timings: definition of data signal rise and fall time  ................................ ...............  67 \nFigure 5 -1. LQFP144 package outline  ................................ ................................ ................................ ..... 73 \nFigure 5 -2. LQFP144 recommended footprint  ................................ ................................ ........................  74 \nFigure 5 -3. LQFP100 package outline  ................................ ................................ ................................ ..... 75 \nFigure 5 -4. LQFP100 recommended footprint  ................................ ................................ ........................  76 \nFigure 5 -5. LQFP64 package outline  ................................ ................................ ................................ ....... 77 \nFigure 5 -6. LQFP64 recommended footprint  ................................ ................................ ..........................  78 \n \n  \n  GD32 F205xx  Datasheet  \n5 \n \nList of Tables  \nTable 2 -1. GD32F205xx devices features and peripheral list  ................................ ................................ .. 8 \nTable 2 -2 GD32F205xx  memory map  ................................ ................................ ................................ ....... 14 \nTable 2 -3. GD32F205Zx  LQFP144 pin definitions  ................................ ................................ ...................  18 \nTable 2 -4. GD32F205Vx  LQFP100 pin definitions  ................................ ................................ ...................  27 \nTable 2 -5. GD32F205Rx LQFP64  pin definitions  ................................ ................................ .....................  33 \nTable 4 -1. Absolute maximum ratings (1) (4) ................................ ................................ .............................  46 \nTable 4 -2. DC operating  conditions  ................................ ................................ ................................ .........  46 \nTable 4 -3. Clock frequency(1) ................................ ................................ ................................ ....................  47 \nTable 4 -4. Operating conditions at Power up/ Power down(1) ................................ ...............................  47 \nTable 4 -5. Start -up timings of Operating conditions(1)(2)(3) ................................ ................................ ..... 47 \nTable 4 -6. Power saving mode wakeup timings characteristics(1)(2) ................................ .....................  48 \nTable 4 -7. Power consumption  characteristics(2)(3)(4)(5) ................................ ................................ ...........  48 \nTable 4 -8. EMS characteristics(1) ................................ ................................ ................................ ..............  49 \nTable 4 -9. Power supply  supervisor characteristics ................................ ................................ ..............  50 \nTable 4 -10. ESD characteristics(1) ................................ ................................ ................................ ............  51 \nTable 4 -11. Static latch -up characteristics(1) ................................ ................................ ...........................  51 \nTable 4 -12. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics  . 52 \nTable 4 -13. High speed external clock characteristics (HXTAL in bypass mode)  ..............................  52 \nTable 4 -14. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics  .. 53 \nTable 4 -15. Low speed external user clock characteristics (LXTAL in bypass mode)  .......................  53 \nTable 4 -16. High speed internal clock (IRC8M) characteristics  ................................ ............................  54 \nTable 4 -17. Low speed  internal clock (IRC40K) characteristics  ................................ ...........................  54 \nTable 4 -18. PLL characteristic s ................................ ................................ ................................ ................  55 \nTable 4 -19. Flash memory  characteristics  ................................ ................................ ..............................  56 \nTable 4 -20. NRST pin characteristics  ................................ ................................ ................................ ...... 56 \nTable 4 -21. I/O port DC characteristics(1)(3) ................................ ................................ ..............................  57 \nTable 4 -22. I/O port AC characteristics(1)(2) (4) ................................ ................................ ..........................  58 \nTable 4 -23. ADC characteristics  ................................ ................................ ................................ ...............  59 \nTable 4 -24. ADC RAIN max for f ADC = 28 MHz(2) ................................ ................................ .......................  59 \nTable 4 -25. Temperature sensor characteristics(1) ................................ ................................ .................  60 \nTable 4 -26. DAC characteristics  ................................ ................................ ................................ ...............  60 \nTable 4 -27. I2C characteristics  ................................ ................................ ................................ .................  61 \nTable 4 -28. Standard SPI characteristics  ................................ ................................ ................................  62 \nTable 4 -29. I2S characteristics(1) (2) ................................ ................................ ................................ ...........  64 \nTable 4 -30. USART characteristics(1) ................................ ................................ ................................ ....... 66 \nTable 4 -31. SDIO characteristics(1) (2) ................................ ................................ ................................ ....... 66 \nTable 4 -32. USBFS start up time  ................................ ................................ ................................ ..............  67 \nTable 4 -33. USBFS DC electrical characteristics  ................................ ................................ ...................  67 \nTable 4 -34. USBFS full speed -electrical characteristics(1) ................................ ................................ ..... 67 \nTable 4 -35. Asynchronous non -multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3) .........................  68 \n  GD32 F205xx  Datasheet  \n6 \n \nTable 4-36. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3) ........................  68 \nTable 4-37. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3) ................................ ............  69 \nTable 4-38. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3)................................ ............  69 \nTable 4-39. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)................................ ...............  70 \nTable 4-40. Synchronous multiplexed PSRAM write timings(1)(2)(3) ................................ .......................  70 \nTable 4-41. Synchronous non -multiplexed PSRAM/NOR read timings(1)(2)(3) ................................ ....... 71 \nTable 4-42. Synchronous non -multiplexed PSRAM write timings(1)(2)(3) ................................ ...............  71 \nTable 4 -43. TIMER characteristics(1) ................................ ................................ ................................ ........  72 \nTable 4 -44. FWDGT min/max timeout period at 40 kHz (IRC40K) (1) ................................ .....................  72 \nTable 4 -45. WWDGT min -max timeout value at 60 MHz (f PCLK1 ) (1) ................................ .........................  72 \nTable 5 -1. LQFP144 package dimensions  ................................ ................................ ...............................  73 \nTable 5 -2. LQFP100 package dimensions  ................................ ................................ ...............................  75 \nTable 5 -3. LQFP64 package dimensions  ................................ ................................ ................................ . 77 \nTable 5 -4. Package thermal characteristics(1) ................................ ................................ .........................  79 \nTable 6 -1. Part ordering code for GD32F205xx devices  ................................ ................................ ........  81 \nTable 7 -1. Revision history  ................................ ................................ ................................ .......................  82 \n \n \n  \n  GD32 F205xx  Datasheet  \n7 \n \n1. General description  \nThe GD32F205 xx device belongs to the performance line of GD32 MCU Family. It is a new \n32-bit general -purpose microcontroller  based on the ARM® Cortex®-M3 RISC core  with best \ncost-performance ratio in terms of processing capacity , reduced power consumption and \nperipheral set . The Cortex®-M3 is a next generation processor core which is tightly coupled \nwith a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug \nsupport.  \nThe GD32F205 xx device incorporates  the ARM® Cortex®-M3 32 -bit processor core operating \nat 120 MHz frequency  with flash accesses zero wait states  to obtain maximum efficiency. It \nprovides up to 3072  KB on -chip flash memory and 256 KB SRAM memory . An extensive \nrange of enhanced I/Os  and peripherals  connected to two APB buses. The  device s offer up \nto three 12 -bit 2 MSPS ADCs, two  12-bit DACs, up to ten 16-bit general  timers, two 16-bit \nbasic timers plus two 16-bit PWM advanced  timers, as well as standard and advanced \ncommunication  interfaces: up to three SPIs, three I2Cs, four  USARTs  and four UARTs, two  \nI2Ss, two CANs, a SDIO,  a USBFS. Additional peripherals as TFT-LCD Interface  (TLI) and \nEXMC interface with SDRAM extension support  are included.  \nThe device  operate s from a 2.6 to 3.6V power supply and available in –40 to  +85 ° C \ntemperature range. Several power saving modes provide the flexibility for maximum \noptimization of  power consumption, an especially important consideration in low power \napplications.  \nThe above features make GD32F205 xx devices suitable for a wide range of interconnection \nand advanced applications, especially in areas such as  industrial  control, consumer and \nhandheld equipment, embedded modules, human machine interface , security and alarm \nsystems, automotive navigation  and so on.  \n \n \n  \n  \n\n  GD32 F205xx  Datasheet  \n8 \n \n2. Device overview  \n2.1. Device information  \nTable 2-1. GD32F2 05xx devices features and peripheral list  \nPart Number  GD32F205 xx \nRC RE RG RK VC VE VG VK Flash  Code  area (KB)  256 512 384 384 256 512 384 384 \nData  area (KB)  0 0 640 2688  0 0 640 2688  \nTotal (KB)  256 512 1024  3072  256 512 1024  3072  \nSRAM (KB)  128 128 256 256 128 128 256 256 Timers  General timer \n(16-bit) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) \nAdvanced timer \n(16-bit) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) \nSysTick  1 1 1 1 1 1 1 1 \nBasic timer (16-\nbit) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) \nWatchdog  2 2 2 2 2 2 2 2 \nRTC 1 1 1 1 1 1 1 1 Connectivity  USART  4 4 4 4 4 4 4 4 \nUART  2 \n(3-4) 2 \n(3-4) 2 \n(3-4) 2 \n(3-4) 4 \n(3-4,6-7) 4 \n(3-4,6-7) 4 \n(3-4,6-7) 4 \n(3-4,6-7) \nI2C 3 3 3 3 3 3 3 3 \nSPI/I2S  3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) \nSDIO  1 1 1 1 1 1 1 1 \nCAN  2 2 2 2 2 2 2 2 \nUSB FS 1 1 1 1 1 1 1 1 \nTLI 0 0 0 0 1 1 1 1 \nGPIO  51 51 51 51 82 82 82 82 \nEXMC /SDRAM  0/0 0/0 0/0 0/0 1/0 1/0 1/0 1/0 \nADC (CHs)  3(16) 3(16)  3(16)  3(16)  3(16)  3(16)  3(16)  3(16)  \nDAC  2 2 2 2 2 2 2 2 \n  GD32 F205xx  Datasheet  \n9 \n \nPart Number  GD32F205 xx \nRC RE RG RK VC VE VG VK \nPackage  LQFP64  LQFP100  \nTable 2 -1. GD32F205xx devices  features and peripheral list  (continued)  \nPart Number  GD32F205xx  \nZC ZE ZG ZK Flash  Code area (KB)  256 512 384 384 \nData area (KB)  0 0 640 2688  \nTotal (KB)  256 512 1024  3072  \nSRAM (KB)  128 128 256 256 Timers  General timer (16-\nbit) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) 10 \n(1-4,8-13) \nAdvanced timer \n(16-bit) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) 2 \n(0,7) \nSysTick  1 1 1 1 \nBasic timer  (16-\nbit) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) 2 \n(5,6) \nWatchdog (16-bit) 2 2 2 2 \nRTC 1 1 1 1 Connectivity  USART  4 4 4 4 \nUART  4 4 4 4 \nI2C 3 3 3 3 \nSPI/I2S  3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) 3/2 \n(0-2)/(1-2) \nSDIO  1 1 1 1 \nCAN  2 2 2 2 \nUSB FS 1 1 1 1 \nTLI 1 1 1 1 \nGPIO  114 114 114 114 \nEXMC/SDRAM  1/1 1/1 1/1 1/1 \nADC (CHs)  3(24)  3(24)  3(24)  3(24)  \nDAC  2 2 2 2 \nPackage  LQFP144  \n  \n  GD32 F205xx  Datasheet  \n10 \n \n2.2. Block diagram  \nFigure 2-1. GD32F 205xx block diagram  \nNVICTPIU\nFlash\nMemory \nControllerFlash\nMemory\n EXMC\nAHB to APB \nBridge 2 AHB to APB \nBridge 1 \nUSART 0\nSPI0\nEXTI\nGPIOA\nGPIOBCAN0DACRTCFWDGTWWDGTSlave\nSlave\nSlave SlaveMasterIbus\nDbus\nInterrput request   POR/PDR\nPLL\nFmax: 120MHz\nLDO\n1.2V\nIRC\n8MHz\nHXTAL\n3-25MHz\nLVD\nPowered By V DDAMaster\nCAN1\nSPI1~2\nTIMER 1~3\nTIMER 4~6\nTIMER\n11~13\n   GPIOC\nGPIOD\nGPIOE\nGPIOFMaster\nTIMER 0\nTIMER 7\nTIMER 8~10ADC0~2AHB2 PeripheralsDMA 0(7 chs)\nMasterTLI\nSAR ADC\nPowered By V DDAARM Cortex -M3\nProcessor\nFmax :120MHzSW/JTAGSystem DCode ICodeAHB MatrixAPB2: Fmax = 120MHzAPB1: Fmax = 60MHzSRAM 0\nSRAM 1\nSRAM 2Slave\nSlave\nSlave\nSlave\nAHB1 PeripheralsSDIO CRC RCU USBFSDMA 1(7 chs)\nGPIOG\nUSART 5\nGPIOHUSART 1~2\nUART 3~4\nUART 6~7\nI2C0\nI2C1\nI2C2\n \n  \n  GD32 F205xx  Datasheet  \n11 \n \n2.3. Pinouts and pin assignment  \nFigure 2-2. GD32F205 Zx LQFP144 pinouts  \n13\n22\n23\n24\n383940414243444546474849144143142141140139138137136135134133\nPF2\nPF3\nPF7\nOSCOUTPC6\nPG8\nPG7\nPG6\nPG5\nPG4\nPG3\nPD15\nPD14\nPA3VSS_4VDD_4PA4PA5PA6PA7PC4PC5PB0PB1PB2\nVDD_3VSS_3PE1PE0PB9PB8BOOT 0PB7PB6PB5PB4PB3\nGigaDevice GD 32F205Zx\nLQFP 144\n50515253 55565758596061\nPF11PF12PF13PF14PF15PG0PG1PE7PE9VDD_2\nVSS_2\nNC\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\n54132131130129128127126125124123122121\nPG14PG13PG12PG11PG10PG9PD7PD6\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nPF4PF0\nPF1\nOSCINPE2 108\n107\n106\n105\n104\n103\n102\n101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n8514\n15\n16\n17\n18\n19\n20\n21\n25 NRST 84\n62\nVSS_10\n120\nPE3\nPE4\nPE5\nPE6\nPF5\nVSS_5\nVDD_5\nPF6PG15\nVSSA\nVREF-\nPA1\nPA2PC0\nPC1\nPC2\nPC3\nVREF+\nVDDA 33\n34\n3526\n27\n28\n29\n30\n31\n32\n36\n37 63646566676869707172PD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPB1283\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73\nPD5PD4PD3PD2PD1PD0PC12PC11PC10PA15\n119118117116115114113112111110109PA14\nPF8\nPF9\nPF10\nPA0_WKUPVSS_6VDD_6PE8VSS_7VDD_7PE10PE11PE12PE13PE14PE15PB10PB11VSS_1VDD_1VDD_8\nVSS_8PG2VDD_9\nVSS_9\nVDD_10\nVSS_11\nVDD_11\n \n  \n  GD32 F205xx  Datasheet  \n12 \n \nFigure 2-3. GD32F205 Vx LQFP100 pinouts  \n13\n22\n23\n24\n2627282930313233343536371009998979695949392919089\nOSCIN\nOSCOUT\nVSSA\nVREF-\nPA1PC6\nPD15\nPD14\nPD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPA3VSS_4VDD_4PA4PA5PA6PA7PC4PC5PB0PB1PB2\nVDD_3VSS_3PE1PE0PB9PB8BOOT 0PB7PB6PB5PB4PB3\nGigaDevice GD 32F205Vx\nLQFP 100\n38394041 43444546474849\nPE7PE8PE9PE10PE11PE12PE13PE14PE15PB10PB11VSS_1VDD_2\nVSS_2\nNC\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\n42888786858483828180797877\nPD5PD4PD3PD2PD1PD0PC12PC11PC10PA15\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nNRSTVSS_5\nVDD_5\nPA0-WKUPPE2 75\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n5214\n15\n16\n17\n18\n19\n20\n21\n25 PA2 PB12 51\n50VDD_1 PA14\n76\nPE3\nPE4\nPE5\nPE6\nPC0\nPC1\nPC2\nPC3\nVREF+\nVDDAPD6\nPD7\n \n  \n  GD32 F205xx  Datasheet  \n13 \n \nFigure 2-4. GD32F205 Rx LQFP64 pinouts  \n4\n13\n14\n15\n171819202122232425262728646362616059585756555453\nVSSA\nPA1PA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPA3VSS_4VDD_4PA4PA5PA6PA7PC4PC5PB0PB1PB2\nVDD_3VSS_3PB9PB8PB7PB6\nBOOT 0PB5PB4PB3PD2PC12\nGigaDevice GD 32F205Rx\nLQFP 64\n29303132\nPB10PB11VSS_1VDD_2\nVSS_2\nPA1352515049\nPA15PA14\n1\n2\n3VBAT\nPC13-TAMPER -RTC\nPC14-OSC 32IN\nPC15-OSC 32OUT\nNRST\nPA0-WKUP48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n345\n6\n7\n8\n9\n10\n11\n12\n16 PA2 PB12 33\nVDD_1PC0\nPC1\nPC2\nPC3\nVDDAPC10\nPC11\nPD1 OSCOUTPD0-OSCIN\n \n  \n  GD32 F205xx  Datasheet  \n14 \n \n2.4. Memory map  \nTable 2-2 GD32F205xx  memory map  \nPre-defined  \nRegions  Bus Address  Peripherals  \nExternal  \nDevice  \nAHB 0xC000 0000 - 0xDFFF FFFF  EXMC - SDRAM  \n0xA000 1000 - 0xBFFF FFFF  Reserved  \n0xA000 0000 - 0xA000 0FFF  EXMC - SWREG  \nExternal  \nRAM  0x9000 0000 - 0x9FFF FFFF  EXMC - PC CARD  \n0x7000 0000 - 0x8FFF FFFF  EXMC - NAND  \n0x6000 0000 - 0x6FFF FFFF  EXMC - NOR/PSRAM/SRAM  \nPeripheral  AHB2  0x500 4 0000 - 0x5FFF FFFF  Reserved  \nAHB1  0x5000 0000 - 0x5003 FFFF  USBFS  \n0x4002 3400 - 0x4FFF FFFF  Reserved  \n0x4002 3000 - 0x4002 33FF  CRC  \n0x4002 2400 - 0x4002 2FFF  Reserved  \n0x4002 2000 - 0x4002 23FF  FMC  \n0x4002 1400 - 0x4002 1FFF  Reserved  \n0x4002 1000 - 0x4002 13FF  RCU  \n0x4002 0800 - 0x4002 0FFF  Reserved  \n0x4002 0400 - 0x4002 07FF  DMA0  \n0x4002 0000 - 0x4002 03FF  DMA1  \nAPB2  0x4001 8400 - 0x4001 FFFF  Reserved  \n0x4001 8000 - 0x4001 83FF  SDIO  \n0x4001 7 800 - 0x4001 7FFF  Reserved  \n0x4001 7400 - 0x4001 77FF  GPIO H \n0x4001 7000 - 0x4001 73FF  USART5  \n0x4001 6C00 - 0x4001 6FFF  Reserved  \n0x4001 6800 - 0x4001 6BFF  TLI \n0x4001 5800 - 0x4001 67FF  Reserved  \n0x4001 5400 - 0x4001 57FF  TIMER10  \n0x4001 5000 - 0x4001 53FF  TIMER9  \n0x4001 4C00 - 0x4001 4FFF  TIMER8  \n0x4001 4000 - 0x4001 4BFF  Reserved  \n0x4001 3C00 - 0x4001 3FFF  ADC2  \n0x4001 3800 - 0x4001 3BFF  USART0  \n0x4001 3400 - 0x4001 37FF  TIMER7  \n0x4001 3000 - 0x4001 33FF  SPI0  \n0x4001 2C00 - 0x4001 2FFF  TIMER0  \n0x4001 2800 - 0x4001 2BFF  ADC1  \n0x4001 2400 - 0x4001 27FF  ADC0  \n0x4001 2000 - 0x4001 23FF  GPIO G \n  GD32 F205xx  Datasheet  \n15 \n \nPre-defined  \nRegions  Bus Address  Peripherals  \n0x4001 1C00 - 0x4001 1FFF  GPIO F \n0x4001 1800 - 0x4001 1BFF  GPIO E \n0x4001 1400 - 0x4001 17FF  GPIO D \n0x4001 1000 - 0x4001 13FF  GPIO C \n0x4001 0C00 - 0x4001 0FFF  GPIO B \n0x4001 0800 - 0x4001 0BFF  GPIO A \n0x4001 0400 - 0x4001 07FF  EXTI  \n0x4001 0000 - 0x4001 03FF  AFIO  \nAPB1  0x4000 C 400 - 0x4000 FFFF  Reserved  \n0x4000 C000 - 0x4000 C3FF  I2C2  \n0x4000 8000 - 0x4000 BFFF  Reserved  \n0x4000 7C00 - 0x4000 7FFF  UART7  \n0x4000 7800 - 0x4000 7BFF  UART6  \n0x4000 7400 - 0x4000 77FF  DAC  \n0x4000 7000 - 0x4000 73FF  PMU  \n0x4000 6C00 - 0x4000 6FFF  BKP \n0x4000 6800 - 0x4000 6BFF  CAN1  \n0x4000 6400 - 0x4000 67FF  CAN0  \n0x4000 5C00 - 0x4000 63FF  USBFS/CAN shared  \n0x4000 5800 - 0x4000 5BFF  I2C1  \n0x4000 5400 - 0x4000 57FF  I2C0  \n0x4000 5000 - 0x4000 53FF  UART4  \n0x4000 4C00 - 0x4000 4FFF  UART3  \n0x4000 4800 - 0x4000 4BFF  USART2  \n0x4000 4400 - 0x4000 47FF  USART1  \n0x4000 4000 - 0x4000 43FF  Reserved  \n0x4000 3C00 - 0x4000 3FFF  SPI2/I2S2  \n0x4000 3800 - 0x4000 3BFF  SPI1/I2S1  \n0x4000 3400 - 0x4000 37FF  Reserved  \n0x4000 3000 - 0x4000 33FF  FWDGT  \n0x4000 2C00 - 0x4000 2FFF  WWDGT  \n0x4000 2800 - 0x4000 2BFF  RTC \n0x4000 2400 - 0x4000 27FF  Reserved  \n0x4000 2000 - 0x4000 23FF  TIMER13  \n0x4000 1C00 - 0x4000 1FFF  TIMER12  \n0x4000 1800 - 0x4000 1BFF  TIMER11  \n0x4000 1400 - 0x4000 17FF  TIMER6  \n0x4000 1000 - 0x4000 13FF  TIMER5  \n0x4000 0C00 - 0x4000 0FFF  TIMER4  \n0x4000 0800 - 0x4000 0BFF  TIMER3  \n  GD32 F205xx  Datasheet  \n16 \n \nPre-defined  \nRegions  Bus Address  Peripherals  \n0x4000 0400 - 0x4000 07FF  TIMER2  \n0x4000 0000 - 0x4000 03FF  TIMER1  \nSRAM  AHB 0x200 4 0000 - 0x3FFF FFFF  Reserved  \n0x2002 0000 - 0x200 3 FFFF  SRAM2( 128KB) \n0x2001 C000 - 0x2001 FFFF  SRAM1(16KB)  \n0x2000 0000 - 0x2001 BFFF  SRAM0(112KB)  \nCode  AHB 0x1FFF F8 10 - 0x1FFF FFFF  Reserved  \n0x1FFF F800 - 0x1FFF F80 F Option Bytes  \n0x1FFF B000 - 0x1FFF F7FF  System memory  \n0x0830 0000 - 0x1FFF AFFF  Reserved  \n0x0800 0000 - 0x082F FFFF  Main flash(3072KB)  \n0x0000 0000 - 0x07FF FFFF  Aliased to flash or system \nmemory according to BOOT \npins configuration  \n  \n  GD32 F205xx  Datasheet  \n17 \n \n2.5. Clock tree  \nFigure 2-5. GD32F 205xx clock tree  \n/2\n4-32 MHz\nHXTAL8 MHz\nIRC8M×2,3,4\n…,32\nPLL\nClock\nMonitorPLLSEL PLLMF0\n100\n0110CK_IRC8M\nCK_HXTALCK_PLL CK_SYS\n120 MHz maxAHB\nPrescaler\n÷1,2...512CK_AHB\n120 MHz max\nAPB1\nPrescaler\n÷1,2,4,8,16\nTIMER 1,2,3,4,5,6,\n11,12,13 if(APB1 \nprescale =1)x1\nelse x 2\nAPB2\nPrescaler\n÷1,2,4,8,16\nTIMER 0,7,8,9,10\n if(APB2 prescale \n=1)x1\nelse x 2\nADC\nPrescaler\n÷2,4,6,8,12,1\n6CK_APB2\n120 MHz max\nPeripheral enablePCLK 2\nto APB 2 peripheralsCK_APB1\n60 MHz max\nPeripheral enablePCLK 1\nto APB 1 peripherals\nTIMERx \nenableCK_TIMERx\nto TIMER 0,7,8,9,10TIMERx \nenableCK_TIMERx\nto TIMER 1,2,3,4,5, \n6,11,12,13\nCK_ADCX to ADC 0,1,2\n28 MHz maxAHB enableHCLK\n(to AHB bus ,Cortex -M3,SRAM ,DMA )EXMC enableCK_EXMC\n(to EXMC )\n÷8CK_CST\n(to Cortex -M3 SysTick )\nFCLK\n(free running clock )USBFS\nPrescaler\n÷1,1.5,2,2.5CK_USBFS(=48 MHz)\n(to USB FS)\n32.768 KHz\nLXTAL11\n1001\n40 KHz\nIRC40KCK_RTC\nCK_FWDG T(to RTC )\n(to FWDG T)/128\nCK_OUT 0SCS[1:0]\nRTCSRC [1:0]PREDV 0\n0\n1\nCK_PLLCK_HXTALCK_IRC8MCK_SYS\n/2 011100xx NO CLK  \n0100\n0101\n0110\nCKOUT 0SEL[3:0]EXT1/21000\n1001\n1010CK_PLL1\nCK_PLL2\n1011 CK_PLL2/1,2,3…\n15,16\nPREDV 1×8,9,10…,\n14,16,20\nPLL1\nPLL1MF\nPLL2MF×8,9,10…,\n14,16,20\nPLL2CK_PLL1\nCK_PLL2/1,2,3…\n15,16\nx2\nI2S1/2SEL0\n1CK_I2S\n(to I2S1,2)1\n/2,200\n1CK_MACTX\n0\n1CK_MACRXCK_FMC(to FMC )\nEthernet \nPHYEXT1 to \nCK_OUT\nCK_MACRMIIPREDV 0SEL\nCKOUT 0DIV\n÷1,2...64\nCK_OUT 1\nCK_PLLCK_HXTALCK_IRC8MCK_SYS\n/2 011100xx NO CLK  \n0100\n0101\n0110\nCKOUT 1SEL[3:0]EXT1/21000\n1001\n1010CK_PLL1\nCK_PLL2\n1011 CK_PLL2CKOUT 1DIV\n÷1,2...64PLLTSEL1\n0CK_HXTALPLLT prescaler\n(PLLTPS C )\n÷2,3...63PLLT input clockVCO input clock ×49,50,\n…,432\nPLLTMFCK_VCOPLLT R prescaler\n(PLLT RPSC )\n÷2,3...7CK_PLLTRTLI prescaler\n(TLIPSC )\n÷2,4,8,16CK_TLI\nCK_IRC8M\nCK_SDIO\n(to SDIO )Peripheral enable\nLegend:  \nHXTAL: High speed crystal oscillator  \nLXTAL: Low speed crystal oscillator  \nIRC8M: Internal 8M RC oscillators  \nIRC40K: Internal 40K RC oscillator   \n  GD32 F205xx  Datasheet  \n18 \n \n2.6. Pin definitions  \n2.6.1.  GD32F20 5Zx LQFP144  pin definitions  \n \nTable 2-3. GD32F205 Zx LQFP144 pin definitions  \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPE2 1 I/O 5VT Default: PE2  \nAlternate: TRACECK , EXMC_A23  \nPE3 2 I/O 5VT Default: PE3  \nAlternate: TRACED0, EXMC_A19  \nPE4 3 I/O 5VT Default: PE4  \nAlternate:  TRACED1, EXMC_A20  \nRemap:  TLI_B0  \nPE5 4 I/O 5VT Default: PE5  \nAlternate:  TRACED2, EXMC_A21  \nRemap: TIMER8_CH0,  TLI_G0  \nPE6 5 I/O 5VT Default: PE6  \nAlternate:  TRACED3, EXMC_A22  \nRemap: TIMER8_CH1, TLI_G1  \nVBAT 6 P  Default: V BAT \nPC13 -\nTAMPER -\nRTC 7 I/O  Default: PC13  \nAlternate: TAMPER -RTC \nPC14 -\nOSC32IN  8 I/O  Default: PC14  \nAlternate: OSC32IN  \nPC15 - \nOSC32OUT  9 I/O  Default: PC15  \nAlternate: OSC32OUT  \nPF0 10 I/O 5VT Default: PF0  \nAlternate: EXMC_A0  \nRemap: I2C1_SDA \nPF1 11 I/O 5VT Default: PF1  \nAlternate: EXMC_A1 \nRemap: I2C1_SCL  \nPF2 12 I/O 5VT Default: PF2  \nAlternate: EXMC_A2 \nRemap: I2C1_SMBA  \nPF3 13 I/O 5VT Default: PF3  \nAlternate: EXMC_A3 , ADC2_IN9  \nPF4 14 I/O 5VT Default: PF4  \nAlternate: EXMC_A4 ,ADC2_IN14  \nPF5 15 I/O 5VT Default: PF5 \nAlternate: EXMC_A5 ,ADC2_IN15  \nVSS_5 16 P  Default: V SS_5 \nVDD_5 17 P  Default: V DD_5 \n  GD32 F205xx  Datasheet  \n19 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPF6 18 I/O  Default: PF6  \nAlternate: ADC2_IN4, EXMC_NIORD \nRemap: TIMER9_CH0,  UART6_RX  \nPF7 19 I/O  Default: PF7  \nAlternate: ADC2_IN5, EXMC_NREG \nRemap: TIMER10_CH0,  UART6_TX  \nPF8 20 I/O  Default: PF8  \nAlternate: ADC2_IN6, EXMC_NIOWR \nRemap: TIMER12_CH0  \nPF9 21 I/O  Default: PF9  \nAlternate: ADC2_IN7, EXMC_CD \nRemap: TIMER13_CH0  \nPF10  22 I/O  Default: PF10  \nAlternate: ADC2_IN8, EXMC_INTR  \nRemap: TLI_DE  \nOSCIN  23 I  Default: OSCIN  \nRemap: PH0 \nOSCOUT  24 O  Default: OSCOUT  \nRemap: PH1  \nNRST  25 I/O  Default: NRST  \nPC0 26 I/O  Default: PC0  \nAlternate: ADC012_IN10  \nRemap: EXMC_SDNWE  \nPC1 27 I/O  Default: PC1  \nAlternate: ADC012_IN11  \nPC2 28 I/O  Default: PC2  \nAlternate: ADC012_IN12  \nRemap: EXMC_SDNE0, SPI1_MISO  \nPC3 29 I/O  Default: PC3  \nAlternate: ADC012_IN13  \nRemap: EXMC_SDCKE0, SPI1_MOSI, I2S1_SD  \nVSSA 30 P  Default: V SSA \nVREF- 31 P  Default: V REF- \nVREF+ 32 P  Default: V REF+ \nVDDA 33 P  Default: V DDA \nPA0-WKUP  34 I/O  Default: PA0  \nAlternate: WKUP, USART1_CTS, ADC012_IN0, \nTIMER1_CH0,  TIMER1_ETI, TIMER4_CH0, TIMER7_ETI  \nRemap: UART3_TX  \nPA1 35 I/O  Default: PA1  \nAlternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, \nTIMER4_CH1  \nRemap: UART3_RX  \nPA2 36 I/O  Default: PA2  \nAlternate: USART1_TX, ADC012_IN2, TIMER1_CH2, \n  GD32 F205xx  Datasheet  \n20 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nTIMER4_CH2, TIMER8_CH0,  SPI0_IO3  \nPA3 37 I/O  Default: PA3  \nAlternate: USART1_RX, ADC012_IN3, TIMER1_CH3, \nTIMER4_CH3, TIMER8_CH1, SPI0_IO4  \nRemap: TLI_B5  \nVSS_4 38 P  Default: V SS_4 \nVDD_4 39 P  Default: V DD_4 \nPA4 40 I/O  Default: PA4  \nAlternate: SPI0_NSS, USART1_CK, DAC_OUT0, \nADC01_IN4  \nRemap: SPI2_NSS, I2S2_WS, TLI_VSYNC  \nPA5 41 I/O  Default: PA5  \nAlternate: SPI0_SCK, ADC01_IN5, DAC_OUT1  \nRemap: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON \nPA6 42 I/O  Default: PA6  \nAlternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, \nTIMER7_BRKIN, TIMER12_CH0  \nRemap: TIMER0_BRKIN,  TLI_G2 \nPA7 43 I/O  Default: PA7  \nAlternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, \nTIMER7_CH0_ON, TIMER13_CH0  \nRemap: TIMER0_CH0_ON  \nPC4 44 I/O  Default: PC4  \nAlternate: ADC01_IN14  \nPC5 45 I/O  Default: PC5  \nAlternate: ADC01_IN15  \nPB0 46 I/O  Default: PB0  \nAlternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON  \nRemap: TIMER0_CH1_ON,  TLI_R3  \nPB1 47 I/O  Default: PB1  \nAlternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON  \nRemap: TIMER0_CH2_ON,  TLI_R6  \nPB2 48 I/O 5VT Default: PB2, BOOT1  \nPF11  49 I/O 5VT Default: PF11  \nAlternate: EXMC_NIOS16, EXMC_SDNRAS  \nPF12  50 I/O 5VT Default: PF12  \nAlternate: EXMC_A6  \nVSS_6 51 P  Default: V SS_6 \nVDD_6 52 P  Default: V DD_6 \nPF13  53 I/O 5VT Default:  PF13  \nAlternate: EXMC_A7  \nPF14  54 I/O 5VT Default: PF14  \nAlternate: EXMC_A8  \nPF15  55 I/O 5VT Default: PF15  \nAlternate: EXMC_A9  \n  GD32 F205xx  Datasheet  \n21 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nPG0 56 I/O 5VT Default: PG0  \nAlternate: EXMC_A10  \nPG1 57 I/O 5VT Default: PG1  \nAlternate: EXMC_A11  \nPE7 58 I/O 5VT Default: PE7  \nAlternate: EXMC_D4,  UART6_RX  \nRemap: TIMER0_ETI  \nPE8 59 I/O 5VT Default: PE8  \nAlternate: EXMC_D5,  UART6_TX  \nRemap: TIMER0_CH0_ON  \nPE9 60 I/O 5VT Default: PE9  \nAlternate: EXMC_D6  \nRemap: TIMER0_CH0  \nVSS_7 61 P  Default: V SS_7 \nVDD_7 62 P  Default: V DD_7 \nPE10  63 I/O 5VT Default: PE10  \nAlternate: EXMC_D7  \nRemap: TIMER0_CH1_ON  \nPE11  64 I/O 5VT Default: PE11  \nAlternate: EXMC_D8  \nRemap: TIMER0_CH1,  TLI_G3  \nPE12  65 I/O 5VT Default: PE12  \nAlternate: EXMC_D9  \nRemap: TIMER0_CH2_ON,  TLI_B4  \nPE13  66 I/O 5VT Default: PE13  \nAlternate: EXMC_D10  \nRemap: TIMER0_CH2,  TLI_DE  \nPE14  67 I/O 5VT Default: PE14  \nAlternate: EXMC_D11  \nRemap: TIMER0_CH3,  TLI_PIXCLK  \nPE15  68 I/O 5VT Default: PE15  \nAlternate: EXMC_D12  \nRemap: TIMER0_BRKIN,  TLI_R7  \nPB10  69 I/O 5VT Default: PB10  \nAlternate: I2C1_SCL, USART2_TX  \nRemap: TIMER1_CH2,  TLI_G4, SPI1_SCK, I2S1_CK  \nPB11  70 I/O 5VT Default: PB11  \nAlternate: I2C1_SDA, USART2_RX  \nRemap: TIMER1_CH3,  TLI_G5  \nVSS_1 71 P  Default: V SS_1 \nVDD_1 72 P  Default: V DD_1 \nPB12  73 I/O 5VT Default: PB12  \nAlternate: SPI1_NSS, I2C1_SMBA, USART2_CK, \nTIMER0_BRKIN, I2S1_WS, CAN1_RX  \nPB13  74 I/O 5VT Default: PB13  \n  GD32 F205xx  Datasheet  \n22 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAlternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, \nI2S1_CK, CAN1_TX  \nPB14  75 I/O 5VT Default: PB14  \nAlternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, \nTIMER11_CH0  \nPB15  76 I/O 5VT Default: PB15  \nAlternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, \nTIMER11_CH1  \nPD8 77 I/O 5VT Default: PD8  \nAlternate: EXMC_D13  \nRemap: USART2_TX  \nPD9 78 I/O 5VT Default: PD9  \nAlternate: EXMC_D14  \nRemap: USART2_RX  \nPD10  79 I/O 5VT Default: PD10  \nAlternate: EXMC_D15  \nRemap: USART2_CK,  TLI_B3  \nPD11  80 I/O 5VT Default: PD11  \nAlternate: EXMC_A16/EXC_CLE  \nRemap: USART2_CTS  \nPD12  81 I/O 5VT Default: PD12  \nAlternate: EXMC_A17/EXC_ALE  \nRemap: TIMER3_CH0, USART2_RTS  \nPD13  82 I/O 5VT Default: PD13  \nAlternate: EXMC_A18  \nRemap: TIMER3_CH1  \nVSS_8 83 P  Default: V SS_8 \nVDD_8 84 P  Default: V DD_8 \nPD14  85 I/O 5VT Default: PD14  \nAlternate: EXMC_D0  \nRemap: TIMER3_CH2  \nPD15  86 I/O 5VT Default: PD15  \nAlternate: EXMC_D1  \nRemap: TIMER3_CH3  \nPG2 87 I/O 5VT Default: PG2  \nAlternate: EXMC_A12  \nPG3 88 I/O 5VT Default: PG3  \nAlternate: EXMC_A13  \nPG4 89 I/O 5VT Default: PG4  \nAlternate: EXMC_A14,  EXMC_BA0  \nPG5 90 I/O 5VT Default: PG5  \nAlternate: EXMC_A15,  EXMC_BA1  \nPG6 91 I/O 5VT Default: PG6  \nAlternate: EXMC_INT1  \nRemap:TLI_R7  \nPG7 92 I/O 5VT Default: PG7  \n  GD32 F205xx  Datasheet  \n23 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAlternate: EXMC_INT2  \nRemap: USART5_CK, TLI_PIXCLK  \nPG8 93 I/O 5VT Default: PG8  \nAlternate: EXMC_SDCLK, USART5_RTS  \nVSS_9 94 P  Default: V SS_9 \nVDD_9 95 P  Default: V DD_9 \nPC6 96 I/O 5VT Default: PC6  \nAlternate: I2S1_MCK , TIMER7_CH0,  SDIO_D6, \nUSART5_TX  \nRemap: TIMER2_CH0,  TLI_HSYNC  \nPC7 97 I/O 5VT Default: PC7  \nAlternate: I2S2_MCK , TIMER7_CH1,  SDIO_D7, \nUSART5_RX  \nRemap: TIMER2_CH1,  TLI_G6  \nPC8 98 I/O 5VT Default: PC8  \nAlternate: TIMER7_CH2,  SDIO_D0, USART5_CK  \nRemap: TIMER2_CH2  \nPC9 99 I/O 5VT Default: PC9  \nAlternate: TIMER7_CH3,  SDIO_D, CK_OUT1  \nRemap: TIMER2_CH3,  I2C2_SDA  \nPA8 100 I/O 5VT Default: PA8  \nAlternate: USART0_CK, TIMER0_CH0, CK_OUT0,  \nVCORE, USBFS_SOF  \nRemap: TLI_R6, I2C2_SCL  \nPA9 101 I/O 5VT Default: PA9  \nAlternate: USART0_TX, TIMER0_CH1, USBFS_VBUS  \nRemap: I2C2_SMBAI  \nPA10  102 I/O 5VT Default: PA10  \nAlternate: USART0_RX, TIMER0_CH2, USBFS_ID  \nPA11  103 I/O 5VT Default: PA11  \nAlternate: USART0_CTS, CAN0_RX, USBFS_DM, \nTIMER0_CH3  \nRemap:  TLI_R4  \nPA12  104 I/O 5VT Default: PA12  \nAlternate: USART0_RTS, USBFS_DP, CAN0_TX, \nTIMER0_ETI  \nRemap: TLI_R5  \nPA13  105 I/O 5VT Default: JTMS, SWDIO  \nRemap: PA13  \nNC 106   - \nVSS_2 107 P  Default: V SS_2 \nVDD_2 108 P  Default: V DD_2 \nPA14  109 I/O 5VT Default: JTCK, SWCLK  \nRemap: PA14  \nPA15  110 I/O 5VT Default: JTDI  \n  GD32 F205xx  Datasheet  \n24 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAlternate: SPI2_NSS, I2S2_WS  \nRemap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS  \nPC10  111 I/O 5VT Default: PC10  \nAlternate: UART3_TX,  SDIO_D2  \nRemap: USART2_TX, SPI2_SCK, I2S2_CK,  TLI_R2  \nPC11  112 I/O 5VT Default: PC11  \nAlternate: UART3_RX,  SDIO_D3  \nRemap: USART2_RX, SPI2_MISO  \nPC12  113 I/O 5VT Default: PC12  \nAlternate: UART4_TX,  SDIO_CK  \nRemap: USART2_CK, SPI2_MOSI, I2S2_SD  \nPD0 114 I/O 5VT Default: PD0  \nAlternate: EXMC_D2  \nRemap: CAN0_RX, OSCIN  \nPD1 115 I/O 5VT Default: PD1  \nAlternate: EXMC_D3  \nRemap: CAN0_TX, OSCOUT  \nPD2 116 I/O 5VT Default: PD2  \nAlternate: TIMER2_ETI, UART4_RX,  SDIO_CMD  \nPD3 117 I/O 5VT Default: PD3  \nAlternate: EXMC_CLK  \nRemap: USART1_CTS, TLI_G7, SPI1_SCK, I2S1_CK  \nPD4 118 I/O 5VT Default: PD4  \nAlternate: EXMC_NOE  \nRemap: USART1_RTS  \nPD5 119 I/O 5VT Default: PD5  \nAlternate: EXMC_NWE  \nRemap: USART1_TX  \nVSS_10 120   Default: V SS_10 \nVDD_10 121   Default: V DD_10 \nPD6 122 I/O 5VT Default: PD6  \nAlternate: EXMC_NWAIT  \nRemap: USART1_RX, TLI_B2, SPI2_MOSI, I2S2_SD  \nPD7 123 I/O 5VT Default: PD7  \nAlternate: EXMC_NE0, EXMC_NCE1  \nRemap: USART1_CK  \nPG9 124 I/O 5VT Default: PG9  \nAlternate: EXMC_NE1, EXMC_NCE2  \nRemap: USART5_RX  \nPG10  125 I/O 5VT Default: PG10  \nAlternate: EXMC_NCE3_0, EXMC_NE2  \nRemap:  TLI_G3, TLI_B2  \nPG11  126 I/O 5VT Default: PG11  \nAlternate: EXMC_NCE3_1  \nRemap: TLI_B3  \nPG12  127 I/O 5VT Default: PG12  \n  GD32 F205xx  Datasheet  \n25 \n \nPin Name  Pins  Pin \nType(1) I/O \nLevel(2) Functions description  \nAlternate: EXMC_NE3  \nRemap: USART5_RTS, TLI_B4, TLI_B1  \nPG13  128 I/O 5VT Default: PG13  \nAlternate: EXMC_A24  \nRemap: USART5_CTS  \nPG14  129 I/O 5VT Default: PG14  \nAlternate: EXMC_A25  \nRemap: USART5_TX  \nVSS_11 130 P  Default: V SS_10 \nVDD_11 131 P  Default: V DD_10 \nPG15  132 I/O 5VT Default: PG15  \nAlternate: EXMC_SDNCAS, USART5_CTS  \nPB3 133 I/O 5VT Default: JTDO  \nAlternate:  SPI2_SCK, I2S2_CK  \nRemap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK  \nPB4 134 I/O 5VT Default: NJTRST  \nAlternate: SPI2_MISO  \nRemap: TIMER2_CH0, PB4, SPI0_MISO  \nPB5 135 I/O  Default: PB5  \nAlternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD  \nRemap: TIMER2_CH1, SPI0_MOSI, CAN1_RX,  \nEXMC_SDCKE1  \nPB6 136 I/O 5VT Default: PB6  \nAlternate: I2C0_SCL, TIMER3_CH0  \nRemap: USART0_TX, CAN1_TX,  EXMC_SDNE1, \nSPI0_IO3  \nPB7 137 I/O 5VT Default: PB7  \nAlternate: I2C0_SDA, TIMER3_CH1, \nEXMC_NL/EXMC_NADV  \nRemap: USART0_RX,  SPI0_IO4  \nBOOT0  138 I  Default: BOOT0  \nPB8 139 I/O 5VT Default: PB8  \nAlternate: TIMER3_CH2, TIMER9_CH0, SDIO_D4  \nRemap: I2C0_SCL, CAN0_RX,  TLI_B6  \nPB9 140 I/O 5VT Default: PB9  \nAlternate: TIMER3_CH3, TIMER10_CH0,  SDIO_D5  \nRemap: I2C0_SDA, CAN0_TX,  TLI_B7, SPI1_NSS, \nI2S1_WS  \nPE0 141 I/O 5VT Default: PE0  \nAlternate: TIMER3_ETI, EXMC_NBL0,  UART7_RX  \nPE1 142 I/O 5VT Default: PE1  \nAlternate: EXMC_NBL1,  UART7_TX  \nVSS_3 143 P  Default: V SS_3 \nVDD_3 144 P  Default: V DD_3 \nNotes:  \n  GD32 F205xx  Datasheet  \n26 \n \n(1) Type: I = input, O = output, P = power.  \n(2) I/O Level: 5VT = 5 V tolerant.  \n  \n  GD32 F205xx  Datasheet  \n27 \n \n2.6.2.  GD32F20 5Vx LQFP100 pin definitions  \nTable 2-4. GD32F205 Vx LQFP100 pin definitions  \nPin Name  Pins  Pin \nType(1)  I/O(2) \nLevel  Functions description  \nPE2 1 I/O 5VT Default: PE2  \nAlternate: TRACECK , EXMC_A23  \nPE3 2 I/O 5VT Default: PE3  \nAlternate: TRACED0, EXMC_A19  \nPE4 3 I/O 5VT Default: PE4  \nAlternate:  TRACED1, EXMC_A20  \nRemap:  TLI_B0  \nPE5 4 I/O 5VT Default: PE5  \nAlternate:  TRACED2, EXMC_A21  \nRemap: TIMER8_CH0,  TLI_G0  \nPE6 5 I/O 5VT Default: PE6  \nAlternate:  TRACED3, EXMC_A22  \nRemap: TIMER8_CH1, TLI_G1  \nVBAT 6 P  Default: V BAT \nPC13 -\nTAMPER -\nRTC 7 I/O  Default: PC13  \nAlternate: TAMPER -RTC \nPC14 -\nOSC32IN  8 I/O  Default: PC14  \nAlternate: OSC32IN  \nPC15 - \nOSC32OUT  9 I/O  Default: PC15  \nAlternate: OSC32OUT  \nVSS_5 10 P  Default: V SS_5 \nVDD_5 11 P  Default: V DD_5 \nOSCIN  12 I  Default: OSCIN  \nRemap: PH0  \nOSCOUT  13 O  Default: OSCOUT  \nRemap: PH1  \nNRST  14 I/O  Default: NRST  \nPC0 15 I/O  Default: PC0  \nAlternate: ADC012_IN10  \nRemap: EXMC_SDNWE  \nPC1 16 I/O  Default: PC1  \nAlternate: ADC012_IN11  \nPC2 17 I/O  Default: PC2  \nAlternate: ADC012_IN12  \nRemap: EXMC_SDNE0, SPI1_MISO  \nPC3 18 I/O  Default: PC3  \nAlternate: ADC012_IN13  \nRemap: EXMC_SDCKE0, SPI1_MOSI, I2S1_SD  \nVSSA 19 P  Default: V SSA \nVREF- 20 P  Default: V REF- \n  GD32 F205xx  Datasheet  \n28 \n \nPin Name  Pins  Pin \nType(1)  I/O(2) \nLevel  Functions description  \nVREF+ 21 P  Default: V REF+ \nVDDA 22 P  Default: V DDA \nPA0-WKUP  23 I/O  Default: PA0  \nAlternate: WKUP, USART1_CTS, ADC012_IN0, TIMER1_CH0,  \nTIMER1_ETI, TIMER4_CH0, TIMER7_ETI  \nRemap: UART3_TX  \nPA1 24 I/O  Default: PA1  \nAlternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, \nTIMER4_CH1  \nRemap: UART3_RX  \nPA2 25 I/O  Default: PA2  \nAlternate: USART1_TX, ADC012_IN2, TIMER1_CH2, \nTIMER4_CH2, TIMER8_CH0,  SPI0_IO3  \nPA3 26 I/O  Default: PA3  \nAlternate: USART1_RX, ADC012_IN3, TIMER1_CH3, \nTIMER4_CH3, TIMER8_CH1, SPI0_IO4  \nRemap: TLI_B5  \nVSS_4 27 P  Default: V SS_4 \nVDD_4 28 P  Default: V DD_4 \nPA4 29 I/O  Default: PA4 \nAlternate: SPI0_NSS, USART1_CK, DAC_OUT0, ADC01_IN4  \nRemap: SPI2_NSS, I2S2_WS, TLI_VSYNC  \nPA5 30 I/O  Default: PA5  \nAlternate: SPI0_SCK, ADC01_IN5, DAC_OUT1  \nRemap: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON \nPA6 31 I/O  Default: PA6  \nAlternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, \nTIMER7_BRKIN, TIMER12_CH0  \nRemap: TIMER0_BRKIN,  TLI_G2 \nPA7 32 I/O  Default: PA7  \nAlternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, \nTIMER7_CH0_ON, TIMER13_CH0  \nRemap: TIMER0_CH0_ON  \nPC4 33 I/O  Default: PC4  \nAlternate: ADC01_IN14  \nPC5 34 I/O  Default: PC5  \nAlternate: ADC01_IN15  \nPB0 35 I/O  Default: PB0  \nAlternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON  \nRemap: TIMER0_CH1_ON,  TLI_R3  \nPB1 36 I/O  Default: PB1  \nAlternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON  \nRemap: TIMER0_CH2_ON,  TLI_R6  \nPB2 37 I/O 5VT Default: PB2, BOOT1  \nPE7 38 I/O 5VT Default: PE7  \n  GD32 F205xx  Datasheet  \n29 \n \nPin Name  Pins  Pin \nType(1)  I/O(2) \nLevel  Functions description  \nAlternate: EXMC_D4,  UART6_RX  \nRemap: TIMER0_ETI  \nPE8 39 I/O 5VT Default: PE8  \nAlternate: EXMC_D5,  UART6_TX  \nRemap: TIMER0_CH0_ON  \nPE9 40 I/O 5VT Default: PE9  \nAlternate: EXMC_D6  \nRemap: TIMER0_CH0  \nPE10  41 I/O 5VT Default: PE10  \nAlternate: EXMC_D7  \nRemap: TIMER0_CH1_ON  \nPE11  42 I/O 5VT Default: PE11  \nAlternate: EXMC_D8  \nRemap: TIMER0_CH1,  TLI_G3  \nPE12  43 I/O 5VT Default: PE12  \nAlternate: EXMC_D9  \nRemap: TIMER0_CH2_ON,  TLI_B4  \nPE13  44 I/O 5VT Default: PE13  \nAlternate: EXMC_D10  \nRemap: TIMER0_CH2,  TLI_DE  \nPE14  45 I/O 5VT Default: PE14  \nAlternate: EXMC_D11  \nRemap: TIMER0_CH3,  TLI_PIXCLK  \nPE15  46 I/O 5VT Default: PE15  \nAlternate: EXMC_D12  \nRemap: TIMER0_BRKIN,  TLI_R7  \nPB10  47 I/O 5VT Default: PB10  \nAlternate: I2C1_SCL, USART2_TX  \nRemap: TIMER1_CH2,  TLI_G4, SPI1_SCK, I2S1_CK  \nPB11  48 I/O 5VT Default: PB11  \nAlternate: I2C1_SDA, USART2_RX  \nRemap: TIMER1_CH3,  TLI_G5  \nVSS_1 49 P  Default: V SS_1 \nVDD_1 50 P  Default: V DD_1 \nPB12  51 I/O 5VT Default: PB12  \nAlternate: SPI1_NSS, I2C1_SMBA, USART2_CK, \nTIMER0_BRKIN, I2S1_WS, CAN1_RX  \nPB13  52 I/O 5VT Default: PB13  \nAlternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, \nI2S1_CK, CAN1_TX  \nPB14  53 I/O 5VT Default: PB14  \nAlternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, \nTIMER11_CH0  \nPB15  54 I/O 5VT Default: PB15  \nAlternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, \nTIMER11_CH1  \n  GD32 F205xx  Datasheet  \n30 \n \nPin Name  Pins  Pin \nType(1)  I/O(2) \nLevel  Functions description  \nPD8 55 I/O 5VT Default: PD8  \nAlternate: EXMC_D13  \nRemap: USART2_TX  \nPD9 56 I/O 5VT Default: PD9  \nAlternate: EXMC_D14  \nRemap: USART2_RX  \nPD10  57 I/O 5VT Default: PD10  \nAlternate: EXMC_D15  \nRemap: USART2_CK,  TLI_B3  \nPD11  58 I/O 5VT Default: PD11  \nAlternate: EXMC_A16/EXC_CLE  \nRemap: USART2_CTS  \nPD12  59 I/O 5VT Default: PD12  \nAlternate: EXMC_A17/EXC_ALE  \nRemap: TIMER3_CH0, USART2_RTS  \nPD13  60 I/O 5VT Default: PD13  \nAlternate: EXMC_A18  \nRemap: TIMER3_CH1  \nPD14  61 I/O 5VT Default: PD14  \nAlternate: EXMC_D0  \nRemap: TIMER3_CH2  \nPD15  62 I/O 5VT Default: PD15  \nAlternate: EXMC_D1  \nRemap: TIMER3_CH3  \nPC6 63 I/O 5VT Default: PC6  \nAlternate: I2S1_MCK , TIMER7_CH0,  SDIO_D6, USART5_TX  \nRemap: TIMER2_CH0,  TLI_HSYNC  \nPC7 64 I/O 5VT Default: PC7  \nAlternate: I2S2_MCK , TIMER7_CH1,  SDIO_D7, USART5_RX  \nRemap: TIMER2_CH1,  TLI_G6  \nPC8 65 I/O 5VT Default: PC8  \nAlternate: TIMER7_CH2,  SDIO_D0, USART5_CK  \nRemap: TIMER2_CH2  \nPC9 66 I/O 5VT Default: PC9  \nAlternate: TIMER7_CH3,  SDIO_D, CK_OUT1  \nRemap: TIMER2_CH3,  I2C2_SDA  \nPA8 67 I/O 5VT Default: PA8  \nAlternate: USART0_CK, TIMER0_CH0, CK_OUT0,  VCORE, \nUSBFS_SOF  \nRemap: TLI_R6, I2C2_SCL  \nPA9 68 I/O 5VT Default: PA9  \nAlternate: USART0_TX, TIMER0_CH1, USBFS_VBUS  \nRemap: I2C2_SMBAI  \nPA10  69 I/O 5VT Default: PA10  \nAlternate: USART0_RX, TIMER0_CH2, USBFS_ID  \nPA11  70 I/O 5VT Default: PA11  \n  GD32 F205xx  Datasheet  \n31 \n \nPin Name  Pins  Pin \nType(1)  I/O(2) \nLevel  Functions description  \nAlternate: USART0_CTS, CAN0_RX, USBFS_DM, \nTIMER0_CH3  \nRemap:  TLI_R4  \nPA12  71 I/O 5VT Default: PA12  \nAlternate: USART0_RTS, USBFS_DP, CAN0_TX, TIMER0_ETI  \nRemap: TLI_R5  \nPA13  72 I/O 5VT Default: JTMS, SWDIO  \nRemap: PA13  \nNC 73   - \nVSS_2 74 P  Default: V SS_2 \nVDD_2 75 P  Default: V DD_2 \nPA14  76 I/O 5VT Default: JTCK, SWCLK  \nRemap: PA14  \nPA15  77 I/O 5VT Default: JTDI  \nAlternate: SPI2_NSS, I2S2_WS  \nRemap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS  \nPC10  78 I/O 5VT Default: PC10  \nAlternate: UART3_TX,  SDIO_D2  \nRemap: USART2_TX, SPI2_SCK, I2S2_CK,  TLI_R2  \nPC11  79 I/O 5VT Default: PC11  \nAlternate: UART3_RX,  SDIO_D3  \nRemap: USART2_RX, SPI2_MISO  \nPC12  80 I/O 5VT Default: PC12  \nAlternate: UART4_TX,  SDIO_CK  \nRemap: USART2_CK, SPI2_MOSI, I2S2_SD  \nPD0 81 I/O 5VT Default: PD0  \nAlternate: EXMC_D2  \nRemap: CAN0_RX, OSCIN  \nPD1 82 I/O 5VT Default: PD1  \nAlternate: EXMC_D3  \nRemap: CAN0_TX, OSCOUT  \nPD2 83 I/O 5VT Default: PD2 \nAlternate: TIMER2_ETI, UART4_RX,  SDIO_CMD  \nPD3 84 I/O 5VT Default: PD3  \nAlternate: EXMC_CLK  \nRemap: USART1_CTS, TLI_G7, SPI1_SCK, I2S1_CK  \nPD4 85 I/O 5VT Default: PD4  \nAlternate: EXMC_NOE  \nRemap: USART1_RTS  \nPD5 86 I/O 5VT Default: PD5  \nAlternate: EXMC_NWE  \nRemap: USART1_TX  \nPD6 87 I/O 5VT Default: PD6  \nAlternate: EXMC_NWAIT  \nRemap: USART1_RX, TLI_B2, SPI2_MOSI, I2S2_SD  \n  GD32 F205xx  Datasheet  \n32 \n \nPin Name  Pins  Pin \nType(1)  I/O(2) \nLevel  Functions description  \nPD7 88 I/O 5VT Default: PD7  \nAlternate: EXMC_NE0, EXMC_NCE1  \nRemap: USART1_CK  \nPB3 89 I/O 5VT Default: JTDO  \nAlternate:  SPI2_SCK, I2S2_CK  \nRemap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK  \nPB4 90 I/O 5VT Default: NJ TRST  \nAlternate: SPI2_MISO  \nRemap: TIMER2_CH0, PB4, SPI0_MISO  \nPB5 91 I/O  Default: PB5  \nAlternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD  \nRemap: TIMER2_CH1, SPI0_MOSI, CAN1_RX,  \nEXMC_SDCKE1  \nPB6 92 I/O 5VT Default: PB6  \nAlternate: I2C0_SCL, TIMER3_CH0  \nRemap: USART0_TX, CAN1_TX,  EXMC_SDNE1, SPI0_IO3  \nPB7 93 I/O 5VT Default: PB7  \nAlternate: I2C0_SDA, TIMER3_CH1, EXMC_NL/EXMC_NADV  \nRemap: USART0_RX,  SPI0_IO4  \nBOOT0  94 I  Default: BOOT0  \nPB8 95 I/O 5VT Default: PB8 \nAlternate: TIMER3_CH2, TIMER9_CH0, SDIO_D4  \nRemap: I2C0_SCL, CAN0_RX,  TLI_B6  \nPB9 96 I/O 5VT Default: PB9  \nAlternate: TIMER3_CH3, TIMER10_CH0,  SDIO_D5  \nRemap: I2C0_SDA, CAN0_TX,  TLI_B7, SPI1_NSS, I2S1_WS  \nPE0 97 I/O 5VT Default: PE0  \nAlternate: TIMER3_ETI,  EXMC_NBL0,  UART7_RX  \nPE1 98 I/O 5VT Default: PE1  \nAlternate: EXMC_NBL1,  UART7_TX  \nVSS_3 99 P  Default: V SS_3 \nVDD_3 100 P  Default: V DD_3 \nNotes:  \n(1) Type: I = input, O = output, P = power.  \n(2) I/O Level: 5VT = 5 V tolerant.  \n \n  \n  GD32 F205xx  Datasheet  \n33 \n \n2.6.3.  GD32F20 5Rx LQFP 64 pin definitions  \nTable 2-5. GD32F205 Rx LQFP64  pin definitions  \nPin Name  Pins  Pin \nType(1)  I/O \nLevel(2) Functions description  \nVBAT 1 P  Default: V BAT \nPC13 -\nTAMPER -\nRTC 2 I/O  Default: PC13  \nAlternate: TAMPER -RTC \nPC14 -\nOSC32IN  3 I/O  Default: PC14  \nAlternate: OSC32IN  \nPC15 - \nOSC32OUT  4 I/O  Default: PC15  \nAlternate: OSC32OUT  \nOSCIN  5 I  Default: OSCIN  \nRemap: PD0  \nOSCOUT  6 O  Default: OSCOUT  \nRemap: PD1  \nNRST  7 I/O  Default: NRST  \nPC0 8 I/O  Default: PC0  \nAlternate: ADC012_IN10  \nRemap: EXMC_SDNWE  \nPC1 9 I/O  Default: PC1  \nAlternate: ADC012_IN11  \nPC2 10 I/O  Default: PC2  \nAlternate: ADC012_IN12  \nRemap: EXMC_SDNE0, SPI1_MISO  \nPC3 11 I/O  Default: PC3  \nAlternate: ADC012_IN13  \nRemap: EXMC_SDCKE0, SPI1_MOSI, I2S1_SD  \nVSSA 12 P  Default: V SSA \nVDDA 13 P  Default: V DDA \nPA0-WKUP  14 I/O  Default: PA0  \nAlternate: WKUP, USART1_CTS, ADC012_IN0, \nTIMER1_CH0,  TIMER1_ETI, TIMER4_CH0, TIMER7_ETI  \nRemap: UART3_TX  \nPA1 15 I/O  Default: PA1  \nAlternate: USART1_RTS, ADC012_IN1, TIMER1_CH1, \nTIMER4_CH1  \nRemap: UART3_RX  \nPA2 16 I/O  Default: PA2  \nAlternate: USART1_TX, ADC012_IN2, TIMER1_CH2, \nTIMER4_CH2, TIMER8_CH0,  SPI0_IO3  \nPA3 17 I/O  Default: PA3  \nAlternate: USART1_RX, ADC012_IN3, TIMER1_CH3, \nTIMER4_CH3, TIMER8_CH1, SPI0_IO4  \nRemap: TLI_B5  \nVSS_4 18 P  Default: V SS_4 \n  GD32 F205xx  Datasheet  \n34 \n \nPin Name  Pins  Pin \nType(1)  I/O \nLevel(2) Functions description  \nVDD_4 19 P  Default: V DD_4 \nPA4 20 I/O  Default: PA4  \nAlternate: SPI0_NSS, USART1_CK, DAC_OUT0, \nADC01_IN4  \nRemap: SPI2_NSS, I2S2_WS, TLI_VSYNC  \nPA5 21 I/O  Default: PA5  \nAlternate: SPI0_SCK, ADC01_IN5, DAC_OUT1  \nRemap: TIMER1_CH0, TIMER1_ETI, TIMER7_CH0_ON \nPA6 22 I/O  Default: PA6  \nAlternate: SPI0_MISO, ADC01_IN6, TIMER2_CH0, \nTIMER7_BRKIN, TIMER12_CH0  \nRemap: TIMER0_BRKIN,  TLI_G2 \nPA7 23 I/O  Default: PA7  \nAlternate: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, \nTIMER7_CH0_ON, TIMER13_CH0  \nRemap: TIMER0_CH0_ON  \nPC4 24 I/O  Default: PC4  \nAlternate: ADC01_IN14  \nPC5 25 I/O  Default: PC5  \nAlternate: ADC01_IN15  \nPB0 26 I/O  Default: PB0  \nAlternate: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON  \nRemap: TIMER0_CH1_ON,  TLI_R3  \nPB1 27 I/O  Default: PB1  \nAlternate: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON  \nRemap: TIMER0_CH2_ON,  TLI_R6  \nPB2 28 I/O 5VT Default: PB2, BOOT1  \nPB10  29 I/O 5VT Default: PB10  \nAlternate: I2C1_SCL, USART2_TX  \nRemap: TIMER1_CH2,  TLI_G4, SPI1_SCK, I2S1_CK  \nPB11  30 I/O 5VT Default: PB11  \nAlternate: I2C1_SDA, USART2_RX  \nRemap: TIMER1_CH3,  TLI_G5  \nVSS_1 31 P  Default: V SS_1 \nVDD_1 32 P  Default: V DD_1 \nPB12  33 I/O 5VT Default: PB12  \nAlternate: SPI1_NSS, I2C1_SMBA, USART2_CK, \nTIMER0_BRKIN, I2S1_WS, CAN1_RX  \nPB13  34 I/O 5VT Default: PB13  \nAlternate: SPI1_SCK, USART2_CTS, TIMER0_CH0_ON, \nI2S1_CK, CAN1_TX  \nPB14  35 I/O 5VT Default: PB14  \nAlternate: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, \nTIMER11_CH0  \nPB15  36 I/O 5VT Default: PB15  \nAlternate: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, \n  GD32 F205xx  Datasheet  \n35 \n \nPin Name  Pins  Pin \nType(1)  I/O \nLevel(2) Functions description  \nTIMER11_CH1  \nPC6 37 I/O 5VT Default: PC6  \nAlternate: I2S1_MCK , TIMER7_CH0,  SDIO_D6, USART5_TX  \nRemap: TIMER2_CH0,  TLI_HSYNC  \nPC7 38 I/O 5VT Default: PC7  \nAlternate: I2S2_MCK , TIMER7_CH1,  SDIO_D7, \nUSART5_RX  \nRemap: TIMER2_CH1,  TLI_G6  \nPC8 39 I/O 5VT Default: PC8  \nAlternate: TIMER7_CH2,  SDIO_D0, USART5_CK  \nRemap: TIMER2_CH2  \nPC9 40 I/O 5VT Default: PC9  \nAlternate: TIMER7_CH3,  SDIO_D, CK_OUT1  \nRemap: TIMER2_CH3,  I2C2_SDA  \nPA8 41 I/O 5VT Default: PA8  \nAlternate: USART0_CK, TIMER0_CH0, CK_OUT0,  VCORE, \nUSBFS_SOF  \nRemap: TLI_R6, I2C2_SCL  \nPA9 42 I/O 5VT Default: PA9  \nAlternate: USART0_TX, TIMER0_CH1, USBFS_VBUS  \nRemap: I2C2_SMBAI  \nPA10  43 I/O 5VT Default: PA10  \nAlternate: USART0_RX, TIMER0_CH2, USBFS_ID  \nPA11  44 I/O 5VT Default: PA11  \nAlternate: USART0_CTS, CAN0_RX, USBFS_DM, \nTIMER0_CH3  \nRemap:  TLI_R4  \nPA12  45 I/O 5VT Default: PA12  \nAlternate: USART0_RTS, USBFS_DP, CAN0_TX, \nTIMER0_ETI  \nRemap: TLI_R5  \nPA13  46 I/O 5VT Default: JTMS, SWDIO  \nRemap: PA13  \nVSS_2 47 P  Default: V SS_2 \nVDD_2 48 P  Default: V DD_2 \nPA14  49 I/O 5VT Default: JTCK, SWCLK  \nRemap: PA14  \nPA15  50 I/O 5VT Default: JTDI  \nAlternate: SPI2_NSS, I2S2_WS  \nRemap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS  \nPC10  51 I/O 5VT Default: PC10  \nAlternate: UART3_TX,  SDIO_D2  \nRemap: USART2_TX, SPI2_SCK, I2S2_CK,  TLI_R2  \nPC11  52 I/O 5VT Default: PC11  \nAlternate: UART3_RX,  SDIO_D3  \nRemap: USART2_RX, SPI2_MISO  \n  GD32 F205xx  Datasheet  \n36 \n \nPin Name  Pins  Pin \nType(1)  I/O \nLevel(2) Functions description  \nPC12  53 I/O 5VT Default: PC12  \nAlternate: UART4_TX,  SDIO_CK  \nRemap: USART2_CK, SPI2_MOSI, I2S2_SD  \nPD2 54 I/O 5VT Default: PD2  \nAlternate: TIMER2_ETI, UART4_RX,  SDIO_CMD  \nPB3 55 I/O 5VT Default: JTDO  \nAlternate:  SPI2_SCK, I2S2_CK  \nRemap: PB3, TRACESWO, TIMER1_CH1, SPI0_SCK  \nPB4 56 I/O 5VT Default: NJ TRST  \nAlternate: SPI2_MISO  \nRemap: TIMER2_CH0, PB4, SPI0_MISO  \nPB5 57 I/O  Default: PB5  \nAlternate: I2C0_SMBA, SPI2_MOSI, I2S2_SD  \nRemap: TIMER2_CH1, SPI0_MOSI, CAN1_RX,  \nEXMC_SDCKE1  \nPB6 58 I/O 5VT Default: PB6  \nAlternate: I2C0_SCL, TIMER3_CH0  \nRemap: USART0_TX, CAN1_TX,  EXMC_SDNE1, SPI0_IO3  \nPB7 59 I/O 5VT Default: PB7  \nAlternate: I2C0_SDA, TIMER3_CH1, \nEXMC_NL/EXMC_NADV  \nRemap: USART0_RX,  SPI0_IO4  \nBOOT0  60 I  Default: BOOT0  \nPB8 61 I/O 5VT Default: PB8  \nAlternate: TIMER3_CH2, TIMER9_CH0, SDIO_D4  \nRemap: I2C0_SCL, CAN0_RX,  TLI_B6  \nPB9 62 I/O 5VT Default: PB9  \nAlternate: TIMER3_CH3, TIMER10_CH0,  SDIO_D5  \nRemap: I2C0_SDA, CAN0_TX,  TLI_B7, SPI1_NSS, \nI2S1_WS  \nVSS_3 63 P  Default: V SS_3 \nVDD_3 64 P  Default: V DD_3 \nNotes:  \n(1) Type: I = input, O = output, P = power.  \n(2) I/O Level: 5VT = 5 V tolerant.  \n \n  \n  GD32 F205xx  Datasheet  \n37 \n \n3. Functional description  \n3.1. ARM® Cortex®-M3 core  \nThe Cortex®-M3 processor is the latest generation of ARM® processors for embedded \nsystems. It has been developed to provide a low -cost platform that meets the needs of MCU \nimplementation, with a reduced pin count and low -power consumption, while delivering \noutstanding computational performance and an advanced sy stem response to interrupts.  \n\uf06e 32-bit ARM® Cortex®-M3 processor core  \n\uf06e Up to 120 MHz operation frequency  \n\uf06e Single -cycle multiplication and hardware divider  \n\uf06e Integrated Nested Vectored Interrupt Controller (NVIC)  \n\uf06e 24-bit SysTick timer  \nThe Cortex®-M3 processor is ba sed on the ARMv7 architecture and supports both Thumb \nand Thumb -2 instruction sets. Some system peripherals listed below are also provided by \nCortex®-M3: \n\uf06e Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private \nPeripheral Bus (PPB) and debug accesses (AHB -AP) \n\uf06e Nested Vectored Interrupt Controller (NVIC)  \n\uf06e Flash Patch and Breakpoint (FPB)  \n\uf06e Data Watchpoint and Trace (DWT)  \n\uf06e Instrument Trace Macrocell (ITM)  \n\uf06e Memory Protection Unit (MPU)  \n\uf06e Serial Wire JTAG Debug Port (SWJ -DP) \n\uf06e Trace Port Interface Unit (TPIU)  \n3.2. On-chip memory  \n\uf06e Up to 3072  Kbytes of flash memory , including code flash and data flash. \n\uf06e The region of the MCU executing instructions without waiting time is up to 512K bytes (In \ncase that Flash size equal to 256K or 512K, all memory is no waiting time. If Flash size \ngreater than 512K, no waiting time within first 384K.). A long delay when CPU f etches the \ninstructions out of the range.  \n\uf06e Up to 256 Kbytes of SRAM . \nThe ARM® Cortex®-M3 processor is structured in Harvard architecture which can use \nseparate buses to fetch instructions and load/store data. 3072  Kbytes of inner flash at most , \nwhich includes code flash and data flash is available for storing programs and data , and there \nis no waiting time within code flash area  when CPU executes instructions . Up to 256 Kbytes \nof inner SRAM is composed of  SRAM 0, SRAM 1, and SRAM 2 that can be accessed at same \ntime. Table 2-2 GD32F205xx  memory map  shows the memory map of the GD32F2 05xx \n  GD32 F205xx  Datasheet  \n38 \n \nseries of devices, including flash, SRAM, peripheral, and other pre -defined regions.  \n3.3. Clock, reset and supply management  \n\uf06e Internal 8 MHz factory -trimmed RC and external 3 to 25 MHz crystal oscillator  \n\uf06e Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator  \n\uf06e Integrated system clock PLL  \n\uf06e 2.6 to 3.6 V application supply and I/Os  \n\uf06e Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage \ndetector (LVD)  \nThe Clock Control Unit (CCU) provides a range of oscillator and clock functions. These \ninclude speed internal RC oscillator and external crystal oscillator, high speed and low speed \ntwo types. Several prescalers allow the frequency configuration of the AHB and two APB  \ndomains. The maximum frequency of the AHB/ APB2/APB1  domains is 120/120/60  MHz. See  \nFigure 2-5. GD32F 205xx clock tree  for details on the clock tree.  \nThe Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor \ncore and peripheral IP components. Power -on reset (POR) and power -down reset (PDR) are \nalways active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device \nremains in reset mode when V DD is below a specified threshold . The embedded low voltage \ndetector (LVD)  monitors the power supply, compares it to the voltage threshold and generates \nan interrupt as a warning message for leading the MCU into security.  \nPower supply schemes:  \n\uf06e VDD range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. \nProvided externally through V DD pins.  \n\uf06e VSSA, VDDA range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, \nRCs and PLL. V DDA and V SSA must be connected to V DD and V SS, respectively.  \n\uf06e VBAT range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and \nbackup registe rs (through power switch) when V DD is not present.  \n3.4. Boot modes  \nAt startup, boot pins are used to select one of three boot options:  \n\uf06e Boot from main flash memory (default)  \n\uf06e Boot from system memory  \n\uf06e Boot from on -chip SRAM  \nThe boot loader is located in the internal boot ROM memory (system memory). It is used to \nreprogram the flash memory by using USART0  (PA9 and PA10) , USART1  (PD5 and PD6) \nand USB  (PA9, PA10, PA11 and PA12) . It also can be used to transfer and update the flash \nmemory code, the data and the vector table sections. In default condition, boot from bank 0 \nof flash memory is selected. It also supports to boot from bank 1 of flash memory by setting \n  GD32 F205xx  Datasheet  \n39 \n \na bit in option bytes.  \n3.5. Power saving modes  \nThe MCU supports three kinds of power saving modes to achieve even lower power \nconsumption. They are sleep mode, deep-sleep mode, and standby mode. These operating \nmodes reduce the power consumption and allow the application to achieve the best balance \nbetween the CPU operating time, speed and power consumption.  \n\uf06e Sleep  mode  \nIn sleep mode, only the clock of CPU core is off. All peripherals continue to operate and \nany interrupt/event can wake up the system.  \n\uf06e Deep -sleep  mode  \nIn deep-sleep mode, all clocks in the 1.2V domain are off, a nd all of the high speed \ncrystal oscillator ( IRC8M , HXTAL ) and PLL are disabled. Only the contents of SRAM and \nregisters are retained. Any interrupt or wakeup event from EXTI lines can wake up the \nsystem from the deep-sleep mode including the 16 external l ines, the RTC alarm, the \nLVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M  is \nselected as the system clock.  \n\uf06e Standby  mode  \nIn standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of \nIRC8M , HXTAL  and PLL are d isabled.  The contents of SRAM and registers (except \nbackup registers) are lost. There are four wakeup sources for the standby mode, \nincluding the external reset from NRST pin, the RTC alarm, the FWDG T reset, and the \nrising edge on WKUP pin.  \n3.6. Analog to digital converter (ADC)  \n\uf06e 12-bit SAR ADC engine  with u p to 2  MSPS conversion rate  \n\uf06e 12-bit, 10 -bit, 8 -bit or 6 -bit configurable resolution  \n\uf06e Hardware o versampling ratio adjustable from 2 to 256x improves resolution to 16 -bit \n\uf06e Conversion range: V SSA to V DDA (2.6 to 3.6 V)  \n\uf06e Temperature sensor  \nUp to three  12-bit 2 MSPS multi -channel ADC are integrated in the device. It is a total of up \nto 16 multiplexed external channels  with 2  internal channels for temperat ure sensor and \nvoltage reference measurement. The conv ersion range is between 2.6 V < V DDA < 3.6 V. An \non-chip 16 -bit hardware oversample scheme improves performances while off -loading the \nrelated computational burden from the MCU. An analog watchdog block can be used to detect \nthe channels, which are require d to remain within a specific threshold window. A configurable \nchannel management block of analog inputs also can be used to perform conversions in \nsingle, continuous, scan or discontinuous mode to support more advanced usages.  \nThe ADC can be triggered fr om the events generated by the general  level 0  timers ( TIMER x) \n  GD32 F205xx  Datasheet  \n40 \n \nand the advanced  timers ( TIMER0  and TIMER7 ) with internal connection.  The temperature \nsensor can be used to generate a voltage that varies linearly with temperature. It is internally \nconnected to the ADC _IN1 6 input channel which is used to convert the sensor output voltage \ninto a digital value.  \n3.7. Digital to analog converter (DAC)  \n\uf06e 12-bit DAC converter of independent output channel  \n\uf06e 8-bit or 12 -bit mode in conjunction with the DMA controller  \nThe 12 -bit buffered DAC channel is used to generate variable analog outputs . The DAC is \ndesigned with integrated resistor strings structure . The DAC channels can be triggered by the \ntimer update outputs or EXTI with DMA support.  The maximum output value of the DAC is \nVREF+. \n3.8. DMA  \n\uf06e 14 channels DMA controller and each channel are configurable (7 for DMA 0 and 7 for \nDMA 1) \n\uf06e Peripherals supported: Timers, ADC, SPIs, I 2Cs, USARTs, DAC , I2S and SDIO  \nThe flexible general -purpose DMA controllers provide a hardware method of transferring data \nbetween peripherals and/or memory without intervention from the CPU, thereby freeing up \nbandwidth for other syste m functions. Three types of access method are supported: \nperipheral to memory, memory to peripheral, memory to memory .  \nEach channel is connected to fixed hardware DMA requests. The priorities of DMA channel \nrequests are determined by software configuration and hardware channel number. Transfer \nsize of source and destination are independent and configurable.  \n3.9. General -purpose inputs/outputs (GPIOs)  \n\uf06e Up to 1 14 fast GPIOs, all mapp ing on 16 external interrupt lines  \n\uf06e Analog input/output configurable  \n\uf06e Alternate function input/output configurable  \nThere are up to 114 general purpose I/O pins (GPIO)  in GD32F205 xx, named PA0 ~ PA15, \nPB0 ~ PB15, PC0 ~ PC15, PD 0 ~ PD15 , PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH 0 ~ \nPH1 to implement logic input/output functions. E ach of the GPIO ports has related control and \nconfiguration registers to satisfy the requirements of specific applications. The external \ninterrupts on the GPIO pins of the device have related control and configuration registers in \nthe Interrupt/event contr oller (EXTI). The GPIO ports are pin -shared with other alternative \nfunctions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can \n  GD32 F205xx  Datasheet  \n41 \n \nbe configured by software as output (push -pull or open -drain), as input (with or without pull -\nup or pull -down) or as peripheral alternate function. Most of the GPIO pins are shared with \ndigital or analog alternate functions. All GPIOs are high -current capable except for analog \ninputs.  \n3.10.  Timers and PWM generation  \n\uf06e Two 16-bit advanc ed timer ( TIMER0  & TIMER7), ten 16-bit general  timers ( TIMER1  ~ \nTIMER4 , TIMER8  ~ TIMER13 ), and two  16-bit basic timer ( TIMER5  & TIMER6 ) \n\uf06e Up to 4 independent channels of PWM, output compare or  input capture for each general  \ntimer and external trigger input  \n\uf06e 16-bit, motor control P WM advanced  timer with programmable dead -time generation for \noutput match  \n\uf06e Encoder interface controller with two inputs using quadrature decoder  \n\uf06e 24-bit SysTick timer down counter  \n\uf06e 2 watchdog timers ( free watchdog timer and window watchdog  timer ) \nThe advanced  timer ( TIMER0  & TIMER7 ) can be used as a three -phase PWM multiplexed \non 6 channels. It has complementary PWM outputs with programmable dead -time generation. \nIt can also be used as a comp lete general  timer. The 4 independent channels can be used \nfor input capture, output compare, PWM generation (edge - or center -aligned counting modes) \nand single pulse mode output. If configured as a 16-bit general  timer, it has the same functions \nas the TIMER x timer. It can be synchronized with external signals or to interc onnect with other \ngeneral timer s together which have the same architecture and features.  \nThe general  timer , known as TIMER1  ~ TIMER4 , TIMER8  ~ TIMER13  can be used for a \nvariety of purposes including general time, input signal pulse width measurement or output \nwaveform generation such as a single pulse generation or PWM output, up to 4 independent \nchannels for input capture/output compare. The general tim er is based on a 16 -bit auto -reload \nup/down  counter and a 16 -bit prescaler. TIMER1  ~ TIMER4  and TIMER8 /TIMER11  also \nsupports an encoder interface with two inputs using quadrature decoder.  \nThe basic timer, known as TIMER5  & TIMER6 , are mainly used for DAC t rigger generation. \nThey can also be used as a simple 16 -bit time base.  \nThe GD32F 205xx have two watchdog peripherals, free watchdog timer and window watchdog  \ntimer . They offer a combination of high safety level, flexibility of use and timing accuracy.  \nThe free watchdog timer includes a 12 -bit down -counting counter and a n 8-bit prescaler, it is \nclocked from an independent 40 KHz internal RC and as it operates independently of the \nmain clock, it can operate in deep -sleep  and standby modes. It can be used eith er as a \nwatchdog to reset the device when a problem occurs, or as a free -running timer for application \ntimeout management.  \nThe window watchdog  timer  is based on a 7 -bit down counter that can be set as free -running. \nIt can be used as a watchdog to reset the  device when a problem occurs. It is clocked from \n  GD32 F205xx  Datasheet  \n42 \n \nthe main clock. It has an early wakeup interrupt capability and the counter can be frozen in \ndebug mode.  \nThe SysTick timer is dedicated for OS, but could also be used as a standard down counter.  \nThe featur es are shown below : \n\uf06e A 24-bit down counter  \n\uf06e Auto reload capability  \n\uf06e Maskable system interrupt generation when the counter reaches 0  \n\uf06e Programmable clock source  \n3.11.  Real time clock (RTC)  and backup registers  \n\uf06e 32-bit up -counter with a programmable 20 -bit prescaler  \n\uf06e Alarm function  \n\uf06e Interrupt and wake -up event  \n\uf06e 84 bytes backup registers for data protection  \nThe real time clock is an independent timer which provides a set of continuously running \ncounters in backup registers to provide a real calendar function, and provides  an alarm \ninterrupt or an expected interrupt.  It is not reset by a system or power reset, or when the \ndevice wakes up from standby mode. A 20 -bit prescaler is used for the time base clock and \nis by default configured to generate a time base of 1 second fro m a clock at 32.768 KHz from \nexternal crystal oscillator.  \nThe backup registers are located in the backup domain that remains powered -on by V BAT \neven if V DD power is shut down, they are forty two  16-bit (84 bytes) registers for data protection \nof user application dat a, and the wake -up action from s tandby mode or system reset do not \naffect these registers.  \nIn addition, the backup regist ers can be used to implement the tamper detection, RTC \ncalibrat ion function  and waveform detection.  \n3.12.  Inter -integrated circuit (I2C)  \n\uf06e Up to three  I2C bus interfaces can support both master and slave mode with a frequency \nup to 400 KHz \n\uf06e Provide arbitration function, optional PEC (packet error checking) generation and \nchecking  \n\uf06e Supports 7 -bit and 10 -bit addressing mode and general call addressing mode  \nThe I2C interface is an internal circuit allowing communication with an external I2C interface \nwhich is an industry standard two line serial interface used for connection t o external \nhardware. These two serial lines are known as a serial data line (SDA) and a serial clock line \n(SCL). The I2C module provide s transfer rate of up to 100 KHz in standard mode and up to \n400 KHz in fast mode.  The I2C module also has an arbitration detect function to prevent the \n  GD32 F205xx  Datasheet  \n43 \n \nsituation where more than one master attempts to transmit data to the I2C bus at the same \ntime. A CRC -8 calculator is also provided in I2C interface to perform packet error checking for \nI2C data.  \n3.13.  Serial peripheral interface (SPI)  \n\uf06e Up to three  SPI interfa ces with a frequency of up to 30  MHz \n\uf06e Support both master and slave mode  \n\uf06e Hardware CRC calculation and transmit automatic CRC error checking  \n\uf06e Quad wire configuration available in master mode  (only in SPI0)  \nThe SPI interface uses 4  pins, among which are the serial data input and output lines (MISO \n& MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by \nthe DMA controller.  The SPI interface may be used for a variety of purposes, including simplex \nsynchronous transfers on two lines with a possible bidirectional data line or reliable \ncommunication using CRC checking.  Quad -SPI master mode is also supported in SPI0.  \n3.14.  Universal synchronous /asynchronous receiver transmitter \n(USART /UART ) \n\uf06e Up to four  USARTs and four UARTs with operating frequency up to 7.5 MHz \n\uf06e Supports both asynchronous and clocked synchronous serial communication modes  \n\uf06e IrDA SIR encoder and decoder support  \n\uf06e LIN break generation and detection  \n\uf06e ISO 7816 -3 compliant smart card interface  \nThe USART (USART0 , USART1 , USART2 , USART5 ) and UART ( UART3 , UART4 , UART6 , \nUART7 ) are used to trans mit data between parallel and serial interfaces, provides a flexible \nfull duplex data exchange using synchronous or asynchronous transfer. It is also commonly \nused for RS-232 standard communication. The USART /UART  includes a programmable baud \nrate generator which is capable of dividing the system clock to produce a dedicated clock for \nthe USART /UART  transmitter and receiver. The USART /UART  also supports DMA function \nfor high speed data communication.  \n3.15.  Inter -IC sound (I2S)  \n\uf06e Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz, multiplexed with \nSPI1  and SPI2  \n\uf06e Support either master or slave mode  audio \n\uf06e Sampling frequencies from 8 KHz up to 192 KHz are supported.  \nThe Inter -IC sound (I2S) bus provides a standard communication interface for digital audio \n  GD32 F205xx  Datasheet  \n44 \n \napplications by 3 -wire serial  lines. GD32F205 xx contain a n I2S-bus interface that can be \noperated with 16/32 -bit resolution in master or slave mode, pin multiplexed  with SPI1  and \nSPI2 . The audio sampling frequenc ies from 8 KHz to 192 KHz is supported with less than \n0.5% accuracy error.  \n3.16.  Universal serial bus full-speed interface  (USBFS) \n\uf06e One US B device/host  full-speed Interface with frequency up to 12 Mbit/s  \n\uf06e Internal main PLL for USB CLK compliantly  \nThe Universal Serial Bus (USB) is a 4 -wire bus with 4 bidirectional endpoints . The device \ncontroller enables 12 Mbit/s data exchange with integra ted transceivers in device/host  mode. \nFull-speed peripheral is compl iant with the USB 2.0 specification. Transaction formatting is \nperformed by the hardware, including CRC generation and checking. The status of a \ncompleted USB transfer or error condition is indicated by status registers. An interrupt is also \ngenerated if e nabled. The dedicated 48 MHz clock is generated from the internal main PLL \n(the clock source must use a HXTAL  crystal oscillator) and the operating frequency divided \nfrom APB1 should be 12 MHz above.  \n3.17.  Controller area network (CAN)  \n\uf06e Two CAN2.0B interface wit h communication frequency up to 1 Mbit/s  \n\uf06e Internal main PLL for CAN CLK compliantly  \nController area network  (CAN) is a method for enabling serial communication in field bus. The \nCAN protocol has been used extensively in industrial automation and automotive applications. \nIt can receive and transmit standard frames with 11 -bit identifiers as well as extended frames \nwith 29 -bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three \nmessage deep for reception.  It also provides 28 scalable/configurable identifier filter banks \nfor selecting the incoming messages needed and discarding the others.  \n3.18.  External memory controller (EXMC)  \n\uf06e Supported external memory: SRAM, PSRAM, ROM and NOR -Flash, NAND Flash and \nPC card, SDRAM with up to 32 -bit data bus  \n\uf06e Provide ECC calculating hardware module for NAND Flash memory block  \n\uf06e Two SDRAM banks with independent configuration, up to 13 -bits Row Address, 11 -bits \nColumn Address, 2 -bits internal banks address  \n\uf06e SDRAM Memory size: 4x16Mx32bit(256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 \nMB) \nExternal memory controller (EXMC) is an abbreviation of external memo ry controller. It is \ndivided in to several sub -banks for external device support, each sub -bank has its own chip \n  GD32 F205xx  Datasheet  \n45 \n \nselection sig nal but at one time, only one bank can be accessed. The EXMC support code \nexecution from external memory except NAND Flash and PC card. The EXMC also can be \nconfigured to interface with the most common LCD module of Motorola 6800 and Intel 8080 \nseries and reduce the system cost and complexity.  \nThe EXMC of GD32F205 xx in LQFP144 package  also supports synchronous dynamic \nrandom access memory (SDRAM). It translates AHB transactions into the appropriate \nSDRAM protocol, and meanwhile, makes sure the access time requirements of the external \nSDRAM devices are satisfied.  \n3.19.  Secure digital input a nd output card interface (SDIO)  \n\uf06e Support SD2.0/SDIO2.0/MMC4.2 host interface  \nThe Secure Digital Input and Output Card Interface (SDIO) provides access to external SD \nmemory cards specifications version 2.0, SDIO card specification version 2.0 and multi -medi a \ncard system specification version 4.2 with DMA supported. In addition, this interface is also \ncompliant with CE -ATA digital protocol rev1.1.  \n3.20.  TFT LCD interface (TLI)  \n\uf06e 24-bit RGB Parallel Pixel Output; 8 bits -per-pixel (RGB888)  \n\uf06e Supports up to SVGA (800x600 ) resolution  \nThe TFT LCD interface provides a parallel digital RGB (Red, Green, Blue) and signals for \nhorizontal, vertical synchronization, pixel clock and data enable as output to interface directly \nto a variety of LCD (Liquid Crystal Display) and TFT (Th in Film Transistor) panels.  A built -in \nDMA engine continuously move data from system memory to TLI and then, output to an \nexternal LCD display. Two separate layers are supported in TLI, as well as layer window and \nblending function.  \n3.21.  Debug  mode  \n\uf06e Serial wire JTAG debug port (SWJ -DP)  \nThe ARM® SWJ -DP Interface is embedded and is a combined JTAG and serial wire debug \nport that enables either a serial wire debug or a JTAG probe to be connected to the target.  \n3.22.  Package and operation temperature  \n\uf06e LQFP144 (GD32F205 Zx), LQFP100 (GD32F205 Vx), LQFP64 (GD32F205 Rx) \n\uf06e Operation temperature range: -40°C to +85°C (industrial level)    \n  GD32 F205xx  Datasheet  \n46 \n \n4. Electrical characteristics  \n4.1. Absolute maximum ratings  \nThe maximum ratings are the limits to which the device can be subjected without permanently \ndamaging the device. Note that the device is not guaranteed to operate properly at the \nmaximum ratings. Exposure to the absolute maximum rating conditions for extended periods \nmay affect device reliability.  \nTable 4-1. Absolute maximum ratings (1) (4) \nSymbol  Parameter  Min Max Unit \nVDD External voltage range(2) VSS - 0.3 VSS + 3.6  V \nVDDA External analog supply voltage  VSSA - 0.3 VSSA + 3.6  V \nVBAT External battery supply voltage  VSS - 0.3 VSS + 3.6  V \nVIN Input voltage on 5V tolerant pin(3) VSS - 0.3 VDD + 3.6  V \nInput voltage on other I/O  VSS - 0.3 3.6 V \n|ΔV DDX| Variations between different V DD power pins  — 50 mV \n|VSSX −VSS| Variations between different ground pins  — 50 mV \nIIO Maximum current for GPIO pins  — ±25 mA \nTA Operating temperature range  -40 +85 °C \nPD Power dissipation at T A = 85°C of LQFP144  — 820 \nmW Power dissipation at T A = 85°C of LQFP100  — 697 \nPower dissipation at T A = 85°C of LQFP64  — 647 \nTSTG Storage temperature range  -65 +150  °C \nTJ Maximum junction temperature  — 125 °C \n(1) Guaranteed by design, not tested in production.  \n(2) All main power and ground pins should be connected to an external power source within the allowable range.  \n(3) VIN maximum value cannot exceed 5.5  V. \n(4) It is recommended that V DD and V DDA are powered by the same source. The maximum difference between \nVDD and V DDA does not exceed 300 mV during power -up and operation.  \n4.2. Recommended DC characteristics  \nTable 4-2. DC operating  conditions  \nSymbol  Parameter  Conditions  Min(1) Typ Max(1) Unit \nVDD Supply voltage  — 2.6 3.3 3.6 V \nVDDA Analog supply voltage  Same as V DD 2.6 3.3 3.6 V \nVBAT Battery supply voltage  — 1.8 — 3.6 V \n(1) Based on characterization, not tested in production.  \nFigure 4-1. Recommended power supply decoupling capacitors(1)(2) \n  GD32 F205xx  Datasheet  \n47 \n \n100 nFVBAT\nVSS\nN * VDD\nVSS4.7 μF + N * 100 nF\n10 nFVDDA\nVSSA1 μF\n10 nFVREF +\nVREF-1 μF \n(1) The VREF+ and V REF- pins are  only available on no less than 100 -pin packages, or else the  VREF+ and V REF- pins \nare not available and internally connected to VDDA and V SSA pins.  \n(2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.  \nTable 4-3. Clock frequency(1) \nSymbol  Parameter  Conditions  Min Max Unit \nfHCLK AHB clock frequency  — — 120 MHz \nfAPB1 APB1 clock frequency  — — 60 MHz \nfAPB2 APB2 clock frequency  — — 120 MHz \n(1) Guaranteed by design, not tested in production.  \nTable 4-4. Operating conditions at Power up/ Power down(1) \nSymbol  Parameter  Conditions  Min Max Unit \ntVDD VDD rise time rate  \n— 0 ∞ \nμs/V \nVDD fall time rate  20 ∞ \n(1) Guaranteed by design, not tested in production.  \nTable 4-5. Start -up timings of Operating conditions(1)(2)(3 ) \nSymbol  Parameter  Conditions  Typ Unit \ntstart-up Start -up time  Clock source from HXTAL  246 \nms \nClock source from IRC8M  246 \n(1) Based on characterization, not tested in production.  \n(2) After power -up, the start -up time is the time between the rising edge of NRST high and the main function.  \n(3) PLL is off.  \n  GD32 F205xx  Datasheet  \n48 \n \nTable 4-6. Power saving mode wakeup timings characteristics(1)(2) \nSymbol  Parameter  Typ Unit \ntSleep Wakeup from Sleep mode  3.64 \nμs \ntDeep -sleep Wakeup from Deep -sleep mode （LDO On） 5.19 \nWakeup from Deep -sleep mode （LDO in low power mode） 5.19 \ntStandby  Wakeup from Standby mode  192 ms \n(1) Based on characterization, not tested in production.  \n(2) The wakeup time is measured from the wakeup event to the point at which the application code reads the first \ninstruction under the below conditions: V DD = V DDA = 3.3  V, IRC8M = System clock = 8  MHz.  \n4.3. Power consumption  \nThe power measurements specified in the tables represent that code with data executing from \non-chip Flash with the following specifications.  \nTable 4-7. Power consumption  characteristics(2)(3)(4)(5) \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nIDD+ IDDA Supply current \n(Run mode)  VDD=VDDA=3.3V, HXTAL =25MHz, System \nclock=120 MHz, All peripherals enabled  — 95.52 — mA \nVDD=VDDA=3.3V, HXTAL =25MHz, System clock \n=120 MHz, All peripherals disabled  — 55.23 — mA \nVDD=VDDA=3.3V, HXTAL =25MHz, System \nclock=108 MHz, All peripherals enabled  — 86.22  — mA \nVDD=VDDA=3.3V, HXTAL =25MHz, System clock \n=108 MHz, All peripherals disabled  — 50.05  — mA \nVDD=VDDA=3.3V, HXTAL =25MHz, System clock \n=72MHz, All peripherals enabled  -— 58.42  — mA \nVDD=VDDA=3.3V, HXTAL =25MHz, System Clock \n=72 MHz, All peripherals disabled  — 34.32  — mA \nSupply current \n(Sleep mode)  VDD=VDDA=3.3V, HXTAL =25MHz, CPU clock off, \nSystem clock=120 MHz, All peripherals enabled  — 59.46  — mA \nVDD=VDDA=3.3V, HXTAL =25MHz, CPU clock off, \nSystem clock=120 MHz, All peripherals disabled  — 12.22  — mA \nSupply current \n(Deep -Sleep \nmode)  \n VDD=VDDA=3.3V, LDO in Run mode, IRC40K on, \nRTC on, All GPIOs analog mode  — 1.23 — mA \nVDD=VDDA=3.3V, LDO in Low Power mode, IRC40K \non, RTC on, All GPIOs analog mode  — 1.18 — mA \nVDD=VDDA=3.3V, LDO in Run mode, IRC40K off, \nRTC off, All GPIOs analog mode  — 1.02 — mA \nSupply current \n(Standby \nmode)  VDD=VDDA=3.3V, LXTAL  off, IRC40K  on, RTC on  — 7.47 — μA \nVDD=VDDA=3.3V, LXTAL  off, IRC40K  on, RTC off  — 7.35 — μA \nVDD=VDDA=3.3V, LXTAL  off, IRC40K  off, RTC off  — 6.13 27.5 μA \nIBAT Battery supply \ncurrent  VBAT=3.6V, LXTAL  on, RTC on, LXTAL  High driving  — 1.65 — μA \nVBAT=3.3V , LXTAL  on, RTC on, LXTAL  High driving  — 1.55 — μA \nVBAT=2.6V , LXTAL  on, RTC on, LXTAL  High driving  — 1.40 — μA \n  GD32 F205xx  Datasheet  \n49 \n \nSymbol  Parameter  Conditions  Min Typ(1) Max Unit \nVBAT=3.6V , LXTAL  on, RTC on,  LXTAL  Mid High \ndriving  — 1.22 — μA \nVBAT=3.3V , LXTAL  on, RTC on,  LXTAL  Mid High \ndriving  — 1.13 — μA \nVBAT=2.6V , LXTAL  on, RTC on,  LXTAL  Mid High \ndriving  — 0.98 — μA \nVBAT=3.6V , LXTAL  on, RTC on, LXTAL  Mid Low \ndriving  — 0.97 — μA \nVBAT=3.3V , LXTAL  on, RTC on, LXTAL  Mid Low \ndriving  — 0.87 — μA \nVBAT=2.6V, LXTAL  on, RTC on, LXTAL  Mid Low \ndriving  — 0.70 — μA \n(1) Based on characterization, not tested in production.  \n(2) Unless otherwise specified, all values given for T A = 25 ℃ and test result is mean value.  \n(3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, \nno PLL.  \n(4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, \nusing PLL.  \n(5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an \nadditional power consumption should be consid ered.  \n4.4. EMC characteristics  \nEMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and \nnegative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is \ngiven in the Table 4-8. EMS characteristics , based on the EMS levels and classes compliant \nwith IEC 61000 series standard.  \nTable 4-8. EMS characteristics(1) \nSymbol  Parameter  Conditions  Level/Class  \nVESD Voltage applied to all device pins to \ninduce a functional disturbance  VDD = 3.3 V, T A = +25 °C  \nconforms to IEC 61000 -4-2 3B \nVFTB Fast transient voltage burst applied to \ninduce a functional disturbance through \n100 pF on V DD and V SS pins VDD = 3.3 V, T A = +25 °C  \nconforms to IEC 61000 -4-4 4A \n(1) Based on characterization, not tested in production.  \n \n  GD32 F205xx  Datasheet  \n50 \n \n4.5. Power supply supervisor characteristics  \nTable 4-9. Power supply  supervisor characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVLVD(1) Low voltage  \nDetector level selection  LVDT <2:0> = 000(rising edge)  — 2.19 — \nV LVDT <2:0> = 000(falling edge)  — 2.08 — \nLVDT <2:0> = 001(rising edge)  — 2.29 — \nLVDT <2:0> = 001(falling edge)  — 2.19 — \nLVDT <2:0> = 010(rising edge)  — 2.39 — \nLVDT <2:0> = 010(falling edge)  — 2.29 — \nLVDT<2:0> = 011(rising edge)  — 2.5 — \nLVDT<2:0> = 011(falling edge)  — 2.39 — \nLVDT<2:0> = 100(rising edge)  — 2.6 — \nLVDT<2:0> = 100(falling edge)  — 2.48 — \nLVDT<2:0> = 101(rising edge)  — 2.68 — \nLVDT<2:0> = 101(falling edge)  — 2.58 — \nLVDT<2:0> = 110(rising edge)  — 2.79 — \nLVDT<2:0> = 110(falling edge)  — 2.68 — \nLVDT<2:0> = 111(rising edge)  — 2.89 — \nLVDT<2:0> = 111(falling edge)  — 2.78 — \nVLVDhyst(2) LVD hystersis  — — 100 — mV \nVPOR(1) Power on reset threshold  \n— 2.32 2.40 2.48 V \nVPDR(1) Power down reset \nthreshold  1.72 1.80 1.88 V \nVPDR hyst(2) PDR hysteresis  — 600 — mV \ntRSTTEMP O(2) Reset temporization  — 2 — ms \n(1) Based on characterization,  not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n \n  \n  GD32 F205xx  Datasheet  \n51 \n \n4.6. Electrical sensitivity  \nThe device is strained in order to determine its performance in terms of electrical sensitivity. \nElectrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch -up \n(LU) test is based on the two measurement methods.  \nTable 4-10. ESD characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVESD(HBM)  Electrostatic discharge  \nvoltage (human body model)  TA=25 ° C; JS-001-\n2014  — — 5000  V \nVESD(CDM)  Electrostatic discharge  \nvoltage (charge device model)  TA=25 ° C;  \nJS-002-2014  — — 500 V \n(1) Based on characterization, not tested in production.  \nTable 4-11. Static latch -up characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nLU I-test \nTA=25 ° C; JESD78  — — ±100  mA \nVsupply over voltage  — — 5.4 V \n(1) Based on characterization, not tested in production.  \n  \n  GD32 F205xx  Datasheet  \n52 \n \n4.7. External  clock characteristics  \nTable 4-12. High speed external clock ( HXTAL ) generated from a crystal/ceramic \ncharacteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHXTAL(1) Crystal or ceramic frequency 2.6 V ≤ VDD ≤ 3.6 V 4 25 32 MHz \nRF(2) Feedback resistor  VDD = 3.3 V  — 400 — kΩ \nCHXTAL(2) (3) Recommended matching \ncapacitance on OSCIN and \nOSCOUT  — — 20 30 pF \nDucy (HXTAL)(2) Crystal or ceramic duty cycle  — 30 50 70 % \ngm(2) Oscillator  transconductance  Startup  — 25 — mA/V  \nIDDHXTAL(1) Crystal or ceramic operating \ncurrent  VDD = 3.3 V,  \nTA = 25 °C  — 1.69 — mA \ntSUHXTAL(1) Crystal or ceramic startup time  VDD = 3.3  V,  \nTA = 25 °C — 0.46 — ms \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) CHXTAL1  = C HXTAL2 = 2*(C LOAD - CS), For C HXTAL1  and C HXTAL2 , it is recommended matching capacitance on OSC IN \nand OSC OUT . For C LOAD, it is crystal/ceramic load capacitance, provided by the crystal or ceramic \nmanufacturer . For C S, it is PCB and MCU pin stray capacitance . \nTable 4-13. High speed external clock characteristics (HXTAL in bypass mode)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHXTAL_ext(1) External clock source or oscillator \nfrequency  VDD = 3.3 V  1 — 50 MHz \nVHXTALH(2) OSCIN input pin high level \nvoltage  VDD = 3.3 V  0.7 V DD — VDD V \nVHXTALL(2) OSCIN input pin low level voltage  VSS — 0.3 V DD V \ntH/L(HXTAL)  (2) OSCIN high or low time  — 5 — — ns \ntR/F(HXTAL)  (2) OSCIN rise or fall time  — — — 10 ns \nCIN(2) OSCIN input capacitance  — — 5 — pF \nDucy (HXTAL) (2) Duty cycle  — 40 — 60 % \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n  GD32 F205xx  Datasheet  \n53 \n \nTable 4-14. Low speed external clock ( LXTAL ) generated from a crystal/ceramic \ncharacteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLXTAL(1) Crystal or ceramic \nfrequency  VDD = 3.3 V  — 32.768  — kHz \nCLXTAL(2) (3)  Recommended matching \ncapacitance on OSC32IN \nand OSC32OUT  — — 15 — pF \nDucy (LXTAL)(2) Crystal or ceramic duty \ncycle  — 30 — 70 % \ngm(2) Oscillator  transconductance  Lower driving \ncapability  — 4 — \nμA/V Medium low driving \ncapability  — 6 — \nMedium high driving \ncapability  — 12 — \nHigher driving \ncapability  — 18 — \nIDDLXTAL (1) LXTAL oscillator operating \ncurrent  LXTALDRI[1:0]=10  — 1.14 — \nμA \nLXTALDRI[1:0]=11  — 1.65 — \ntSULXTAL(1) (4) LXTAL oscillator startup time  LXTALDRI[1:0]=10  — 0.56 — \ns \nLXTALDRI[1:0]=11  — 0.4 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) CLXTAL1  = C LXTAL2  = 2*(C LOAD - CS), For C LXTAL1  and C LXTAL2 , it is recommended matching capacitance on OSC 32IN \nand OSC 32OUT. For  CLOAD, it is crystal/ceramic load capacitance, provided by the crystal or ceramic \nmanufacturer . For C S, it is PCB and MCU pin stray capacitance.  \n(4) tSULXTAL  is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator  \nstabilization flags is SET. This value varies significantly with the crystal manufacturer.  \nTable 4-15. Low speed external user clock characteristics (LXTAL in bypass mode)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfLXTAL_ext(1) External clock source or oscillator  \nfrequency  VDD = 3.3 V  — 32.768  1000  kHz \nVLXTALH(2) OSC32IN input pin high level \nvoltage  — 0.7 V DD — VDD \nV \nVLXTALL(2) OSC32IN input pin low level \nvoltage  — VSS — 0.3 V DD \ntH/L(LXTAL) (2) OSC32IN  high or low time  — 450 — — \nns \ntR/F(LXTAL) (2) OSC32IN rise or fall time  — — — 50 \nCIN(2) OSC 32IN input capacitance  — — 5 — pF \nDucy (LXTAL) (2) Duty cycle  — 30 50 70 % \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested  in production.  \n \n  \n  GD32 F205xx  Datasheet  \n54 \n \n4.8. Internal clock characteristics  \nTable 4-16. High speed internal clock ( IRC8M ) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC8M High Speed Internal \nOscillator (IRC8M) \nfrequency  VDD = V DDA = 3.3  V — 8 — MHz \nACC IRC8M IRC8M oscillator Frequency \naccuracy, Factory -trimmed  VDD = V DDA = 3.3  V,  \nTA = -40 °C ~ +85  °C(1) — -0.9 \nto 0.4  — % \nVDD = V DDA = 3.3  V, T A = 25 °C -1.0 — +1.0 % \nIRC8M oscillator Frequency \naccuracy, User  trimming \nstep(1) — — 0.5 — % \nDucy IRC8M(2) IRC8M oscillator duty cycle  VDD = V DDA = 3.3  V 45 50 55 % \nIDDAIRC8M(1) IRC8M oscillator operating \ncurrent  VDD = V DDA = 3.3  V,  \nfIRC8M = 8 MHz — 75 — μA \ntSUIRC8M(1) IRC8M oscillator startup \ntime VDD = V DDA = 3.3  V,  \nfIRC8M = 8 MHz — 1.87 — μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nTable 4-17. Low speed  internal clock ( IRC40K ) characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfIRC40K(1) Low Speed  Internal  oscillator  \n(IRC40K) frequency  VDD = V DDA = 3.3 V, \nTA = -40°C ~ +85  °C — 40 — kHz \nIDDAIRC40K(2) IRC40K oscillator operating \ncurrent  VDD = V DDA = 3.3 V, TA = 25 °C — 1 — μA \ntSUIRC40K(2) IRC40K oscillator startup \ntime VDD = V DDA = 3.3 V, TA = 25 °C — 109 — μs \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \n  GD32 F205xx  Datasheet  \n55 \n \n4.9. PLL characteristics  \nTable 4-18. PLL characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPLLIN(1) PLL input clock frequency  — 1 — 25 MHz \nfPLLOUT(2) PLL output clock frequency  — 16 — 120 MHz \nfVCO(2) PLL VCO output clock \nfrequency  — 32 — 240 MHz  \ntLOCK(2) PLL lock time  — — — 300 μs \nIDDA(1) Current consumption on \nVDDA VCO freq = 240 MHz — 450 — μA \nJitter PLL(1)(3) Cycle to cycle Jitter  \n（rms） \nSystem clock  — 35 — \nps \nCycle to cycle Jitter  \n（peak to peak ） — 371 — \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n(3) Value given with main PLL running.  \n \n  \n  GD32 F205xx  Datasheet  \n56 \n \n4.10.  Memory characteristic s \nTable 4-19. Flash memory  characteristics  \nSymbol  Parameter  Conditions  Min(1) Typ(1) Max(2) Unit \nPECYC Number of  guaranteed \nprogram /erase cycles \nbefore failure (Endurance)  TA=-40°C ~ +85°C  100 — — kcycles  \ntRET Data retention time  — — 20 — years  \ntPROG Word programming time  TA=-40°C ~ +85°C  — 37.5 170 us \ntERASE  Page erase time  TA=-40°C ~ +85°C  — 50 500 ms \ntMERASE (256K) \nMass erase time  TA=-40°C ~ +85°C  — 4 32 \ns tMERASE(512K)  — 8 64 \ntMERASE(1MB)  — 16 128 \ntMERASE(3MB)  — 32 256 \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.11.  NRST pin characteristic s \nTable 4-20. NRST pin characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL(NRST)(1)  NRST Input low level voltage  \nVDD = V DDA = 2.6  V -0.3 — 0.3 VDD \nV \nVIH(NRST)(1)  NRST Input high level voltage  0.7 VDD — VDD + 0.3 \nVhyst(1) Schmidt trigger Voltage hysteresis  — 380 — mV \nVIL(NRST)(1)  NRST Input low level voltage  \nVDD = V DDA = 3.3  V -0.3 — 0.3 VDD \nV \nVIH(NRST)(1)  NRST Input high level voltage  0.7 VDD — VDD + 0.3 \nVhyst(1) Schmidt trigger Voltage hysteresis  — 380 — mV \nVIL(NRST)(1)  NRST Input low level voltage  \nVDD = V DDA = 3.6  V -0.3 — 0.3 VDD \nV \nVIH(NRST)(1)  NRST Input high level voltage  0.7 VDD — VDD + 0.3 \nVhyst(1) Schmidt trigger Voltage hysteresis  — 420 — mV \nRpu(2) Pull-up equivalent resistor  — — 40 — kΩ \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n  GD32 F205xx  Datasheet  \n57 \n \nFigure 4-2. Recommended external NRST pin circuit(1) \nNRSTVDD\nExternal reset circuit  \nRPU 10 kΩVDD\nGND100 nF K\n \n(1) Unless the voltage on NRST pin go below V IL(NRST)  level, the device would not generate a reliable reset.  \n4.12.  GPIO characteristics  \nTable 4-21. I/O port DC characteristics(1)(3) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVIL Standard IO Low level \ninput voltage  2.6 V ≤ VDD = V DDA ≤ 3.6 V — — 0.3 VDD  V \n5V-tolerant IO Low level \ninput voltage  2.6 V ≤ VDD = V DDA ≤ 3.6 V — — 0.3 VDD  V \nVIH Standard IO Low level \ninput voltage  2.6 V ≤ VDD = V DDA ≤ 3.6 V 0.7 VDD  — — V \n5V-tolerant IO Low level \ninput voltage  2.6 V ≤ VDD = V DDA ≤ 3.6 V 0.7 VDD  — — V \nIO_Speed = 50 MHz  \nVOL Low level output \nvoltage  for an IO Pin  \n(IIO = +8 mA) VDD = 2.6  V — 0.17 — \nV VDD = 3.3  V — 0.16 — \nVDD = 3.6  V — 0.16 — \nLow level output \nvoltage  for an IO Pin  \n(IIO = +20 mA) VDD = 2.6  V — 0.46 — \nVDD = 3.3  V — 0.40 — \nVDD = 3.6  V — 0.40 — \nVOH High level output \nvoltage for an IO Pin  \n(IIO = +8 mA) VDD = 2.6  V — 2.39 — \nVDD = 3.3  V — 3.12 — \nVDD = 3.6  V — 3.41 — \nHigh level output \nvoltage for an IO Pin  \n(IIO = +20 mA) VDD = 2.6  V — 2.05 — \nVDD = 3.3  V — 2.84 — \nVDD = 3.6  V — 3.12 — \nIO_Speed = 10 MHz  \nVOL High level output VDD = 2.6  V — 0.43  — V \n  GD32 F205xx  Datasheet  \n58 \n \nSymbol  Parameter  Conditions  Min Typ Max Unit \nvoltage  for an IO Pin  \n(IIO = +8 mA) VDD = 3.3 V — 0.35  — \nVDD = 3.6  V — 0.34  — \n (IIO = +12 mA) VDD = 2.6  V — 0.74  — \nLow level output \nvoltage  for an IO Pin  \n(IIO = +15 mA) VDD = 3.3  V — 0.75  — \nVDD = 3.6  V — 0.69  — \nVOH High level output \nvoltage for an IO Pin  \n(IIO = +8 mA) VDD = 2.6 V — 2.10  — \nVDD = 3.3  V — 2.90  — \nVDD = 3.6  V — 3.22  — \n (IIO = +12 mA) VDD = 2.6  V — 1.72  — \nHigh level output \nvoltage for an IO Pin  \n(IIO = +20 mA) VDD = 3.3  V — 1.98  — \nVDD = 3.6  V — 2.45  — \nIO_Speed = 2 MHz  \nVOL Low level output \nvoltage  for an IO Pin  \n(IIO = +4 mA) VDD = 2.6  V — 0.43  — \nV VDD = 3.3  V — 0.35 — \nVDD = 3.6  V — 0.33 — \nVOH High level output \nvoltage for an IO Pin  \n(IIO = +4 mA) VDD = 2.6  V — 2.24  — \nVDD = 3.3  V — 3.01  — \nVDD = 3.6  V — 3.33  — \nRPU(2) Internal pull -up \nresistor  All pins  VIN = V SS 30 40 50 \nkΩ \nPA10  — 7.5 10 13.5 \nRPD(2) Internal pull -\ndown resistor  All pins  VIN = V DD 30 40 50 \nkΩ \nPA10  — 7.5 10 13.5 \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested  in production.  \n(3) All pins except PC13 / PC14 / PC15 / PI8. Since PC13 to PC15 and PI8 are supplied through the Power Switch, \nwhich can only be obtained by a small current, the speed of GPIOs PC13 to PC15 and PI8 should not exceed \n2 MHz when they are in outp ut mode(maximum load: 30 pF).  \nTable 4-22. I/O port AC characteristics(1)(2) (4) \nGPIOx_CTL ->MDy [1:0] bit value(3) Parameter  Conditions  Max Unit \nGPIOx_CTL ->MDy[1:0] = 10  \n（IO_Speed = 2 MHz ） TRise/TFall 2.6 ≤ VDD ≤ 3.6 V, CL = 10 pF 50.2 \nns 2.6 ≤ VDD ≤ 3.6 V, CL = 30 pF 61.2 \n2.6 ≤ VDD ≤ 3.6 V, CL = 50 pF 71.6 \nGPIOx_CTL ->MDy[1:0] = 01  \n（IO_Speed = 10 MHz ） TRise/TFall 2.6 ≤ VDD ≤ 3.6 V, CL = 10 pF 22.4 \nns 2.6 ≤ VDD ≤ 3.6 V, CL = 30 pF 29 \n2.6 ≤ VDD ≤ 3.6 V, CL = 50 pF 33 \nGPIOx_CTL ->MDy[1:0] = 11  \n（IO_Speed = 50 MHz ） TRise/TFall 2.6 ≤ VDD ≤ 3.6 V, CL = 10 pF 3.2 \nns 2.6 ≤ VDD ≤ 3.6 V, CL = 30 pF 3.8 \n2.6 ≤ VDD ≤ 3.6 V, CL = 50 pF 4.6 \n(1) Based on characterization, not tested in production.  \n(2) Unless otherwise specified, all test results given for T A = 25 ℃. \n  GD32 F205xx  Datasheet  \n59 \n \n(3) The I/O speed is configured using the GPIOx_CTL ->MDy[1:0]  bits. Refer to the  GD32F20x user manual which \nis selected to set the GPIO port output speed.  \n(4) Only for reference, Depending on user’s design.  \n4.13.  ADC  characteristics  \nTable 4-23. ADC characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA(1) Operating voltage  — 2.6 3.3 3.6 V \nVIN(1) ADC input voltage range  — 0 — VREF+ V \nVREF+(2) Positive Reference Voltage  — 2.6 — VDDA V \nVREF-(2) Negative Reference Voltage  — — VSSA — V \nfADC(1) ADC  clock  — 0.6 — 28 MHz \nfS(1) Sampling rate  12-bit 0.04 — 2 \nMSP\nS 10-bit 0.05 — 2.3 \n8-bit 0.06 — 2.8 \n6-bit 0.075 — 3.5 \nVAIN(1) Analog input voltage  16 external;  2 internal  0 — VDDA V \nRAIN(2) External input impedance  See Equation 1 — — 137.5  kΩ \nRADC(2) Input sampling switch \nresistance  — — — 0.45 kΩ \nCADC(2) Input sampling capacitance  No pin/pad capacitance \nincluded  — — 6.4 pF \ntCAL(2) Calibration time  fADC = 28 MHz — 3.035 — μs \nts(2) Sampling time  fADC = 28 MHz 0.05 — 8.55 μs \ntCONV(2) Total conversion time  (including \nsampling time)  12-bit — 14 — \n1/ f ADC 10-bit — 12 — \n8-bit — 10 — \n6-bit — 8 — \ntSU(2) Startup time  — — — 1 μs \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \nEquation 1: RAIN max formula   RAIN<Ts\nfADC ∗CADC ∗ln (2N+2)−RADC \nThe formula above ( Equation 1) is used to determine the maximum external impedance allowed for an \nerror below 1/4 of LSB. Here N  = 12 (from 12 -bit resolution).  \nTable 4-24. ADC RAIN max  for f ADC  = 28 MHz(2) \nTs (cycles)  ts (us) RAIN max (KΩ)  \n1.5 0.05 0.4 \n7.5 0.26 3.8 \n13.5 0.48 7.3 \n28.5 1.01 15.9 \n41.5 1.48 23.4 \n  GD32 F205xx  Datasheet  \n60 \n \nTs (cycles)  ts (us) RAIN max (KΩ)  \n55.5 1.98 31.4 \n71.5 2.55 40.6 \n239.5  8.55 137.2  \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.14.  Temperature sensor characteristics  \nTable 4-25. Temperature sensor characteristics(1) \nSymbol  Parameter  Min Typ Max Unit \nTL VSENSE linearity with temperature  — ±1.5 — ℃ \nAvg_Slope  Average slope  — 4.1 — mV/℃ \nV25 Voltage at 25 ° C  — 1.45 — V \ntS_temp (2) ADC sampling time when reading the temperature  — 17.1 — μs \n(1) Based on characterization, not tested in production.  \n(2) Shortest sampling time can be determined in the application by multiple iterations.  \n4.15.  DAC  characteristics  \nTable 4-26. DAC characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVDDA(1) Operating voltage  — 2.6 3.3 3.6 V \nVREF+(2) Positive Reference Voltage  — 2.6 — VDDA V \nVREF-(2) Negative Reference \nVoltage  — — VSSA — V \nRLOAD(2) Resistive load  Resistive load with buffer ON  5 — — kΩ \nRo(2) Impedance output  Impedance output with buffer  \nOFF — — 15 kΩ \nCLOAD(2) Capacitive load  Capacitive load with buffer ON  — — 50 pF \nDAC_OUT \nmin(2) Lower DAC_OUT voltage  Lower DAC_OUT voltage with \nbuffer ON  0.2 — — V \nLower DAC_OUT voltage with \nbuffer OFF  0.5 — — mV \nDAC_OUT \nmax (2) Higher DAC_OUT voltage  Higher DAC_OUT voltage with \nbuffer ON  — — VDDA-\n0.2 V \nHigher DAC_OUT voltage with \nbuffer OFF  — — VDDA-\n1LSB  V \nWith no load, worst \ncode(0xF1C) on the input, \nVREF+ = 3.6  V — 298 —  \nTwakeup(2) Wakeup from off state  — — 5 10 μs \n  GD32 F205xx  Datasheet  \n61 \n \nUpdate \nrate(2) Max frequency for a correct \nDAC_OUT change from \ncode i to i±1LSB  CLOAD  ≤ 50 pF, RLOAD  ≥ 5 kΩ — — 4 MS/s  \nPSRR(2) Power supply rejection \nratio(to V DDA) No R Load, CLOAD=50 pF  55 80 — dB \n(1) Based on characterization, not tested in production.  \n(2) Guaranteed by design, not tested in production.  \n4.16.  I2C characteristic s \nTable 4-27. I2C characteristics  \nSymbol  Parameter  Conditions  Standard mode  Fast mode  \nUnit \nMin Max Min Max \ntSCL(H)  SCL clock high time  — 4.0 — 0.6 — μs \ntSCL(L)  SCL clock low time  — 4.7 — 1.3 — μs \ntsu(SDA)  SDA setup time  — 250 — 100  ns \nth(SDA)  SDA data hold time  — 0 3450  0 900 ns \ntr(SDA/SCL)  SDA and SCL rise time  — — 1000  — 300 ns \ntf(SDA/SCL)  SDA and SCL fall time  — — 300 — 300 ns \nth(STA)  Start condition hold time  — 4.0 — 0.6 — μs \nts(STA) Repeated Start condition setup \ntime — 4.7 — 0.6 — μs \nts(STO)  Stop condition setup time  — 4.0 — 0.6 — μs \ntbuff Stop to Start condition time (bus \nfree) — 4.7 — 1.3 — μs \n(1) Guaranteed by design, not tested in production.  \n(2) To ensure the standard mode I2C frequency, f PCLK1 must be at least 2 MHz . To ensure the fast mode I2C \nfrequency, f PCLK1 must be at least 4 MHz.  \n(3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the \nfalling edge of SCL.  \nFigure 4-3. I2C bus timing diagram  \n70%\n30%\ntf(SDA)\n30%70%tr(SDA)\nth(STA)\ntSCL(L)tSCL(H)\ntr(SCL)tf(SCL)th(SDA)\ntsu(SDA)\nSDA\nSCLtbufftsu(STA)\ntsu(STO)\n \n  GD32 F205xx  Datasheet  \n62 \n \n4.17.  SPI characteristics  \nTable 4-28. Standard SPI characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfSCK SCK clock frequency  — — — 30 MHz \ntSCK(H)  SCK clock high time  — 14.67  16.67  18.67  ns \ntSCK(L)  SCK clock low time  — 14.67  16.67  18.67  ns \nSPI master mode  \ntV(MO) Data output valid time  — — — 8 ns \ntSU(MI)  Data input setup time  — 1 — — ns \ntH(MI) Data input hold time  — 0 — — ns \nSPI slave mode  \ntSU(NSS)  NSS enable setup time  — 0 — — ns \ntH(NSS)  NSS enable hold time  — 1 — — ns \ntA(SO) Data output access time  — — 9 — ns \ntDIS(SO)  Data output disable time  — — 10 — ns \ntV(SO) Data output valid time  — — 11 — ns \ntSU(SI) Data input setup time  — 0 — — ns \ntH(SI) Data input hold time  — 2 — — ns \n(1) Based on characterization, not tested in production.  \nFigure 4-4. SPI timing diagram - master mode  \nSCK (CKPH =0 CKPL =0)\nSCK (CKPH =0 CKPL =1)\nSCK (CKPH =1 CKPL =0)\nSCK (CKPH =1 CKPL =1)\nMISO\nMOSI\nD[0]\nLF=1,FF16=0\nD[7]\nD[7]tSCK\ntSCK(H)\ntH(MI)tSU(MI)\ntV(MO)\ntH(MO)tSCK(L)\nD[0]\n \n  GD32 F205xx  Datasheet  \n63 \n \nFigure 4-5. SPI timing diagram - slave mode  \nSCK (CKPH =0 CKPL =0)\nSCK (CKPH =0 CKPL =1)\nMISO\nMOSItA(SO)tSU(NSS)\nNSS\ntV(SO)\ntH(SI)tSU(SI)tDIS(SO)tH(NSS) tSCK\ntSCK(H)\ntSCK(L)\ntH(SO)\nD[0]\n D[7]\nD[0]\n D[7]\n \n  GD32 F205xx  Datasheet  \n64 \n \n4.18.  I2S characteristic s \nTable 4-29. I2S characteristics(1) (2)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfCK Clock frequency  Master mode (data: 16 bits, \nAudio frequency = 96 kHz)  — 3.078  — \nMHz \nSlave mode  — 10 — \ntH Clock high time  \n— — 162 — ns \ntL Clock low time  — 163 — ns \ntV(WS) WS valid time  Master mode  — 2 — ns \ntH(WS) WS hold time  Master mode  — 2 — ns \ntSU(WS)  WS setup time  Slave mode  0 — — ns \ntH(WS) WS hold time  Slave mode  3 — — ns \nDucy (SCK) I2S slave input clock duty  \ncycle  Slave mode  — 50 — % \ntSU(SD_MR)  Data input setup time  Master mode  1 — — ns \ntsu(SD_SR ) Data input setup time  Slave  mode  0 — — ns \ntH(SD_MR ) \nData input hold time  Master receiver  0 — — ns \ntH(SD_SR ) Slave receiver  1 — — ns \ntv(SD_ST ) Data output valid time  Slave transmitter  \n(after enable edge)  — — 5 ns \nth(SD_ST ) Data output hold time  Slave transmitter  \n(after enable edge)  6 — — ns \ntv(SD_MT ) Data output valid time  Master transmitter  \n(after enable edge)  — — 5 ns \nth(SD_MT ) Data output hold time  Master transmitter  \n(after enable edge)  0 — — ns \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production . \n  GD32 F205xx  Datasheet  \n65 \n \nFigure 4-6. I2S timing diagram - master mode  \ntCK\nD[0]\nD[0]\ntHtL\ntSU(SD_MR)\ntH(SD_MR)tV(SD_MT)tH(SD_MT)CPOL =0\nCPOL =1\nWS output\nSD transmit\nSD receivetV(WS)tH(WS)\n \nFigure 4-7. I2S timing diagram - slave mode  \ntCK\nD[0]\nD[0]\ntHtL\ntSU(SD_SR)\ntH(SD_SR)tV(SD_ST) tH(SD_ST)CPOL =0\nCPOL =1\nWS input\nSD transmit\nSD receivetH(WS)\ntSU(WS)\n \n  \n  GD32 F205xx  Datasheet  \n66 \n \n4.19.  USART characteristics  \nTable 4-30. USART characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfSCK SCK clock frequency  fPCLKx = 120 MHz — — 60 MHz \ntSCK(H)  SCK clock high time  fPCLKx = 120 MHz 8.3 — — ns \ntSCK(L)  SCK clock low time  fPCLKx = 120 MHz 8.3 — — ns \n(1) Guaranteed by design, not tested in production.  \n4.20.  SDIO characteristics  \nTable 4-31. SDIO characteristics(1) (2)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfPP(3) Clock frequency in data transfer mode  — 0 — 48 MHz \ntW(CKL) (3) Clock low time  fpp = 48 MHz  9.5 10.5 — ns \ntW(CKH) (3) Clock high time  fpp = 48 MHz  9.3 10.3 — ns \nCMD, D inputs (referenced to CK) in MMC and SD HS mode  \ntISU(4) Input setup time HS  fpp = 48 MHz  4 — — ns \ntIH(4) Input hold time HS  fpp = 48 MHz  3 — — ns \nCMD, D outputs (referenced to CK) in MMC and SD HS mode  \ntOV(3) Output valid time HS  fpp = 48 MHz  — — 13.8 ns \ntOH(3) Output hold time HS  fpp = 48 MHz  12 — — ns \nCMD, D inputs (referenced to CK) in SD default mode  \ntISUD(4) Input setup time SD  fpp = 24 MHz  3 — — ns \ntIHD(4) Input hold time SD  fpp = 24 MHz  3 — — ns \nCMD, D outputs (referenced to CK) in SD default mode  \ntOVD(3) Output valid default time SD  fpp = 24 MHz  — 2.4 2.8 ns \ntOHD(3) Output hold default time SD  fpp = 24 MHz  2 — — ns \n(1) CLK timing is measured at 50% of V DD. \n(2) Capacitive load C L = 30 pF. \n(3) Based on characterization, not tested in production.  \n(4) Guaranteed by design, not tested in  production.  \n4.21.  CAN characteristics  \nRefer to Table 4-21. I/O port DC characteristics  for more details on the input/output \nalternate function characteristi cs (CAN  TX and CAN  RX). \n \n  GD32 F205xx  Datasheet  \n67 \n \n4.22.  USBFS characteristics  \nTable 4-32. USB FS start up time  \nSymbol  Parameter  Max Unit \ntSTARTUP(1) USBFS startup time  1 μs \n(1) Guaranteed by design, not tested in production.  \nTable 4-33. USBFS DC electrical characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nInput   \nlevels(1) VDD USBFS operating voltage  — 3 — 3.6 \nV VDI Differential input sensitivity  — 0.2 — — \nVCM Differential common mode range  Includes V DI range  0.8 — 2.5 \nVSE Single ended receiver threshold  — 1.3 — 2.0 \nOutput  \nlevels (2) VOL Static output level low  RL of 1.0 kΩ to 3.6  V — 0.06 0.3 \nV \nVOH Static output level high  RL of 15  kΩ to V SS 2.8 3.3 3.6 \nRPD(2) PA11,  PA12 (USBFS_DM/DP)  \nPB14, PB15(USBHS_ DM/DP)  \nVIN = V DD 17 21 25 \nkΩ PA9(USBFS_VBUS)  \nPB13(USBHS_VBUS)  0.72 0.9 1.1 \nRPU(2) PA11,  PA12 (USBFS_DM/DP)  \nPB14, PB15(USBHS_ DM/DP)  \nVIN = V SS 1.2 1.5 1.8 \nPA9(USBFS_VBUS)  \nPB13(USBHS_VBUS)  0.24 0.3 0.33 \n(1) Guaranteed by design, not tested in production.  \n(2) Based on characterization, not tested in production.  \nTable 4-34. USBFS  full speed -electrical characteristics(1) \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntR Rise time  CL = 50 pF  4 — 20 ns \ntF Fall time  CL = 50 pF  4 — 20 ns \ntRFM Rise/ fall time matching  tR / tF 90 — 110 % \nvCRS Output signal crossover voltage  — 1.3 — 2.0 V \n(1) Guaranteed by design, not tested in production.  \nFigure 4-8. USB FS timings : definition of data signal rise and fall time  \ntf trVSSVCRSCrossover\npoints\nDifferential\ndata lines\n \n  GD32 F205xx  Datasheet  \n68 \n \n4.23.  EXMC characteristics  \nTable 4-35. Asynchronous non -multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  40.5 42.5 ns \ntV(NOE_NE)  EXMC_NEx low to EXMC_NOE low  0 — ns \ntw(NOE)  EXMC_NOE low time  40.5 42.5 ns \nth(NE_NOE)  EXMC_NOE high to EXMC_NE high hold time  0 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntsu(DATA_NE)  Data to EXMC_NEx high setup time  32.2 — ns \ntsu(DATA_NOE)  Data to EXMC_N OEx high setup time  32.2 — ns \nth(DATA_NOE)  Data hold time after EXMC_NOE high  0 — ns \nth(DATA_NE)  Data hold time after EXMC_NEx high  0 — ns \ntv(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based  on configure: f HCLK = 120  MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =  1. \nTable 4-36. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  23.9 25.9 ns \ntV(NWE_NE)  EXMC_NEx  low to EXMC_NWE low  7.3 — ns \ntw(NWE)  EXMC_NWE low time  7.3 9.3 ns \nth(NE_NWE)  EXMC_NWE high to EXMC_NE high hold time  7.3 9.3 ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntV(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \nth(AD_NADV)  EXMC_AD(address) valid hold time after \nEXMC_NADV high  15.6 — ns \nth(A_NWE)  Address hold time after EXMC_NWE high  7.3 — ns \nth(BL_NWE)  EXMC_BL hold time after EXMC_NWE high  7.3 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntv(DATA_NADV)  EXMC_NADV high to DATA valid  0 — ns \nth(DATA_NWE)  Data hold time after EXMC_NWE high  7.3 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure: fHCLK = 120 MHz, AddressSetupTime  = 0, AddressHoldTime=  1, DataSetupTime =  1. \n  GD32 F205xx  Datasheet  \n69 \n \nTable 4-37. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  57.1 59.1 ns \ntV(NOE_NE)  EXMC_NEx low to EXMC_NOE low  23.9 — ns \ntw(NOE)  EXMC_NOE low time  32.2 34.2 ns \nth(NE_NOE)  EXMC_NOE high to EXMC_NE high hold time  0 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntv(A_NOE)  Address hold time after EXMC_NOE high  0 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \nth(BL_NOE)  EXMC_BL hold time after EXMC_NOE high  0 — ns \ntsu(DATA_NE)  Data to EXMC_NEx high setup time  33.2 — ns \ntsu(DATA_NOE)  Data to EXMC_N OEx high setup time  33.2 — ns \nth(DATA_NOE)  Data hold time after EXMC_NOE high  0 — ns \nth(DATA_NE)  Data hold time after EXMC_NEx high  0 — ns \ntv(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \nTh(AD_NADV)  EXMC_AD( adress ) valid hold time after \nEXMC_NADV high  7.3 9.3 ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure: f HCLK = 120 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.  \nTable 4-38. Asynchronous multiplexed PSRAM/NOR write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(NE) EXMC_NE low time  40.5 42.5 ns \ntV(NWE_NE)  EXMC_NEx low to EXMC_NWE low  7.3 — ns \ntw(NWE)  EXMC_NWE low time  23.9 25.9 ns \nth(NE_NWE)  EXMC_NWE high to EXMC_NE high hold time  7.3 — ns \ntv(A_NE)  EXMC_NEx low to EXMC_A valid  0 — ns \ntV(NADV_NE)  EXMC_NEx low to EXMC_NADV low  0 — ns \ntw(NADV)  EXMC_NADV low time  7.3 9.3 ns \nth(AD_NADV)  EXMC_AD(address) valid hold time after \nEXMC_NADV high  7.3 — ns \nth(A_NWE)  Address hold time after EXMC_NWE high  7.3 — ns \nth(BL_NWE)  EXMC_BL hold time after EXMC_NWE high 7.3 — ns \ntv(BL_NE)  EXMC_NEx low to EXMC_BL valid  0 — ns \ntv(DATA_NADV)  EXMC_NADV high to DATA valid  7.3 — ns \nth(DATA_NWE)  Data hold time after EXMC_NWE high  7.3 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based  on configure: f HCLK = 120  MHz, AddressSetupTime  = 0, AddressHoldTime  = 1, DataSetupTime =1.  \n  GD32 F205xx  Datasheet  \n70 \n \nTable 4-39. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  15.6 — ns \ntd(CLKL -NOEL) EXMC_CLK  low to EXMC_NOE  low 0 — ns \ntd(CLKH -NOEH)  EXMC_CLK  high to EXMC_NOE  high 15.6 — ns \ntd(CLKL -ADV) EXMC_CLK  low to EXMC_AD valid 0 — ns \ntd(CLKL -ADIV) EXMC_CLK  low to EXMC_AD invalid  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based  on configure: f HCLK = 120  MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = \nEnable; CLKDivision  = 3(EXMC_CLK is 4 divided by HCLK); Data Latency = 1.  \nTable 4-40. Synchronous multiplexed PSRAM write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  15.6 — ns \ntd(CLKL -NWEL)  EXMC_CLK  low to EXMC_NWE  low 0 — ns \ntd(CLKH -NWEH)  EXMC_CLK  high to EXMC_NWE  high 15.6 — ns \ntd(CLKL -ADIV) EXMC_CLK  low to EXMC_AD invalid  0 — ns \ntd(CLKL -DATA) EXMC_A/D valid data after  EXMC_CLK low  0 — ns \nth(CLKL -NBLH)  EXMC_CLK low to EXMC_NBL high  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based  on configure: f HCLK = 120 MHz,  BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = \nEnable; CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.  \n  GD32 F205xx  Datasheet  \n71 \n \nTable 4-41. Synchronous non -multiplexed PSRAM/NOR read timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  15.6 — ns \ntd(CLKL -NOEL) EXMC_CLK  low to EXMC_NOE  low 0 — ns \ntd(CLKH -NOEH)  EXMC_CLK  high to EXMC_NOE  high 15.6 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure: HCLK = 120  MHz, BurstAccessMode = Enable;  MemoryType = PSRAM; WriteBurst = \nEnable;  CLKDivision = 3  (EXMC_CLK is 4 divided by HCLK);  DataLatency = 1.  \nTable 4-42. Synchronous non -multiplexed PSRAM write timings(1)(2)(3) \nSymbol  Parameter  Min Max Unit \ntw(CLK)  EXMC_CLK period  33.2 — ns \ntd(CLKL -NExL) EXMC_CLK low to EXMC_NEx low  0 — ns \ntd(CLKH -NExH) EXMC_CLK high to EXMC_NEx high  15.6 — ns \ntd(CLKL -NADVL)  EXMC_CLK  low to EXMC_NADV  low 0 — ns \ntd(CLKL -NADVH)  EXMC_CLK  low to EXMC_NADV  high 0 — ns \ntd(CLKL -AV) EXMC_CLK  low to EXMC_Ax  valid 0 — ns \ntd(CLKH -AIV) EXMC_CLK  high to EXMC_Ax  invalid  15.6 — ns \ntd(CLKL -NWEL)  EXMC_CLK  low to EXMC_NWE  low 0 — ns \ntd(CLKH -NWEH)  EXMC_CLK  high to EXMC_NWE  high 15.6 — ns \ntd(CLKL -DATA) EXMC_A/D valid data after EXMC_CLK low  0 — ns \nth(CLKL -NBLH)  EXMC_CLK low to EXMC_NBL high  0 — ns \n(1) CL = 30 pF. \n(2) Guaranteed by design, not tested in production.  \n(3) Based on configure: HCLK = 120  MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst  = \nEnable;  CLKDivision = 3(EXMC_CLK is 4 divided by HCLK); DataLatency = 1.  \n  GD32 F205xx  Datasheet  \n72 \n \n4.24.  TIMER characteristics  \nTable 4-43. TIMER characteristics(1) \nSymbol  Parameter  Conditions  Min Max Unit \ntres Timer resolution time  — 1 — tTIMERxCLK  \nfTIMERxCLK  = 120 MHz  8.4 — ns \nfEXT Timer external clock frequency  — 0 fTIMERxCLK /2 MHz \nfTIMERxCLK  = 120 MHz  0 60 MHz \nRES Timer resolution  — — 16 bit \ntCOUNTER  16-bit counter clock period  \nwhen internal clock is selected  — 1 65536  tTIMERxCLK  \nfTIMERxCLK  = 120 MHz  0.0084  546 μs \ntMAX_COUNT  Maximum possible count  — — 65536x65536  tTIMERxCLK  \nfTIMERxCLK  = 120 MHz  — 35.7 s \n(1) Guaranteed by design, not tested in production.  \n4.25.  WDGT characteristics  \nTable 4-44. FWDGT min/max timeout period at 40 kHz (IRC40K) (1) \nPrescaler divider  PSC[2:0] bits  Min timeout RLD[11:0] =  \n0x000  Max timeout RLD[11:0] \n= 0xFFF  Unit \n1/4 000 0.025  409.525  \nms 1/8 001 0.025  819.025  \n1/16 010 0.025  1638.025  \n1/32 011 0.025  3276.025  \n1/64 100 0.025  6552.025  \n1/128 101 0.025  13104.025  \n1/256 110 or 111  0.025  26208.025  \n(1) Guaranteed by design, not tested in production.  \nTable 4-45. WWDGT min -max timeout value at 60 MHz (f PCLK1 ) (1) \nPrescaler divider  PSC[1:0]  Min timeout value  \nCNT[6:0] = 0x40  Unit Max timeout value \nCNT[6:0] = 0x7F  Unit \n1/1 00 68.2 \nμs 4.3 \nms 1/2 01 136.4  8.6 \n1/4 10 272.8  17.2 \n1/8 11 545.6  34.4 \n(1) Guaranteed by design, not tested in  production.  \n4.26.  Parameter conditions  \nUnless otherwise specified, all values given for V DD = V DDA = 3.3 V, T A = 25 ℃. \n  \n  GD32 F205xx  Datasheet  \n73 \n \n5. Package information  \n5.1. LQFP144 package outline dimensions  \nFigure 5-1. LQFP144 package outline  \nFA3\nA2A\nA1\nBeD1D\nE1E\nb1 36377273 108\n109\n144c\nDETAIL:   FL\nL10.25\nWITH PLATINGBASE METALcc1b\nb1\nSECTION B-BB\nθ\n \nTable 5-1. LQFP144 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 21.80  22.00  22.20  \nD1 19.90  20.00  20.10  \nE 21.80  22.00  22.20  \nE1 19.90  20.00  20.10  \ne — 0.50 — \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n(Original dimensions are in millimeters)  \n  GD32 F205xx  Datasheet  \n74 \n \nFigure 5-2. LQFP144 recommended footprint  \n   \n144\n10937\n7222.70\n20.30\n108\n731\n3622.70\n17.80\n0.501.20 0.30  \n(Original dimensions are in millimeters)  \n  \n  GD32 F205xx  Datasheet  \n75 \n \n5.2. LQFP100 package outline dimensions  \nFigure 5-3. LQFP100 package outline  \nAA2\nA1A3\nF\nBE1 ED\nD1\ne b1255051 75\n76\n100 26\nBc θ\n0.25\nL\nL1\nDETAIL:   FeB\nBASE METAL\nWITH PLATING\nSECTION B-Bb\nb1\nc1c\n \nTable 5-2. LQFP100 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 15.80  16.00  16.20  \nD1 13.90  14.00  14.10  \nE 15.80  16.00  16.20  \nE1 13.90  14.00  14.10  \ne — 0.50 — \neB 15.05  — 15.35  \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n(Original dimensions are in millimeters)  \n  GD32 F205xx  Datasheet  \n76 \n \nFigure 5-4. LQFP100 recommended footprint  \n100\n76\n75\n5126\n501\n2516.70\n14.3016.70\n12.30\n0.501.20 0.30\n \n(Original dimensions are in millimeters)  \n  \n  GD32 F205xx  Datasheet  \n77 \n \n5.3. LQFP64 package outline dimensions  \nFigure 5-5. LQFP64 package outline  \nAA2\nA1\nFA3\nBBE1 ED\nD1\ne b1\n163233 48\n49\n64 17θ c\nL\nL1\nDETAIL:   F\nBASE METAL\nWITH PLATING\nSECTION B-Bb\nb1\nc1c0.25eB\n \nTable 5-3. LQFP64 package dimensions  \nSymbol  Min Typ Max \nA — — 1.60 \nA1 0.05 — 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 — 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 — 0.17 \nc1 0.12 0.13 0.14 \nD 11.80  12.00  12.20  \nD1 9.90 10.00  10.10  \nE 11.80  12.00  12.20  \nE1 9.90 10.00  10.10  \ne — 0.50 — \neB 11.25  — 11.45  \nL 0.45 — 0.75 \nL1 — 1.00 — \nθ 0° — 7° \n(Original dimensions are in millimeters)  \n \n \n  GD32 F205xx  Datasheet  \n78 \n \nFigure 5-6. LQFP64 recommended footprint  \n64\n49\n48\n3317\n321\n1612.70\n10.3012.70\n7.80\n0.50\n0.30\n1.20\n \n(Original dimensions are in millimeters)  \n  \n  GD32 F205xx  Datasheet  \n79 \n \n5.4. Thermal characteristics  \nThermal resistance is used to characterize the thermal performance of the package device, \nwhich is represented by the Greek letter “θ”. For semiconduc tor devices, thermal resistance \nrepresents the steady -state temperature rise of the chip junction due to the heat dissipated \non the chip surface.  \nθJA: Thermal resistance, junction -to-ambient.  \nθJB: Thermal resistance, junction -to-board.  \nθJC: Thermal resist ance, junction -to-case. \nᴪJB: Thermal characterization parameter, junction -to-board.  \nᴪJT: Thermal characterization parameter, junction -to-top center.  \nθJA=(TJ-TA)/PD                            (5-1) \nθJB=(TJ-TB)/PD                            (5-2) \nθJC=(TJ-TC)/PD                            (5-3) \nWhere, T J = Junction temperature.  \nTA = Ambient temperature  \nTB = Board temperature  \nTC = Case temperature which is monitoring on package surface  \nPD = Total power dissipation  \nθJA represents the resistance of the heat flow s from the heating junction to ambient air.  It is \nan indicator of package heat dissipation capability. Lower θJA can be considerate as better \noverall thermal performance.  θJA is generally used to estimate junction temperature.  \nθJB is used to measure the he at flow resistance between the chip surface and the PCB board.  \nθJC represents the thermal resistance between the chip surface and the package top case. \nθJC is mainly used to estimate the heat dissipation of the system (using heat sink or other heat \ndissipation methods outside the device package).  \nTable 5-4. Package thermal characteristics(1) \nSymbol  Condition  Package  Value  Unit \nθJA Natural convection, 2S2P PCB  LQFP144  48.76  \n° C/W  LQFP100  57.42  \nLQFP64  61.80  \nθJB Cold plate, 2S2P PCB  LQFP144  35.00  \n° C/W  LQFP100  31.68  \nLQFP64  42.83  \nθJC Cold plate, 2S2P PCB  LQFP144  12.03  ° C/W  \n  GD32 F205xx  Datasheet  \n80 \n \nSymbol  Condition  Package  Value  Unit \nLQFP100  13.85  \nLQFP64  21.98  \nᴪJB Natural convection, 2S2P PCB  LQFP144  35.32  \n° C/W  LQFP100  41.28  \nLQFP64  43.05  \nᴪJT Natural convection, 2S2P PCB  LQFP144  1.86 \n° C/W  LQFP100  0.75 \nLQFP64  1.58 \n(1) Thermal characteristics are based on simulation, and meet JEDEC specification.  \n  \n  GD32 F205xx  Datasheet  \n81 \n \n6. Ordering information  \nTable 6-1. Part ordering code for GD32F20 5xx devices  \nOrdering code  Flash (KB)  Package  Package type  Temperature \noperating range  \nGD32F205ZKT6  3072  LQFP144  Green  Industrial  \n-40°C to +85°C  \nGD32F205ZGT6  1024  LQFP144  Green  Industrial  \n-40°C to +85°C  \nGD32F205ZET6  512 LQFP144  Green  Industrial  \n-40°C to +85°C  \nGD32F205ZCT6  256 LQFP144  Green  Industrial  \n-40°C to +85°C  \nGD32F205VKT6  3072  LQFP100  Green  Industrial  \n-40°C to +85°C  \nGD32F205VGT6  1024  LQFP100  Green  Industrial  \n-40°C to +85°C  \nGD32F205VET6  512 LQFP100  Green  Industrial  \n-40°C to +85°C  \nGD32F205VCT6  256 LQFP100  Green  Industrial  \n-40°C to +85°C  \nGD32F205RKT6  3072  LQFP64  Green  Industrial  \n-40°C to +85°C  \nGD32F205RGT6  1024  LQFP64  Green  Industrial  \n-40°C to +85°C  \nGD32F205RET6  512 LQFP64  Green  Industrial  \n-40°C to +85°C  \nGD32F205RCT6  256 LQFP64  Green  Industrial  \n-40°C to +85°C  \n \n  \n  GD32 F205xx  Datasheet  \n82 \n \n7. Revision h istory  \nTable 7-1. Revision history  \nRevision No.  Description  Date  \n1.0 Initial Release  Jul. 10, 2015  \n2.0 Adapt To New Name Convention  Jan. 24, 2018  \n2.1 Change pin definitions  Dec. 7, 2018  \n2.2 Modify the clock tree  Nov. 30, 2019  \n2.3 1. Modify the HXTAL  freque ncy range of the clock tree to  4-\n32MHz。 \n2. The ADC2 mapping function corresponding to PF3, PF4 and PF5 \npins is modified to multiplexing function . Mar.13, 2020  \n2.4 1. Modify the  Table 4 3. Power consumption characteristics . Add \ntest conditions and parameters in Deep -Sleep and Standby mode  Jun.1, 2021  \n2.5 1. Modified the description of zero wait in Code Flash, refer to \nARM® Cortex® -M3 core . \n2. Update the pin names of EXMC_NL, EXMC_A16 and EXMC_A17 \nto EXMC_NL/EXMC_NADV, EXMC_A16/ EXMC_CLE, and \nEXMC_A17/EXMC_ALE, refer to Pin definitions . \n3. Update the Electrical characteristics  covering most  chapter.  Jul.18, 2022  \n \n  \n  GD32 F205xx  Datasheet  \n83 \n \n \n \n \n \n \nImportant Notice  \nThis document is the property of GigaDevice  Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any \nproduct of the Company described in this document (the “Product ”), is owned by the Company under the intellectual property laws and \ntreaties of the People ’s Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and \ntreaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The  names and \nbrands of third party refer red thereto (if any) are the property of their respective owner and referred to for identification purposes only.  \nThe Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but no t \nlimited to, the  implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability \narising out of the application or use of any Product described in this document. Any information provided in this document is  provided \nonly for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the fu nctionality \nand safety of any application made of this information and any resulting product. Except for customized products which has been \nexpressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary busi ness, \nindustrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for  use as components \nin systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control \ninstruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traff ic signal instruments, \nlife-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollu tion \ncontrol or hazardous substances management, or other uses where the failure of the device or Produ ct could cause personal injury, \ndeath, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and sel ling \nthe Products in accordance with the applicable laws and regulations. The Company is not liable , in whole or in part, and customers \nshall and hereby do release the Company as well as it ’s suppliers and/or distributors from any claim, damage, or other liability arising \nfrom or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it ’s suppliers \nand/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for persona l injury or \ndeath, arising from or related to any Unintended Uses of the Products.  \nInformation in this document is provided solely in connection with the Products. The Company reserves the right to make change s, \ncorrections, modifications or improvements to this document and Products and services described herein at any time, without n otice. \n \n© 2022  GigaDevice – All rights reserved  \n \n'}]
!==============================================================================!
### GD32F205VET6 - GigaDevice

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.6V to 3.6V
  - Absolute Maximum Ratings: VDD = VSS + 3.6V
- **Current Ratings**: 
  - Supply Current (Run Mode): Up to 95.52 mA (all peripherals enabled)
  - Sleep Mode: 12.22 mA (all peripherals disabled)
  - Deep Sleep Mode: 1.23 mA (LDO in Run mode)
  - Standby Mode: 7.47 µA
- **Power Consumption**: 
  - Typical power consumption in Run mode: 55.23 mA (all peripherals disabled)
  - Power consumption in Sleep mode: 12.22 mA
  - Power consumption in Deep Sleep mode: 1.23 mA
- **Operating Temperature Range**: -40°C to +85°C
- **Package Type**: LQFP100
- **Special Features**: 
  - ARM Cortex-M3 core operating at 120 MHz
  - Up to 512 KB Flash memory and 256 KB SRAM
  - Multiple communication interfaces including USB, CAN, I2C, SPI, and UART
  - Integrated ADC and DAC
  - Power-saving modes (Sleep, Deep Sleep, Standby)
- **Moisture Sensitive Level**: Not specified in the provided data.

#### Description:
The GD32F205VET6 is a 32-bit microcontroller based on the ARM Cortex-M3 architecture. It is designed for high-performance applications requiring efficient processing capabilities and low power consumption. The microcontroller operates at a maximum frequency of 120 MHz and features a rich set of peripherals, including multiple timers, ADCs, DACs, and communication interfaces.

#### Typical Applications:
The GD32F205VET6 is suitable for a wide range of applications, including:
- **Industrial Control**: Used in automation systems for monitoring and control tasks.
- **Consumer Electronics**: Ideal for smart home devices and consumer gadgets.
- **Embedded Systems**: Suitable for various embedded applications requiring real-time processing.
- **Human-Machine Interfaces**: Used in devices that require user interaction, such as touchscreens and control panels.
- **Automotive Applications**: Can be utilized in automotive navigation and control systems.
- **Security Systems**: Employed in alarm systems and security devices.

This microcontroller's combination of performance, flexibility, and low power consumption makes it a versatile choice for developers in various fields.