ESP-ROM:esp32c6-20220919
Build:Sep 19 2022
rst:0x1 (POWERON),boot:0xc (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:2
load:0x40875720,len:0x16b8
load:0x4086c110,len:0xe84
load:0x4086e610,len:0x3058
entry 0x4086c11a
[0;32mI (23) boot: ESP-IDF v5.4.1 2nd stage bootloader[0m
[0;32mI (24) boot: compile time Jul  2 2025 19:33:15[0m
[0;32mI (24) boot: chip revision: v0.1[0m
[0;32mI (24) boot: efuse block revision: v0.3[0m
[0;32mI (27) boot.esp32c6: SPI Speed      : 80MHz[0m
[0;32mI (31) boot.esp32c6: SPI Mode       : DIO[0m
[0;32mI (35) boot.esp32c6: SPI Flash Size : 2MB[0m
[0;32mI (38) boot: Enabling RNG early entropy source...[0m
[0;32mI (43) boot: Partition Table:[0m
[0;32mI (46) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (52) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (58) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (65) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (72) boot: End of partition table[0m
[0;32mI (75) esp_image: segment 0: paddr=00010020 vaddr=42018020 size=0a4d8h ( 42200) map[0m
[0;32mI (90) esp_image: segment 1: paddr=0001a500 vaddr=40800000 size=05b18h ( 23320) load[0m
[0;32mI (96) esp_image: segment 2: paddr=00020020 vaddr=42000020 size=15e58h ( 89688) map[0m
[0;32mI (113) esp_image: segment 3: paddr=00035e80 vaddr=40805b18 size=07890h ( 30864) load[0m
[0;32mI (121) esp_image: segment 4: paddr=0003d718 vaddr=4080d3b0 size=01a30h (  6704) load[0m
[0;32mI (126) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (126) boot: Disabling RNG early entropy source...[0m
[0;32mI (139) cpu_start: Unicore app[0m
[0;32mI (147) cpu_start: Pro cpu start user code[0m
[0;32mI (147) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (148) app_init: Application information:[0m
[0;32mI (148) app_init: Project name:     JCT_targil[0m
[0;32mI (152) app_init: App version:      1509d23-dirty[0m
[0;32mI (156) app_init: Compile time:     Jul  2 2025 19:32:56[0m
[0;32mI (161) app_init: ELF file SHA256:  8d7e7a50d...[0m
[0;32mI (165) app_init: ESP-IDF:          v5.4.1[0m
[0;32mI (169) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (173) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (177) efuse_init: Chip rev:         v0.1[0m
[0;32mI (181) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (187) heap_init: At 4080FD50 len 0006C8C0 (434 KiB): RAM[0m
[0;32mI (192) heap_init: At 4087C610 len 00002F54 (11 KiB): RAM[0m
[0;32mI (197) heap_init: At 50000000 len 00003FE8 (15 KiB): RTCRAM[0m
[0;32mI (204) spi_flash: detected chip: generic[0m
[0;32mI (206) spi_flash: flash io: dio[0m
[0;33mW (209) spi_flash: Detected size(16384k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (222) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (228) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (235) coexist: coex firmware version: e727207[0m
[0;32mI (253) coexï¿½ï¿½I (353) led_encoder: Create RMT TX channel[0m
[0;32mI (353) led_encoder: Install led strip encoder[0m
[0;32mI (353) led_encoder: Enable RMT TX channel[0m
[0;32mI (353) Exercise: ecall_init returned[0m
[0;32mI (2363) Exercise: JCT Template Version:1.0.0[0m
[0;32mI (2363) Exercise: Starting Targil[0m
[0;32mI (2363) Exercise: Calling assembly function: myexercise[0m
Enter 8 integers
Enter integer: Enter integer: Enter integer: Enter integer: Enter integer: Enter integer: Enter integer: Enter integer: Sorted array:
1
3
4
4
5
8
8
9

[Program exited with code 0]
