$date
	Thu Oct 29 16:47:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " CLK $end
$var reg 1 # ENABLE $end
$var reg 1 $ RST $end
$var reg 1 % T $end
$scope module Ju87 $end
$var wire 1 " CLK $end
$var wire 1 # ENABLE $end
$var wire 1 $ RST $end
$var wire 1 & T $end
$var wire 1 ! Y $end
$scope module Ju88 $end
$var wire 1 " CLK $end
$var wire 1 & D $end
$var wire 1 # ENABLE $end
$var wire 1 $ RST $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#1
0!
1"
1$
#2
0"
0$
#3
x!
1"
1#
#4
0!
0"
0$
#5
x!
1"
#6
0"
#7
1"
#8
0"
#9
1"
1%
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
0%
