#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep 29 17:19:17 2022
# Process ID: 11792
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2
# Command line: vivado.exe -log intellight_v2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source intellight_v2_wrapper.tcl -notrace
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper.vdi
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
source intellight_v2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/ip 
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.152 ; gain = 0.000
Command: link_design -top intellight_v2_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_CU_0_0/intellight_v2_CU_0_0.dcp' for cell 'intellight_v2_i/CU_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MII_0_0/intellight_v2_MII_0_0.dcp' for cell 'intellight_v2_i/MII_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_MOI_0_0/intellight_v2_MOI_0_0.dcp' for cell 'intellight_v2_i/MOI_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_PG_0_0/intellight_v2_PG_0_0.dcp' for cell 'intellight_v2_i/PG_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_QA_0_0/intellight_v2_QA_0_0.dcp' for cell 'intellight_v2_i/QA_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_RD_0_0/intellight_v2_RD_0_0.dcp' for cell 'intellight_v2_i/RD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_SD_0_1/intellight_v2_SD_0_1.dcp' for cell 'intellight_v2_i/SD_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_action_ram_wrapper_0_0/intellight_v2_action_ram_wrapper_0_0.dcp' for cell 'intellight_v2_i/action_ram_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/intellight_v2_axi_intc_0_0.dcp' for cell 'intellight_v2_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_intellight_database_0_0/intellight_v2_intellight_database_0_0.dcp' for cell 'intellight_v2_i/intellight_database_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_processing_system7_0_1/intellight_v2_processing_system7_0_1.dcp' for cell 'intellight_v2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_rst_ps7_0_100M_0/intellight_v2_rst_ps7_0_100M_0.dcp' for cell 'intellight_v2_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_xbar_0/intellight_v2_xbar_0.dcp' for cell 'intellight_v2_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_auto_pc_0/intellight_v2_auto_pc_0.dcp' for cell 'intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_blk_mem_gen_0_0/action_ram_blk_mem_gen_0_0.dcp' for cell 'intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_0_0/action_ram_action_ram_0_0.dcp' for cell 'intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_0_1/action_ram_action_ram_0_1.dcp' for cell 'intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/action_ram/ip/action_ram_action_ram_1_0/action_ram_action_ram_1_0.dcp' for cell 'intellight_v2_i/action_ram_wrapper_0/inst/action_ram_i/action_ram_3'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1312.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_processing_system7_0_1/intellight_v2_processing_system7_0_1.xdc] for cell 'intellight_v2_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_processing_system7_0_1/intellight_v2_processing_system7_0_1.xdc] for cell 'intellight_v2_i/processing_system7_0/inst'
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_rst_ps7_0_100M_0/intellight_v2_rst_ps7_0_100M_0_board.xdc] for cell 'intellight_v2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_rst_ps7_0_100M_0/intellight_v2_rst_ps7_0_100M_0_board.xdc] for cell 'intellight_v2_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_rst_ps7_0_100M_0/intellight_v2_rst_ps7_0_100M_0.xdc] for cell 'intellight_v2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_rst_ps7_0_100M_0/intellight_v2_rst_ps7_0_100M_0.xdc] for cell 'intellight_v2_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/intellight_v2_axi_intc_0_0.xdc] for cell 'intellight_v2_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/intellight_v2_axi_intc_0_0.xdc] for cell 'intellight_v2_i/axi_intc_0/U0'
Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc]
WARNING: [Vivado 12-584] No ports matched 'run'. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'finish'. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc:206]
Finished Parsing XDC File [D:/intelligent_traffic_light/optimized_intellight_v2/board_file/PYNQ-Z1_C.xdc]
Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/intellight_v2_axi_intc_0_0_clocks.xdc] for cell 'intellight_v2_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/intellight_v2_axi_intc_0_0_clocks.xdc] for cell 'intellight_v2_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1312.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1312.152 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1312.152 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 174acf3f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1579.797 ; gain = 267.645

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter intellight_v2_i/MII_0/inst/wen0_i_1 into driver instance intellight_v2_i/CU_0/inst/wen_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ef778ebe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1891.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 39 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19a9ed457

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1891.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14392ab60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.650 . Memory (MB): peak = 1891.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 165 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14392ab60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1891.387 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14392ab60

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.738 . Memory (MB): peak = 1891.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a15ba6f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.761 . Memory (MB): peak = 1891.387 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              39  |                                              0  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               4  |             165  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1891.387 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c5a4e3b6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.943 . Memory (MB): peak = 1891.387 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1c5a4e3b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1986.285 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1c5a4e3b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.285 ; gain = 94.898

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c5a4e3b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1986.285 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1986.285 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c5a4e3b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1986.285 ; gain = 674.133
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file intellight_v2_wrapper_drc_opted.rpt -pb intellight_v2_wrapper_drc_opted.pb -rpx intellight_v2_wrapper_drc_opted.rpx
Command: report_drc -file intellight_v2_wrapper_drc_opted.rpt -pb intellight_v2_wrapper_drc_opted.pb -rpx intellight_v2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d1c0cd66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1986.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12cc44669

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.804 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1be7b2f88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1be7b2f88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1be7b2f88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21855da26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e1fb1f9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e1fb1f9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 59 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 0 LUT, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1986.285 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             19  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             19  |                    19  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1cbe27a63

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1362e2270

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1362e2270

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b81746b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1459b4ef5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 163262038

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c9e2d129

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ed34cb49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c2a2d6e2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: da5d97d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 3 Detail Placement | Checksum: da5d97d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148564e01

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.315 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 176e7ba91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bd7a7cdc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 148564e01

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.315. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11a3114dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11a3114dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11a3114dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11a3114dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 11a3114dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1986.285 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1715c2c06

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000
Ending Placer Task | Checksum: 120c17db6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.333 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file intellight_v2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file intellight_v2_wrapper_utilization_placed.rpt -pb intellight_v2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file intellight_v2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1986.285 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1986.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c552a9c0 ConstDB: 0 ShapeSum: 5b6ed3f6 RouteDB: 0
Post Restoration Checksum: NetGraph: 9b06f558 NumContArr: 9c11be83 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13718b3db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2036.172 ; gain = 49.887

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13718b3db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2043.805 ; gain = 57.520

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13718b3db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2043.805 ; gain = 57.520
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28531f6ef

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2069.270 ; gain = 82.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.427  | TNS=0.000  | WHS=-0.245 | THS=-23.080|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3789
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3789
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a3ef512f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2069.270 ; gain = 82.984

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2a3ef512f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2069.270 ; gain = 82.984
Phase 3 Initial Routing | Checksum: 1d64cd4e5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 587
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.045  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2285d0786

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2074.844 ; gain = 88.559
Phase 4 Rip-up And Reroute | Checksum: 2285d0786

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19877398a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2074.844 ; gain = 88.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.160  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19877398a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19877398a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2074.844 ; gain = 88.559
Phase 5 Delay and Skew Optimization | Checksum: 19877398a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 169a4d61c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.160  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2011f050d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559
Phase 6 Post Hold Fix | Checksum: 2011f050d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.844413 %
  Global Horizontal Routing Utilization  = 0.968729 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14d69a038

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14d69a038

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fba48b3e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.160  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fba48b3e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2074.844 ; gain = 88.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2074.844 ; gain = 88.559
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.374 . Memory (MB): peak = 2086.602 ; gain = 11.758
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file intellight_v2_wrapper_drc_routed.rpt -pb intellight_v2_wrapper_drc_routed.pb -rpx intellight_v2_wrapper_drc_routed.rpx
Command: report_drc -file intellight_v2_wrapper_drc_routed.rpt -pb intellight_v2_wrapper_drc_routed.pb -rpx intellight_v2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file intellight_v2_wrapper_methodology_drc_routed.rpt -pb intellight_v2_wrapper_methodology_drc_routed.pb -rpx intellight_v2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file intellight_v2_wrapper_methodology_drc_routed.rpt -pb intellight_v2_wrapper_methodology_drc_routed.pb -rpx intellight_v2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/impl_2/intellight_v2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file intellight_v2_wrapper_power_routed.rpt -pb intellight_v2_wrapper_power_summary_routed.pb -rpx intellight_v2_wrapper_power_routed.rpx
Command: report_power -file intellight_v2_wrapper_power_routed.rpt -pb intellight_v2_wrapper_power_summary_routed.pb -rpx intellight_v2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file intellight_v2_wrapper_route_status.rpt -pb intellight_v2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file intellight_v2_wrapper_timing_summary_routed.rpt -pb intellight_v2_wrapper_timing_summary_routed.pb -rpx intellight_v2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file intellight_v2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file intellight_v2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file intellight_v2_wrapper_bus_skew_routed.rpt -pb intellight_v2_wrapper_bus_skew_routed.pb -rpx intellight_v2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force intellight_v2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./intellight_v2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2557.062 ; gain = 464.727
INFO: [Common 17-206] Exiting Vivado at Thu Sep 29 17:21:31 2022...
