

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Jun 14 06:55:13 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_3b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32903|  32903|  32904|  32904|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  32901|  32901|       166|         32|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    497|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1231|
|Register         |        -|      -|    1624|    557|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1972|   2630|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_762_p2                |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_1131_p2  |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1137_p2          |   icmp   |      0|  0|   3|           6|           7|
    |tmp_11_fu_1245_p2            |    or    |      0|  0|  15|          11|           3|
    |tmp_13_fu_1267_p2            |    or    |      0|  0|  15|          11|           3|
    |tmp_15_fu_1286_p2            |    or    |      0|  0|  15|          11|           3|
    |tmp_17_fu_1312_p2            |    or    |      0|  0|  15|          11|           3|
    |tmp_19_fu_1331_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_21_fu_1353_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_23_fu_1376_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_25_fu_1398_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_27_fu_1417_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_29_fu_1439_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_31_fu_1462_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_33_fu_1492_p2            |    or    |      0|  0|  15|          11|           4|
    |tmp_35_fu_1515_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_37_fu_1537_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_39_fu_1556_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_41_fu_1578_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_43_fu_1597_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_45_fu_1619_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_47_fu_1638_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_49_fu_1660_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_4_fu_1177_p2             |    or    |      0|  0|  15|          11|           1|
    |tmp_51_fu_1679_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_53_fu_1701_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_55_fu_1724_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_57_fu_1746_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_59_fu_1769_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_61_fu_1791_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_63_fu_1814_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_65_fu_1836_p2            |    or    |      0|  0|  15|          11|           5|
    |tmp_7_fu_1200_p2             |    or    |      0|  0|  15|          11|           2|
    |tmp_9_fu_1226_p2             |    or    |      0|  0|  15|          11|           2|
    |j_mid2_fu_1143_p3            |  select  |      0|  0|   6|           1|           1|
    |tmp_mid2_v_fu_1151_p3        |  select  |      0|  0|   6|           1|           6|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 497|         372|         167|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  320|         33|   32|       1056|
    |ap_NS_fsm                     |   60|         35|    1|         35|
    |ap_enable_reg_pp0_iter5       |    1|          2|    1|          2|
    |b_Addr_A_orig                 |  320|         33|   32|       1056|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_762_p0                 |   36|         13|   12|        156|
    |grp_fu_762_p1                 |   60|         16|   12|        192|
    |grp_fu_856_p0                 |   64|          8|   32|        256|
    |grp_fu_856_p1                 |  320|         33|   32|       1056|
    |i_phi_fu_744_p4               |    6|          2|    6|         12|
    |i_reg_740                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_732_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_728        |   11|          2|   11|         22|
    |j_phi_fu_755_p4               |    6|          2|    6|         12|
    |j_reg_751                     |    6|          2|    6|         12|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1231|        187|  204|       3909|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  34|   0|   34|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_2151  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_2166  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_2181  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_2196  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_2106   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_2121   |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_2136   |  32|   0|   32|          0|
    |exitcond_flatten_reg_1860                    |   1|   0|    1|          0|
    |i_reg_740                                    |   6|   0|    6|          0|
    |indvar_flatten_next_reg_778                  |  11|   0|   11|          0|
    |indvar_flatten_reg_728                       |  11|   0|   11|          0|
    |j_1_reg_797                                  |   6|   0|    6|          0|
    |j_mid2_reg_1864                              |   6|   0|    6|          0|
    |j_reg_751                                    |   6|   0|    6|          0|
    |reg_1099                                     |  32|   0|   32|          0|
    |reg_1105                                     |  32|   0|   32|          0|
    |reg_1110                                     |  32|   0|   32|          0|
    |reg_1115                                     |  32|   0|   32|          0|
    |reg_1121                                     |  32|   0|   32|          0|
    |reg_1126                                     |  32|   0|   32|          0|
    |reg_773                                      |   8|   0|    8|          0|
    |reg_804                                      |   9|   0|    9|          0|
    |tmp_1_29_reg_2436                            |  32|   0|   32|          0|
    |tmp_2_cast5_cast1_reg_1956                   |   6|   0|    8|          2|
    |tmp_2_cast5_cast_reg_2006                    |   6|   0|    9|          3|
    |tmp_2_cast5_reg_2056                         |   6|   0|   10|          4|
    |tmp_6_10_reg_2151                            |  32|   0|   32|          0|
    |tmp_6_11_reg_2166                            |  32|   0|   32|          0|
    |tmp_6_12_reg_2181                            |  32|   0|   32|          0|
    |tmp_6_13_reg_2196                            |  32|   0|   32|          0|
    |tmp_6_14_reg_2211                            |  32|   0|   32|          0|
    |tmp_6_15_reg_2226                            |  32|   0|   32|          0|
    |tmp_6_16_reg_2241                            |  32|   0|   32|          0|
    |tmp_6_17_reg_2256                            |  32|   0|   32|          0|
    |tmp_6_18_reg_2271                            |  32|   0|   32|          0|
    |tmp_6_19_reg_2286                            |  32|   0|   32|          0|
    |tmp_6_1_reg_1996                             |  32|   0|   32|          0|
    |tmp_6_20_reg_2301                            |  32|   0|   32|          0|
    |tmp_6_21_reg_2316                            |  32|   0|   32|          0|
    |tmp_6_22_reg_2331                            |  32|   0|   32|          0|
    |tmp_6_23_reg_2346                            |  32|   0|   32|          0|
    |tmp_6_24_reg_2361                            |  32|   0|   32|          0|
    |tmp_6_25_reg_2376                            |  32|   0|   32|          0|
    |tmp_6_26_reg_2391                            |  32|   0|   32|          0|
    |tmp_6_27_reg_2406                            |  32|   0|   32|          0|
    |tmp_6_28_reg_2421                            |  32|   0|   32|          0|
    |tmp_6_29_reg_2426                            |  32|   0|   32|          0|
    |tmp_6_2_reg_2016                             |  32|   0|   32|          0|
    |tmp_6_30_reg_2431                            |  32|   0|   32|          0|
    |tmp_6_3_reg_2031                             |  32|   0|   32|          0|
    |tmp_6_4_reg_2046                             |  32|   0|   32|          0|
    |tmp_6_6_reg_2076                             |  32|   0|   32|          0|
    |tmp_6_7_reg_2091                             |  32|   0|   32|          0|
    |tmp_6_8_reg_2106                             |  32|   0|   32|          0|
    |tmp_6_9_reg_2121                             |  32|   0|   32|          0|
    |tmp_6_s_reg_2136                             |  32|   0|   32|          0|
    |tmp_77_reg_812                               |   9|   0|    9|          0|
    |tmp_80_reg_818                               |  10|   0|   10|          0|
    |tmp_82_reg_824                               |  10|   0|   10|          0|
    |tmp_84_reg_830                               |  10|   0|   10|          0|
    |tmp_86_reg_836                               |  10|   0|   10|          0|
    |tmp_88_reg_842                               |  10|   0|   10|          0|
    |tmp_93_reg_848                               |  11|   0|   11|          0|
    |tmp_94_reg_852                               |  12|   0|   12|          0|
    |tmp_mid2_v_reg_1890                          |   6|   0|    6|          0|
    |tmp_reg_1895                                 |   6|   0|   11|          5|
    |exitcond_flatten_reg_1860                    |   0|   1|    1|          0|
    |tmp_6_14_reg_2211                            |   0|  32|   32|          0|
    |tmp_6_15_reg_2226                            |   0|  32|   32|          0|
    |tmp_6_16_reg_2241                            |   0|  32|   32|          0|
    |tmp_6_17_reg_2256                            |   0|  32|   32|          0|
    |tmp_6_18_reg_2271                            |   0|  32|   32|          0|
    |tmp_6_19_reg_2286                            |   0|  32|   32|          0|
    |tmp_6_20_reg_2301                            |   0|  32|   32|          0|
    |tmp_6_21_reg_2316                            |   0|  32|   32|          0|
    |tmp_6_22_reg_2331                            |   0|  32|   32|          0|
    |tmp_6_23_reg_2346                            |   0|  32|   32|          0|
    |tmp_6_24_reg_2361                            |   0|  32|   32|          0|
    |tmp_6_25_reg_2376                            |   0|  32|   32|          0|
    |tmp_6_26_reg_2391                            |   0|  32|   32|          0|
    |tmp_6_27_reg_2406                            |   0|  32|   32|          0|
    |tmp_6_28_reg_2421                            |   0|  32|   32|          0|
    |tmp_6_29_reg_2426                            |   0|  32|   32|          0|
    |tmp_6_30_reg_2431                            |   0|  32|   32|          0|
    |tmp_94_reg_852                               |   0|  12|   12|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1624| 557| 2195|         14|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

