# Summary

Ibex is a small 32 bit RISC-V CPU core (`RV32IMC/EMC`) with a two stage
pipeline, previously known as [zero-riscy](https://www.lowrisc.org).

# Source

Cloned from https://github.com/lowRISC/ibex (`commit 77d801001554cce8fe69e742e96539eecbe74425`).

# Modifications

- Default configuration from Repository.
- Converted to verilog [using](https://github.com/zachjs/sv2v).
- Added timing constraints.
- Added LICENSE.
