{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516985975548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516985975549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 13:59:35 2018 " "Processing started: Fri Jan 26 13:59:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516985975549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985975549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemoryController -c MemoryController " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemoryController -c MemoryController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985975549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516985975963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516985975963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGASincController.v 1 1 " "Found 1 design units, including 1 entities, in source file VGASincController.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGASincController " "Found entity 1: VGASincController" {  } { { "VGASincController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGASincController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGADataController.v 1 1 " "Found 1 design units, including 1 entities, in source file VGADataController.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataController " "Found entity 1: VGADataController" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryController.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryController.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferFIFOMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file BufferFIFOMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 BufferFIFOMemory " "Found entity 1: BufferFIFOMemory" {  } { { "BufferFIFOMemory.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/BufferFIFOMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFOEmpty.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFOEmpty.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFOEmpty " "Found entity 1: FIFOEmpty" {  } { { "FIFOEmpty.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/FIFOEmpty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFOFull.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFOFull.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFOFull " "Found entity 1: FIFOFull" {  } { { "FIFOFull.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/FIFOFull.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAController.v 1 1 " "Found 1 design units, including 1 entities, in source file VGAController.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGAController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerificaCoord.v 1 1 " "Found 1 design units, including 1 entities, in source file VerificaCoord.v" { { "Info" "ISGN_ENTITY_NAME" "1 VerificaCoord " "Found entity 1: VerificaCoord" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516985991884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991884 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MemoryController.v(17) " "Verilog HDL Instantiation warning at MemoryController.v(17): instance has no name" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1516985991886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemoryController " "Elaborating entity \"MemoryController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516985991940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst_VGA " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst_VGA\"" {  } { { "MemoryController.v" "inst_VGA" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516985991942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGASincController VGAController:inst_VGA\|VGASincController:inst_1 " "Elaborating entity \"VGASincController\" for hierarchy \"VGAController:inst_VGA\|VGASincController:inst_1\"" {  } { { "VGAController.v" "inst_1" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGAController.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516985991951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASincController.v(14) " "Verilog HDL assignment warning at VGASincController.v(14): truncated value with size 32 to match size of target (10)" {  } { { "VGASincController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGASincController.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516985991952 "|MemoryController|VGAController:inst_VGA|VGASincController:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASincController.v(15) " "Verilog HDL assignment warning at VGASincController.v(15): truncated value with size 32 to match size of target (10)" {  } { { "VGASincController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGASincController.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516985991952 "|MemoryController|VGAController:inst_VGA|VGASincController:inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataController VGAController:inst_VGA\|VGADataController:inst_2 " "Elaborating entity \"VGADataController\" for hierarchy \"VGAController:inst_VGA\|VGADataController:inst_2\"" {  } { { "VGAController.v" "inst_2" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGAController.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516985991954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 VGADataController.v(72) " "Verilog HDL assignment warning at VGADataController.v(72): truncated value with size 9 to match size of target (8)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 VGADataController.v(73) " "Verilog HDL assignment warning at VGADataController.v(73): truncated value with size 9 to match size of target (8)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_en VGADataController.v(26) " "Verilog HDL Always Construct warning at VGADataController.v(26): inferring latch(es) for variable \"read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R VGADataController.v(26) " "Verilog HDL Always Construct warning at VGADataController.v(26): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G VGADataController.v(26) " "Verilog HDL Always Construct warning at VGADataController.v(26): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B VGADataController.v(26) " "Verilog HDL Always Construct warning at VGADataController.v(26): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] VGADataController.v(26) " "Inferred latch for \"B\[0\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] VGADataController.v(26) " "Inferred latch for \"B\[1\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] VGADataController.v(26) " "Inferred latch for \"B\[2\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] VGADataController.v(26) " "Inferred latch for \"B\[3\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] VGADataController.v(26) " "Inferred latch for \"B\[4\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991955 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] VGADataController.v(26) " "Inferred latch for \"B\[5\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] VGADataController.v(26) " "Inferred latch for \"B\[6\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] VGADataController.v(26) " "Inferred latch for \"B\[7\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] VGADataController.v(26) " "Inferred latch for \"G\[0\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] VGADataController.v(26) " "Inferred latch for \"G\[1\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] VGADataController.v(26) " "Inferred latch for \"G\[2\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] VGADataController.v(26) " "Inferred latch for \"G\[3\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] VGADataController.v(26) " "Inferred latch for \"G\[4\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] VGADataController.v(26) " "Inferred latch for \"G\[5\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] VGADataController.v(26) " "Inferred latch for \"G\[6\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] VGADataController.v(26) " "Inferred latch for \"G\[7\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] VGADataController.v(26) " "Inferred latch for \"R\[0\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] VGADataController.v(26) " "Inferred latch for \"R\[1\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] VGADataController.v(26) " "Inferred latch for \"R\[2\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] VGADataController.v(26) " "Inferred latch for \"R\[3\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] VGADataController.v(26) " "Inferred latch for \"R\[4\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] VGADataController.v(26) " "Inferred latch for \"R\[5\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] VGADataController.v(26) " "Inferred latch for \"R\[6\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] VGADataController.v(26) " "Inferred latch for \"R\[7\]\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en VGADataController.v(26) " "Inferred latch for \"read_en\" at VGADataController.v(26)" {  } { { "VGADataController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VGADataController.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991956 "|MemoryController|VGAController:inst_VGA|VGADataController:inst_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VerificaCoord VerificaCoord:comb_3 " "Elaborating entity \"VerificaCoord\" for hierarchy \"VerificaCoord:comb_3\"" {  } { { "MemoryController.v" "comb_3" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516985991957 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outX VerificaCoord.v(12) " "Verilog HDL Always Construct warning at VerificaCoord.v(12): inferring latch(es) for variable \"outX\", which holds its previous value in one or more paths through the always construct" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outY VerificaCoord.v(12) " "Verilog HDL Always Construct warning at VerificaCoord.v(12): inferring latch(es) for variable \"outY\", which holds its previous value in one or more paths through the always construct" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[0\] VerificaCoord.v(12) " "Inferred latch for \"outY\[0\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[1\] VerificaCoord.v(12) " "Inferred latch for \"outY\[1\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[2\] VerificaCoord.v(12) " "Inferred latch for \"outY\[2\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[3\] VerificaCoord.v(12) " "Inferred latch for \"outY\[3\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[4\] VerificaCoord.v(12) " "Inferred latch for \"outY\[4\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[5\] VerificaCoord.v(12) " "Inferred latch for \"outY\[5\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[6\] VerificaCoord.v(12) " "Inferred latch for \"outY\[6\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[7\] VerificaCoord.v(12) " "Inferred latch for \"outY\[7\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991958 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outY\[8\] VerificaCoord.v(12) " "Inferred latch for \"outY\[8\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[0\] VerificaCoord.v(12) " "Inferred latch for \"outX\[0\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[1\] VerificaCoord.v(12) " "Inferred latch for \"outX\[1\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[2\] VerificaCoord.v(12) " "Inferred latch for \"outX\[2\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[3\] VerificaCoord.v(12) " "Inferred latch for \"outX\[3\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[4\] VerificaCoord.v(12) " "Inferred latch for \"outX\[4\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[5\] VerificaCoord.v(12) " "Inferred latch for \"outX\[5\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[6\] VerificaCoord.v(12) " "Inferred latch for \"outX\[6\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[7\] VerificaCoord.v(12) " "Inferred latch for \"outX\[7\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[8\] VerificaCoord.v(12) " "Inferred latch for \"outX\[8\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outX\[9\] VerificaCoord.v(12) " "Inferred latch for \"outX\[9\]\" at VerificaCoord.v(12)" {  } { { "VerificaCoord.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/VerificaCoord.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985991959 "|MemoryController|VerificaCoord:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1516985992911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Blank VCC " "Pin \"Blank\" is stuck at VCC" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|Blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hsync VCC " "Pin \"Hsync\" is stuck at VCC" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|Hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "Vsync VCC " "Pin \"Vsync\" is stuck at VCC" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|Vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] GND " "Pin \"R\[2\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] GND " "Pin \"R\[3\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[4\] GND " "Pin \"R\[4\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[5\] GND " "Pin \"R\[5\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[6\] GND " "Pin \"R\[6\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516985992956 "|MemoryController|B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1516985992956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1516985993111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1516985993459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516985993459 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[0\] " "No output dependent on input pin \"CoordX\[0\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[1\] " "No output dependent on input pin \"CoordX\[1\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[2\] " "No output dependent on input pin \"CoordX\[2\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[3\] " "No output dependent on input pin \"CoordX\[3\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[4\] " "No output dependent on input pin \"CoordX\[4\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[5\] " "No output dependent on input pin \"CoordX\[5\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[6\] " "No output dependent on input pin \"CoordX\[6\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[7\] " "No output dependent on input pin \"CoordX\[7\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[8\] " "No output dependent on input pin \"CoordX\[8\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[9\] " "No output dependent on input pin \"CoordX\[9\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordX\[10\] " "No output dependent on input pin \"CoordX\[10\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordX[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[0\] " "No output dependent on input pin \"CoordY\[0\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[1\] " "No output dependent on input pin \"CoordY\[1\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[2\] " "No output dependent on input pin \"CoordY\[2\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[3\] " "No output dependent on input pin \"CoordY\[3\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[4\] " "No output dependent on input pin \"CoordY\[4\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[5\] " "No output dependent on input pin \"CoordY\[5\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[6\] " "No output dependent on input pin \"CoordY\[6\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[7\] " "No output dependent on input pin \"CoordY\[7\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[8\] " "No output dependent on input pin \"CoordY\[8\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[9\] " "No output dependent on input pin \"CoordY\[9\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CoordY\[10\] " "No output dependent on input pin \"CoordY\[10\]\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|CoordY[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock50Mhz " "No output dependent on input pin \"Clock50Mhz\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|Clock50Mhz"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "MemoryController.v" "" { Text "/home/shay/Documents/UFBA/2017.2/PCID/git/Trabalho/MemoryController.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516985994216 "|MemoryController|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1516985994216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1516985994222 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1516985994222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1516985994222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516985994239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 13:59:54 2018 " "Processing ended: Fri Jan 26 13:59:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516985994239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516985994239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516985994239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516985994239 ""}
