Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 12 19:38:44 2022
| Host         : LAPTOP-2O846HLK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Board_timing_summary_routed.rpt -pb Board_timing_summary_routed.pb -rpx Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Board
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
TIMING-18  Warning           Missing input or output delay                              16          
TIMING-20  Warning           Non-clocked latch                                          1           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1776)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8712)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1776)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Head/ControlUnit/Bc_Op_reg/Q (HIGH)

 There are 1775 register/latch pins with no clock driven by root clock pin: inter_clock_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8712)
---------------------------------------------------
 There are 8712 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.791        0.000                      0                   24        0.308        0.000                      0                   24        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.791        0.000                      0                   24        0.308        0.000                      0                   24        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 inter_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.993ns (30.254%)  route 2.289ns (69.746%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[23]/Q
                         net (fo=1, routed)           0.557     6.160    LED_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.256 r  LED_OBUF_BUFG[0]_inst/O
                         net (fo=1777, routed)        1.732     7.988    LED_OBUF_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     8.367 r  inter_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.367    inter_clock_reg[20]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[23]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.159    inter_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.966ns (69.749%)  route 0.853ns (30.251%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  inter_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    inter_clock_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  inter_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    inter_clock_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.903 r  inter_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.903    inter_clock_reg[20]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.882ns (68.820%)  route 0.853ns (31.180%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  inter_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    inter_clock_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  inter_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    inter_clock_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.819 r  inter_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.819    inter_clock_reg[20]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.862ns (68.590%)  route 0.853ns (31.410%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  inter_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    inter_clock_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  inter_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    inter_clock_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.799 r  inter_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.799    inter_clock_reg[20]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.348ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.849ns (68.439%)  route 0.853ns (31.561%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  inter_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    inter_clock_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.786 r  inter_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.786    inter_clock_reg[16]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  7.348    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.841ns (68.345%)  route 0.853ns (31.655%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  inter_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    inter_clock_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.778 r  inter_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.778    inter_clock_reg[16]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 1.765ns (67.426%)  route 0.853ns (32.574%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  inter_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    inter_clock_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.702 r  inter_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.702    inter_clock_reg[16]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 1.745ns (67.175%)  route 0.853ns (32.825%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  inter_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    inter_clock_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.682 r  inter_clock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.682    inter_clock_reg[16]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 1.732ns (67.010%)  route 0.853ns (32.990%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.669 r  inter_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.669    inter_clock_reg[12]_i_1_n_6
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.724ns (66.908%)  route 0.853ns (33.092%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.563     5.084    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    inter_clock_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.661 r  inter_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.661    inter_clock_reg[12]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 inter_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  inter_clock_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    inter_clock_reg_n_0_[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  inter_clock[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    inter_clock[0]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  inter_clock_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    inter_clock_reg[0]_i_1_n_7
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    inter_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 inter_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[11]/Q
                         net (fo=1, routed)           0.173     1.782    inter_clock_reg_n_0_[11]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  inter_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    inter_clock_reg[8]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 inter_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  inter_clock_reg[3]/Q
                         net (fo=1, routed)           0.173     1.781    inter_clock_reg_n_0_[3]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.890 r  inter_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    inter_clock_reg[0]_i_1_n_4
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    inter_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 inter_clock_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[20]/Q
                         net (fo=1, routed)           0.170     1.780    inter_clock_reg_n_0_[20]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  inter_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    inter_clock_reg[20]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 inter_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  inter_clock_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    inter_clock_reg_n_0_[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  inter_clock[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    inter_clock[0]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.921 r  inter_clock_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.921    inter_clock_reg[0]_i_1_n_6
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inter_clock_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    inter_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 inter_clock_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[20]/Q
                         net (fo=1, routed)           0.170     1.780    inter_clock_reg_n_0_[20]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.930 r  inter_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    inter_clock_reg[20]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[21]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 inter_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.273ns (54.366%)  route 0.229ns (45.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[15]/Q
                         net (fo=1, routed)           0.229     1.838    inter_clock_reg_n_0_[15]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.947 r  inter_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    inter_clock_reg[12]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 inter_clock_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.273ns (54.366%)  route 0.229ns (45.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[19]/Q
                         net (fo=1, routed)           0.229     1.838    inter_clock_reg_n_0_[19]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.947 r  inter_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    inter_clock_reg[16]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 inter_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.273ns (54.366%)  route 0.229ns (45.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.561     1.444    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inter_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  inter_clock_reg[7]/Q
                         net (fo=1, routed)           0.229     1.837    inter_clock_reg_n_0_[7]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.946 r  inter_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    inter_clock_reg[4]_i_1_n_4
    SLICE_X34Y42         FDRE                                         r  inter_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.830     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inter_clock_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    inter_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 inter_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.279ns (55.210%)  route 0.226ns (44.790%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[12]/Q
                         net (fo=1, routed)           0.226     1.835    inter_clock_reg_n_0_[12]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  inter_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    inter_clock_reg[12]_i_1_n_7
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   inter_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   inter_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   inter_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inter_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inter_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inter_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inter_clock_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   inter_clock_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   inter_clock_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   inter_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   inter_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   inter_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   inter_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inter_clock_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8724 Endpoints
Min Delay          8724 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[13][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.944ns  (logic 4.917ns (23.476%)  route 16.027ns (76.524%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.775    13.654    Head/data/alu_out[2]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152    13.806 r  Head/data/rf[1][31]_i_35/O
                         net (fo=1, routed)           0.800    14.606    Head/data/rf[1][31]_i_35_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.354    14.960 r  Head/data/rf[1][31]_i_13/O
                         net (fo=17, routed)          2.038    16.998    Head/data_ext/dout[8]
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.326    17.324 r  Head/data_ext/rf[1][30]_i_4/O
                         net (fo=1, routed)           1.134    18.458    Head/ControlUnit/dout_ext[21]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    18.582 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          2.362    20.944    Head/RegisterFile/D[29]
    SLICE_X62Y76         FDCE                                         r  Head/RegisterFile/rf_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[23][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.868ns  (logic 4.961ns (23.773%)  route 15.907ns (76.227%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          2.559    14.438    Head/data/alu_out[2]
    SLICE_X54Y56         LUT3 (Prop_lut3_I1_O)        0.152    14.590 r  Head/data/rf[1][31]_i_34/O
                         net (fo=1, routed)           1.166    15.757    Head/data/rf[1][31]_i_34_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.376    16.133 r  Head/data/rf[1][31]_i_12/O
                         net (fo=1, routed)           0.664    16.797    Head/data_ext/dout[24]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.348    17.145 r  Head/data_ext/rf[1][31]_i_4/O
                         net (fo=1, routed)           1.024    18.169    Head/ControlUnit/dout_ext[22]
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.293 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          2.575    20.868    Head/RegisterFile/D[30]
    SLICE_X61Y77         FDCE                                         r  Head/RegisterFile/rf_reg[23][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[26][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.785ns  (logic 4.917ns (23.657%)  route 15.868ns (76.343%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.775    13.654    Head/data/alu_out[2]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152    13.806 r  Head/data/rf[1][31]_i_35/O
                         net (fo=1, routed)           0.800    14.606    Head/data/rf[1][31]_i_35_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.354    14.960 r  Head/data/rf[1][31]_i_13/O
                         net (fo=17, routed)          2.038    16.998    Head/data_ext/dout[8]
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.326    17.324 r  Head/data_ext/rf[1][30]_i_4/O
                         net (fo=1, routed)           1.134    18.458    Head/ControlUnit/dout_ext[21]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    18.582 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          2.202    20.785    Head/RegisterFile/D[29]
    SLICE_X62Y73         FDCE                                         r  Head/RegisterFile/rf_reg[26][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[29][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.749ns  (logic 4.917ns (23.697%)  route 15.832ns (76.303%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.775    13.654    Head/data/alu_out[2]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152    13.806 r  Head/data/rf[1][31]_i_35/O
                         net (fo=1, routed)           0.800    14.606    Head/data/rf[1][31]_i_35_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.354    14.960 r  Head/data/rf[1][31]_i_13/O
                         net (fo=17, routed)          2.038    16.998    Head/data_ext/dout[8]
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.326    17.324 r  Head/data_ext/rf[1][30]_i_4/O
                         net (fo=1, routed)           1.134    18.458    Head/ControlUnit/dout_ext[21]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    18.582 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          2.167    20.749    Head/RegisterFile/D[29]
    SLICE_X63Y76         FDCE                                         r  Head/RegisterFile/rf_reg[29][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[16][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.679ns  (logic 4.961ns (23.990%)  route 15.718ns (76.010%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          2.559    14.438    Head/data/alu_out[2]
    SLICE_X54Y56         LUT3 (Prop_lut3_I1_O)        0.152    14.590 r  Head/data/rf[1][31]_i_34/O
                         net (fo=1, routed)           1.166    15.757    Head/data/rf[1][31]_i_34_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.376    16.133 r  Head/data/rf[1][31]_i_12/O
                         net (fo=1, routed)           0.664    16.797    Head/data_ext/dout[24]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.348    17.145 r  Head/data_ext/rf[1][31]_i_4/O
                         net (fo=1, routed)           1.024    18.169    Head/ControlUnit/dout_ext[22]
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.293 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          2.386    20.679    Head/RegisterFile/D[30]
    SLICE_X60Y77         FDCE                                         r  Head/RegisterFile/rf_reg[16][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[7][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.597ns  (logic 4.917ns (23.872%)  route 15.680ns (76.128%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.775    13.654    Head/data/alu_out[2]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152    13.806 r  Head/data/rf[1][31]_i_35/O
                         net (fo=1, routed)           0.800    14.606    Head/data/rf[1][31]_i_35_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.354    14.960 r  Head/data/rf[1][31]_i_13/O
                         net (fo=17, routed)          2.038    16.998    Head/data_ext/dout[8]
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.326    17.324 r  Head/data_ext/rf[1][30]_i_4/O
                         net (fo=1, routed)           1.134    18.458    Head/ControlUnit/dout_ext[21]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    18.582 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          2.015    20.597    Head/RegisterFile/D[29]
    SLICE_X59Y76         FDCE                                         r  Head/RegisterFile/rf_reg[7][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[1][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.561ns  (logic 4.917ns (23.914%)  route 15.644ns (76.086%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.775    13.654    Head/data/alu_out[2]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152    13.806 r  Head/data/rf[1][31]_i_35/O
                         net (fo=1, routed)           0.800    14.606    Head/data/rf[1][31]_i_35_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.354    14.960 r  Head/data/rf[1][31]_i_13/O
                         net (fo=17, routed)          2.038    16.998    Head/data_ext/dout[8]
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.326    17.324 r  Head/data_ext/rf[1][30]_i_4/O
                         net (fo=1, routed)           1.134    18.458    Head/ControlUnit/dout_ext[21]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    18.582 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          1.979    20.561    Head/RegisterFile/D[29]
    SLICE_X58Y72         FDCE                                         r  Head/RegisterFile/rf_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[30][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.552ns  (logic 4.961ns (24.139%)  route 15.591ns (75.861%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          2.559    14.438    Head/data/alu_out[2]
    SLICE_X54Y56         LUT3 (Prop_lut3_I1_O)        0.152    14.590 r  Head/data/rf[1][31]_i_34/O
                         net (fo=1, routed)           1.166    15.757    Head/data/rf[1][31]_i_34_n_0
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.376    16.133 r  Head/data/rf[1][31]_i_12/O
                         net (fo=1, routed)           0.664    16.797    Head/data_ext/dout[24]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.348    17.145 r  Head/data_ext/rf[1][31]_i_4/O
                         net (fo=1, routed)           1.024    18.169    Head/ControlUnit/dout_ext[22]
    SLICE_X56Y70         LUT5 (Prop_lut5_I2_O)        0.124    18.293 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          2.259    20.552    Head/RegisterFile/D[30]
    SLICE_X64Y80         FDCE                                         r  Head/RegisterFile/rf_reg[30][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[27][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.450ns  (logic 4.917ns (24.044%)  route 15.533ns (75.956%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.775    13.654    Head/data/alu_out[2]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152    13.806 r  Head/data/rf[1][31]_i_35/O
                         net (fo=1, routed)           0.800    14.606    Head/data/rf[1][31]_i_35_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.354    14.960 r  Head/data/rf[1][31]_i_13/O
                         net (fo=17, routed)          2.038    16.998    Head/data_ext/dout[8]
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.326    17.324 r  Head/data_ext/rf[1][30]_i_4/O
                         net (fo=1, routed)           1.134    18.458    Head/ControlUnit/dout_ext[21]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    18.582 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          1.868    20.450    Head/RegisterFile/D[29]
    SLICE_X58Y75         FDCE                                         r  Head/RegisterFile/rf_reg[27][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ProgramCounter/PC_outputAddress_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[17][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.449ns  (logic 4.917ns (24.045%)  route 15.532ns (75.955%))
  Logic Levels:           19  (CARRY4=9 FDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE                         0.000     0.000 r  Head/ProgramCounter/PC_outputAddress_reg[1]/C
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Head/ProgramCounter/PC_outputAddress_reg[1]/Q
                         net (fo=4, routed)           1.731     2.187    Head/ProgramCounter/PC_outputAddress__0[1]
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.843 r  Head/ProgramCounter/rf_reg[1][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.843    Head/ProgramCounter/rf_reg[1][4]_i_3_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.957 r  Head/ProgramCounter/rf_reg[1][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    Head/ProgramCounter/rf_reg[1][8]_i_3_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.071 r  Head/ProgramCounter/rf_reg[1][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.071    Head/ProgramCounter/rf_reg[1][12]_i_5_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.185 r  Head/ProgramCounter/rf_reg[1][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.185    Head/ProgramCounter/rf_reg[1][16]_i_5_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.299 r  Head/ProgramCounter/rf_reg[1][20]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.299    Head/ProgramCounter/rf_reg[1][20]_i_4_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.521 r  Head/ProgramCounter/rf_reg[1][24]_i_5/O[0]
                         net (fo=2, routed)           1.424     4.945    Head/ControlUnit/added4_pc[20]
    SLICE_X52Y71         LUT5 (Prop_lut5_I2_O)        0.299     5.244 r  Head/ControlUnit/rf[1][22]_i_19/O
                         net (fo=17, routed)          2.505     7.749    Head/ControlUnit/PC_s_reg_0[20]
    SLICE_X50Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.873 r  Head/ControlUnit/rf[1][27]_i_26/O
                         net (fo=1, routed)           0.000     7.873    Head/ControlUnit/rf[1][27]_i_26_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.406 r  Head/ControlUnit/rf_reg[1][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.406    Head/ControlUnit/rf_reg[1][27]_i_14_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.523 r  Head/ControlUnit/rf_reg[1][27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.523    Head/ControlUnit/rf_reg[1][27]_i_6_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.838 r  Head/ControlUnit/rf_reg[1][30]_i_7/O[3]
                         net (fo=1, routed)           0.841     9.679    Head/ALU_Control/data0[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.333    10.012 r  Head/ALU_Control/rf[1][31]_i_33/O
                         net (fo=1, routed)           0.619    10.631    Head/ALU_Control/rf[1][31]_i_33_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I5_O)        0.326    10.957 r  Head/ALU_Control/rf[1][31]_i_11/O
                         net (fo=1, routed)           0.798    11.755    Head/ALU_Control/rf[1][31]_i_11_n_0
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.879 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.775    13.654    Head/data/alu_out[2]
    SLICE_X48Y57         LUT3 (Prop_lut3_I1_O)        0.152    13.806 r  Head/data/rf[1][31]_i_35/O
                         net (fo=1, routed)           0.800    14.606    Head/data/rf[1][31]_i_35_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.354    14.960 r  Head/data/rf[1][31]_i_13/O
                         net (fo=17, routed)          2.038    16.998    Head/data_ext/dout[8]
    SLICE_X54Y60         LUT6 (Prop_lut6_I2_O)        0.326    17.324 r  Head/data_ext/rf[1][30]_i_4/O
                         net (fo=1, routed)           1.134    18.458    Head/ControlUnit/dout_ext[21]
    SLICE_X46Y71         LUT6 (Prop_lut6_I3_O)        0.124    18.582 r  Head/ControlUnit/rf[1][30]_i_1/O
                         net (fo=31, routed)          1.867    20.449    Head/RegisterFile/D[29]
    SLICE_X58Y74         FDCE                                         r  Head/RegisterFile/rf_reg[17][30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_768_1023_4_4/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[4]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_0_temp_reg[4]/Q
                         net (fo=16, routed)          0.122     0.263    Head/data/dmem_reg_768_1023_4_4/D
    SLICE_X56Y52         RAMS64E                                      r  Head/data/dmem_reg_768_1023_4_4/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_768_1023_4_4/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[4]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_0_temp_reg[4]/Q
                         net (fo=16, routed)          0.122     0.263    Head/data/dmem_reg_768_1023_4_4/D
    SLICE_X56Y52         RAMS64E                                      r  Head/data/dmem_reg_768_1023_4_4/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_768_1023_4_4/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[4]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_0_temp_reg[4]/Q
                         net (fo=16, routed)          0.122     0.263    Head/data/dmem_reg_768_1023_4_4/D
    SLICE_X56Y52         RAMS64E                                      r  Head/data/dmem_reg_768_1023_4_4/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_768_1023_4_4/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[4]/C
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_0_temp_reg[4]/Q
                         net (fo=16, routed)          0.122     0.263    Head/data/dmem_reg_768_1023_4_4/D
    SLICE_X56Y52         RAMS64E                                      r  Head/data/dmem_reg_768_1023_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_3_temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_512_767_31_31/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  Head/data/dmem_in_3_temp_reg[7]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_3_temp_reg[7]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_512_767_31_31/D
    SLICE_X56Y56         RAMS64E                                      r  Head/data/dmem_reg_512_767_31_31/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_3_temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_512_767_31_31/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  Head/data/dmem_in_3_temp_reg[7]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_3_temp_reg[7]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_512_767_31_31/D
    SLICE_X56Y56         RAMS64E                                      r  Head/data/dmem_reg_512_767_31_31/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_3_temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_512_767_31_31/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  Head/data/dmem_in_3_temp_reg[7]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_3_temp_reg[7]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_512_767_31_31/D
    SLICE_X56Y56         RAMS64E                                      r  Head/data/dmem_reg_512_767_31_31/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_3_temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_512_767_31_31/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE                         0.000     0.000 r  Head/data/dmem_in_3_temp_reg[7]/C
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_3_temp_reg[7]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_512_767_31_31/D
    SLICE_X56Y56         RAMS64E                                      r  Head/data/dmem_reg_512_767_31_31/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_2_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_768_1023_17_17/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE                         0.000     0.000 r  Head/data/dmem_in_2_temp_reg[1]/C
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_2_temp_reg[1]/Q
                         net (fo=16, routed)          0.125     0.266    Head/data/dmem_reg_768_1023_17_17/D
    SLICE_X46Y58         RAMS64E                                      r  Head/data/dmem_reg_768_1023_17_17/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_2_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_768_1023_17_17/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.940%)  route 0.125ns (47.060%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE                         0.000     0.000 r  Head/data/dmem_in_2_temp_reg[1]/C
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_2_temp_reg[1]/Q
                         net (fo=16, routed)          0.125     0.266    Head/data/dmem_reg_768_1023_17_17/D
    SLICE_X46Y58         RAMS64E                                      r  Head/data/dmem_reg_768_1023_17_17/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inter_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 4.119ns (54.074%)  route 3.498ns (45.926%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[23]/Q
                         net (fo=1, routed)           0.557     6.160    LED_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.256 r  LED_OBUF_BUFG[0]_inst/O
                         net (fo=1777, routed)        2.941     9.197    LED_OBUF_BUFG[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.702 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.702    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inter_clock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.396ns (59.394%)  route 0.954ns (40.606%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[23]/Q
                         net (fo=1, routed)           0.205     1.814    LED_OBUF[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.840 r  LED_OBUF_BUFG[0]_inst/O
                         net (fo=1777, routed)        0.749     2.589    LED_OBUF_BUFG[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.795 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.795    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





