
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27428 
WARNING: [Synth 8-2507] parameter declaration becomes local in clk_div with formal parameter declaration list [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 421.934 ; gain = 109.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v:23]
	Parameter n bound to: 250000 - type: integer 
	Parameter Width bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized0' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v:23]
	Parameter n bound to: 1000000 - type: integer 
	Parameter Width bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized0' (1#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_ROM' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v:10]
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 4096 - type: integer 
	Parameter filename bound to: assembly.txt - type: string 
	Parameter address_width bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'assembly.txt' is read successfully [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'program_ROM' (2#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v:10]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (3#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:14]
WARNING: [Synth 8-350] instance 'cu' of module 'ControlUnit' requires 12 connections, but only 11 given [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:57]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:14]
	Parameter ZERO bound to: 0 - type: integer 
WARNING: [Synth 8-6090] variable 'Registers' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:34]
WARNING: [Synth 8-5788] Register Registers_reg[0] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[1] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[2] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[3] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[4] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[5] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[6] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[7] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[8] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[9] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[10] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[11] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[12] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[13] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[14] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[15] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[16] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[17] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[18] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[19] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[20] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[21] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[22] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[23] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[24] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[25] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[26] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[27] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[28] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[29] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[30] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
WARNING: [Synth 8-5788] Register Registers_reg[31] in module registerFile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:26]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (4#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/registerFile.v:14]
WARNING: [Synth 8-689] width (1) of port connection 'Write_Rd_data' does not match port width (32) of module 'registerFile' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:60]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (5#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ImmGen.v:14]
WARNING: [Synth 8-689] width (1) of port connection 'instructions' does not match port width (32) of module 'ImmGen' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [Synth 8-689] width (12) of port connection 'immediate' does not match port width (32) of module 'ImmGen' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:63]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v:12]
	Parameter ADD bound to: 4'b0000 
	Parameter SUB bound to: 4'b1001 
	Parameter AND bound to: 4'b0111 
	Parameter OR bound to: 4'b0110 
	Parameter XOR bound to: 4'b0100 
	Parameter SLL bound to: 4'b0001 
	Parameter SRL bound to: 4'b0101 
	Parameter SRA bound to: 4'b1101 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'Result' does not match port width (32) of module 'ALU' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
WARNING: [Synth 8-350] instance 'al' of module 'ALU' requires 9 connections, but only 8 given [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
WARNING: [Synth 8-567] referenced signal 'units' should be on the sensitivity list [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:75]
WARNING: [Synth 8-567] referenced signal 'tens' should be on the sensitivity list [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:75]
WARNING: [Synth 8-567] referenced signal 'hundreds' should be on the sensitivity list [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:75]
WARNING: [Synth 8-567] referenced signal 'thousands' should be on the sensitivity list [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:75]
INFO: [Synth 8-6157] synthesizing module 'Sev_segment_display' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Sev_segment_display' (7#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Sev_segment_display.v:14]
INFO: [Synth 8-6157] synthesizing module 'Branch_Control' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v:14]
	Parameter BEQ bound to: 3'b000 
	Parameter BNE bound to: 3'b001 
	Parameter BLT bound to: 3'b100 
	Parameter BGE bound to: 3'b101 
	Parameter BLTU bound to: 3'b110 
	Parameter BGEU bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'Branch_Control' (8#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Branch_Control.v:14]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (9#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Adder.v:15]
	Parameter FOUR bound to: 12'b000000000100 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (10#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/Adder.v:15]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (12) of module 'Adder' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:95]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:99]
WARNING: [Synth 8-567] referenced signal 'addedPC' should be on the sensitivity list [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:98]
WARNING: [Synth 8-567] referenced signal 'shifted' should be on the sensitivity list [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:98]
WARNING: [Synth 8-3848] Net units in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:71]
WARNING: [Synth 8-3848] Net tens in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:72]
WARNING: [Synth 8-3848] Net hundreds in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:73]
WARNING: [Synth 8-3848] Net thousands in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:74]
WARNING: [Synth 8-3848] Net Regwrite in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [Synth 8-3848] Net instruction in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [Synth 8-3848] Net programOutput in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:34]
WARNING: [Synth 8-3848] Net ALUSrc in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:44]
WARNING: [Synth 8-3848] Net LUI in module/entity CPU does not have driver. [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:45]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (11#1) [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port opcode[1]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port opcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 461.055 ; gain = 148.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin test:address[11] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[10] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[9] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[8] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[7] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[6] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[5] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[4] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[3] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[2] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[1] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin test:address[0] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-3295] tying undriven pin rgf:writeControl to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [Synth 8-3295] tying undriven pin imgen:instructions[0] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [Synth 8-3295] tying undriven pin al:ALUop to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
WARNING: [Synth 8-3295] tying undriven pin al:ALUControl[3] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
WARNING: [Synth 8-3295] tying undriven pin al:ALUControl[2] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
WARNING: [Synth 8-3295] tying undriven pin al:ALUControl[1] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
WARNING: [Synth 8-3295] tying undriven pin al:ALUControl[0] to constant 0 [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:68]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 461.055 ; gain = 148.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 461.055 ; gain = 148.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/constrs_1/new/CPU.xdc]
Finished Parsing XDC File [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/constrs_1/new/CPU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/constrs_1/new/CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 803.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 803.898 ; gain = 491.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 803.898 ; gain = 491.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 803.898 ; gain = 491.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "out_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ROM.v:28]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'LUI_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'AUIPC_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'test_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/control_Unit.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'CFlag_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'OFlag_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/ALU.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'programCounter_reg' [C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.srcs/sources_1/new/CPU.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 803.898 ; gain = 491.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	  25 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module program_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	  25 Input      8 Bit        Muxes := 4     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module registerFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module ImmGen 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module Sev_segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clo/out_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cl/out_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clo/out_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cl/out_clk" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ControlUnit has unconnected port opcode[1]
WARNING: [Synth 8-3331] design ControlUnit has unconnected port opcode[0]
WARNING: [Synth 8-3331] design program_ROM has unconnected port address[11]
WARNING: [Synth 8-3331] design program_ROM has unconnected port address[10]
WARNING: [Synth 8-3331] design program_ROM has unconnected port address[9]
WARNING: [Synth 8-3331] design program_ROM has unconnected port address[8]
WARNING: [Synth 8-3331] design program_ROM has unconnected port address[7]
WARNING: [Synth 8-3331] design program_ROM has unconnected port address[6]
WARNING: [Synth 8-3331] design program_ROM has unconnected port address[5]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cu/test_reg)
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[15]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[14]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[13]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[12]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[11]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[10]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[9]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[8]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[23]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[22]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[21]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[20]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[19]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[18]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[17]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[16]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[31]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[30]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[29]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[28]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[27]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[26]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[25]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (data_reg[24]) is unused and will be removed from module program_ROM.
WARNING: [Synth 8-3332] Sequential element (RegWrite_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (MemtoReg_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (MemWrite_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Branch_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Jump_reg[1]) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Jump_reg[0]) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (ALUSrc_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (LUI_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (AUIPC_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (test_reg) is unused and will be removed from module ControlUnit.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][31]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][30]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][29]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][28]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][27]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][26]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][25]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][24]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][23]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][22]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][21]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][20]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][19]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][18]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][17]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][16]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][15]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][14]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][13]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][12]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][11]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][10]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][9]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][8]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][7]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][6]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][5]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][4]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][3]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][2]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][1]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[0][0]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][31]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][30]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][29]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][28]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][27]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][26]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][25]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][24]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][23]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][22]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][21]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][20]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][19]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][18]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][17]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][16]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][15]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][14]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][13]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][12]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][11]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][10]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][9]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][8]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][7]) is unused and will be removed from module registerFile.
WARNING: [Synth 8-3332] Sequential element (Registers_reg[1][6]) is unused and will be removed from module registerFile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 803.898 ; gain = 491.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 803.898 ; gain = 491.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 803.898 ; gain = 491.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    11|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1144 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 803.941 ; gain = 148.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 803.941 ; gain = 491.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 814.594 ; gain = 514.844
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Omar Ganna/AUC/Digital 1/RISCV32I-CPU/RISC_V_CPU/RISC_V_CPU.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 814.594 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 16 22:02:12 2024...
