// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cpu_try_assign_task (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        front_end_to_multiplier_din,
        front_end_to_multiplier_full_n,
        front_end_to_multiplier_write,
        front_end_to_adder_din,
        front_end_to_adder_full_n,
        front_end_to_adder_write,
        ap_ce,
        rs_entry_valid_0,
        rs_entry_r1_stat_0,
        rs_entry_r2_stat_0,
        rs_adders_status_busy_0_i,
        rs_adders_status_busy_0_o,
        rs_adders_status_busy_0_o_ap_vld,
        rs_multipliers_status_busy_0_i,
        rs_multipliers_status_busy_0_o,
        rs_multipliers_status_busy_0_o_ap_vld,
        rs_entry_op_0,
        rs_entry_3_1_0,
        rs_entry_4_1_0,
        rs_entry_valid_1,
        rs_entry_r1_stat_1,
        rs_entry_r2_stat_1,
        rs_entry_op_1,
        rs_entry_3_1_1,
        rs_entry_4_1_1,
        rs_entry_valid_2,
        rs_entry_r1_stat_2,
        rs_entry_r2_stat_2,
        rs_entry_op_2,
        rs_entry_3_1_2,
        rs_entry_4_1_2,
        rs_entry_valid_3,
        rs_entry_r1_stat_3,
        rs_entry_r2_stat_3,
        rs_entry_op_3,
        rs_entry_3_1_3,
        rs_entry_4_1_3,
        rs_entry_valid_4,
        rs_entry_r1_stat_4,
        rs_entry_r2_stat_4,
        rs_entry_op_4,
        rs_entry_3_1_4,
        rs_entry_4_1_4,
        rs_entry_valid_5,
        rs_entry_r1_stat_5,
        rs_entry_r2_stat_5,
        rs_entry_op_5,
        rs_entry_3_1_5,
        rs_entry_4_1_5,
        front_end_to_adder_blk_n,
        front_end_to_multiplier_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [159:0] front_end_to_multiplier_din;
input   front_end_to_multiplier_full_n;
output   front_end_to_multiplier_write;
output  [159:0] front_end_to_adder_din;
input   front_end_to_adder_full_n;
output   front_end_to_adder_write;
input   ap_ce;
input  [0:0] rs_entry_valid_0;
input  [31:0] rs_entry_r1_stat_0;
input  [31:0] rs_entry_r2_stat_0;
input  [0:0] rs_adders_status_busy_0_i;
output  [0:0] rs_adders_status_busy_0_o;
output   rs_adders_status_busy_0_o_ap_vld;
input  [0:0] rs_multipliers_status_busy_0_i;
output  [0:0] rs_multipliers_status_busy_0_o;
output   rs_multipliers_status_busy_0_o_ap_vld;
input  [2:0] rs_entry_op_0;
input  [31:0] rs_entry_3_1_0;
input  [31:0] rs_entry_4_1_0;
input  [0:0] rs_entry_valid_1;
input  [31:0] rs_entry_r1_stat_1;
input  [31:0] rs_entry_r2_stat_1;
input  [2:0] rs_entry_op_1;
input  [31:0] rs_entry_3_1_1;
input  [31:0] rs_entry_4_1_1;
input  [0:0] rs_entry_valid_2;
input  [31:0] rs_entry_r1_stat_2;
input  [31:0] rs_entry_r2_stat_2;
input  [2:0] rs_entry_op_2;
input  [31:0] rs_entry_3_1_2;
input  [31:0] rs_entry_4_1_2;
input  [0:0] rs_entry_valid_3;
input  [31:0] rs_entry_r1_stat_3;
input  [31:0] rs_entry_r2_stat_3;
input  [2:0] rs_entry_op_3;
input  [31:0] rs_entry_3_1_3;
input  [31:0] rs_entry_4_1_3;
input  [0:0] rs_entry_valid_4;
input  [31:0] rs_entry_r1_stat_4;
input  [31:0] rs_entry_r2_stat_4;
input  [2:0] rs_entry_op_4;
input  [31:0] rs_entry_3_1_4;
input  [31:0] rs_entry_4_1_4;
input  [0:0] rs_entry_valid_5;
input  [31:0] rs_entry_r1_stat_5;
input  [31:0] rs_entry_r2_stat_5;
input  [2:0] rs_entry_op_5;
input  [31:0] rs_entry_3_1_5;
input  [31:0] rs_entry_4_1_5;
output   front_end_to_adder_blk_n;
output   front_end_to_multiplier_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[159:0] front_end_to_multiplier_din;
reg front_end_to_multiplier_write;
reg[159:0] front_end_to_adder_din;
reg front_end_to_adder_write;
reg[0:0] rs_adders_status_busy_0_o;
reg rs_adders_status_busy_0_o_ap_vld;
reg[0:0] rs_multipliers_status_busy_0_o;
reg rs_multipliers_status_busy_0_o_ap_vld;
reg front_end_to_adder_blk_n;
reg front_end_to_multiplier_blk_n;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
reg   [0:0] and_ln68_9_reg_1330;
reg   [2:0] rs_entry_op_4_load_reg_1334;
reg   [0:0] rs_multipliers_status_busy_0_loc_3_reg_432;
reg    ap_predicate_op141_write_state6;
reg   [0:0] rs_adders_status_busy_0_loc_3_reg_482;
reg    ap_predicate_op145_write_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] and_ln68_1_reg_1272;
reg   [2:0] rs_entry_op_0_load_reg_1294;
reg   [0:0] rs_adders_status_busy_0_load_reg_1276;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] and_ln68_3_reg_1300;
reg   [2:0] rs_entry_op_1_load_reg_1304;
reg   [0:0] rs_adders_status_busy_0_loc_0_reg_186;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] and_ln68_5_reg_1310;
reg   [2:0] rs_entry_op_2_load_reg_1314;
reg   [0:0] rs_adders_status_busy_0_loc_1_reg_282;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] and_ln68_7_reg_1320;
reg   [2:0] rs_entry_op_3_load_reg_1324;
reg   [0:0] rs_adders_status_busy_0_loc_2_reg_382;
wire    ap_block_pp0_stage5;
reg   [0:0] and_ln68_11_reg_1340;
reg   [2:0] rs_entry_op_5_load_reg_1344;
reg   [0:0] rs_adders_status_busy_0_loc_4_reg_581;
reg   [0:0] rs_multipliers_status_busy_0_load_reg_1285;
reg   [0:0] rs_multipliers_status_busy_0_loc_0_reg_140;
reg   [0:0] rs_multipliers_status_busy_0_loc_1_reg_232;
reg   [0:0] rs_multipliers_status_busy_0_loc_2_reg_332;
reg   [0:0] rs_multipliers_status_busy_0_loc_4_reg_532;
wire   [0:0] and_ln68_1_fu_712_p2;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op177_write_state7;
reg    ap_predicate_op181_write_state7;
reg    ap_block_state7_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] rs_adders_status_busy_0_load_load_fu_718_p1;
wire   [0:0] rs_multipliers_status_busy_0_load_load_fu_722_p1;
wire   [2:0] rs_entry_op_0_load_load_fu_726_p1;
wire   [0:0] and_ln68_3_fu_806_p2;
reg    ap_predicate_op30_write_state2;
reg    ap_predicate_op33_write_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [2:0] rs_entry_op_1_load_load_fu_812_p1;
wire   [0:0] and_ln68_5_fu_904_p2;
reg    ap_predicate_op57_write_state3;
reg    ap_predicate_op61_write_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [2:0] rs_entry_op_2_load_load_fu_910_p1;
wire   [0:0] and_ln68_7_fu_1002_p2;
reg    ap_predicate_op85_write_state4;
reg    ap_predicate_op89_write_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [2:0] rs_entry_op_3_load_load_fu_1008_p1;
wire   [0:0] and_ln68_9_fu_1100_p2;
reg    ap_predicate_op113_write_state5;
reg    ap_predicate_op117_write_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [2:0] rs_entry_op_4_load_load_fu_1106_p1;
wire   [0:0] and_ln68_11_fu_1198_p2;
wire   [2:0] rs_entry_op_5_load_load_fu_1204_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage5_subdone;
wire   [0:0] ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160;
wire   [0:0] ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206;
wire   [0:0] ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257;
wire   [0:0] ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307;
wire   [0:0] ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357;
wire   [0:0] ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407;
wire   [0:0] ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457;
wire   [0:0] ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507;
wire   [0:0] ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557;
wire   [0:0] ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581;
reg   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606;
reg   [0:0] ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12;
wire   [0:0] ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_5_reg_630;
reg   [0:0] ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12;
wire   [0:0] ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_5_reg_653;
wire   [159:0] p_1_fu_738_p6;
reg    ap_block_pp0_stage1_01001;
wire   [159:0] or_ln174_1_fu_837_p2;
reg    ap_block_pp0_stage2_01001;
wire   [159:0] or_ln174_3_fu_935_p2;
reg    ap_block_pp0_stage3_01001;
wire   [159:0] or_ln174_5_fu_1033_p2;
reg    ap_block_pp0_stage4_01001;
wire   [159:0] or_ln174_7_fu_1131_p2;
reg    ap_block_pp0_stage5_01001;
wire   [159:0] or_ln174_9_fu_1241_p2;
reg    ap_block_pp0_stage0_01001;
wire   [159:0] p_s_fu_755_p6;
wire   [159:0] or_ln174_fu_861_p2;
wire   [159:0] or_ln174_2_fu_959_p2;
wire   [159:0] or_ln174_4_fu_1057_p2;
wire   [159:0] or_ln174_6_fu_1155_p2;
wire   [159:0] or_ln174_8_fu_1265_p2;
wire   [0:0] icmp_ln68_1_fu_700_p2;
wire   [0:0] xor_ln68_fu_680_p2;
wire   [0:0] and_ln68_fu_706_p2;
wire   [0:0] icmp_ln68_fu_690_p2;
wire   [1:0] trunc_ln174_fu_752_p1;
wire   [0:0] icmp_ln68_3_fu_794_p2;
wire   [0:0] xor_ln68_1_fu_774_p2;
wire   [0:0] and_ln68_2_fu_800_p2;
wire   [0:0] icmp_ln68_2_fu_784_p2;
wire   [159:0] tmp5_fu_824_p6;
wire   [1:0] trunc_ln174_1_fu_844_p1;
wire   [159:0] tmp7_fu_847_p6;
wire   [0:0] icmp_ln68_5_fu_892_p2;
wire   [0:0] xor_ln68_2_fu_872_p2;
wire   [0:0] and_ln68_4_fu_898_p2;
wire   [0:0] icmp_ln68_4_fu_882_p2;
wire   [159:0] tmp8_fu_922_p6;
wire   [1:0] trunc_ln174_2_fu_942_p1;
wire   [159:0] tmp3_fu_945_p6;
wire   [0:0] icmp_ln68_7_fu_990_p2;
wire   [0:0] xor_ln68_3_fu_970_p2;
wire   [0:0] and_ln68_6_fu_996_p2;
wire   [0:0] icmp_ln68_6_fu_980_p2;
wire   [159:0] tmp6_fu_1020_p6;
wire   [1:0] trunc_ln174_3_fu_1040_p1;
wire   [159:0] tmp4_fu_1043_p6;
wire   [0:0] icmp_ln68_9_fu_1088_p2;
wire   [0:0] xor_ln68_4_fu_1068_p2;
wire   [0:0] and_ln68_8_fu_1094_p2;
wire   [0:0] icmp_ln68_8_fu_1078_p2;
wire   [159:0] tmp_fu_1118_p6;
wire   [1:0] trunc_ln174_4_fu_1138_p1;
wire   [159:0] tmp9_fu_1141_p6;
wire   [0:0] icmp_ln68_11_fu_1186_p2;
wire   [0:0] xor_ln68_5_fu_1166_p2;
wire   [0:0] and_ln68_10_fu_1192_p2;
wire   [0:0] icmp_ln68_10_fu_1176_p2;
wire   [159:0] tmp2_fu_1228_p6;
wire   [1:0] trunc_ln174_5_fu_1248_p1;
wire   [159:0] tmp1_fu_1251_p6;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
reg    ap_condition_1358;
reg    ap_condition_1363;
reg    ap_condition_1368;
reg    ap_condition_1373;
reg    ap_condition_1378;
reg    ap_condition_1383;
reg    ap_condition_1388;
reg    ap_condition_1393;
reg    ap_condition_1398;
reg    ap_condition_1403;
reg    ap_condition_1408;
reg    ap_condition_1413;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206 <= 1'd1;
    end else if ((((1'd0 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd3) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd2) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd1) & (1'd1 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd0) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307 <= 1'd1;
    end else if ((((1'd0 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd3) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd2) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_0_reg_206;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407 <= 1'd1;
    end else if ((((1'd0 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd3) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd2) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_1_reg_307;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507 <= 1'd1;
    end else if ((((1'd0 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd3) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd2) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_2_reg_407;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606 <= 1'd1;
    end else if ((((1'd0 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd3) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd2) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_3_reg_507;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186 <= 1'd1;
    end else if ((((1'd0 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd3) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd2) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd1) & (1'd1 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186 <= rs_adders_status_busy_0_i;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd0) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282 <= 1'd1;
    end else if ((((1'd0 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd3) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd2) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382 <= 1'd1;
    end else if ((((1'd0 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd3) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd2) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482 <= 1'd1;
    end else if ((((1'd0 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd3) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd2) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382;
    end
end

always @ (posedge ap_clk) begin
    if ((~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581 <= 1'd1;
    end else if ((((1'd0 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd3) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd2) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160 <= 1'd1;
    end else if ((((1'd0 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd3) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd2) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd1) & (1'd1 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257 <= 1'd1;
    end else if ((((1'd0 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd0) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd3) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd2) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_0_reg_160;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357 <= 1'd1;
    end else if ((((1'd0 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd3) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd2) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_1_reg_257;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457 <= 1'd1;
    end else if ((((1'd0 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd3) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd2) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_2_reg_357;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557 <= 1'd1;
    end else if ((((1'd0 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd3) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd2) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_3_reg_457;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd0))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140 <= 1'd1;
    end else if ((((1'd0 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd7) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd6) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd0) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (1'd1 == and_ln68_1_fu_712_p2) & (rs_adders_status_busy_0_load_load_fu_718_p1 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | (~(rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd3) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd2) & ~(rs_entry_op_0_load_load_fu_726_p1 == 3'd1) & (1'd1 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd5) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)) | ((1'd1 == and_ln68_1_fu_712_p2) & (rs_entry_op_0_load_load_fu_726_p1 == 3'd4) & (rs_multipliers_status_busy_0_load_load_fu_722_p1 == 1'd1)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140 <= rs_multipliers_status_busy_0_i;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd0) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232 <= 1'd1;
    end else if ((((1'd0 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd0) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd7) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd6) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd0) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 == 1'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | (~(rs_entry_op_1_load_load_fu_812_p1 == 3'd5) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd4) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd3) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd2) & ~(rs_entry_op_1_load_load_fu_812_p1 == 3'd1) & (1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd5)) | ((1'd1 == and_ln68_3_fu_806_p2) & (ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 == 1'd1) & (rs_entry_op_1_load_load_fu_812_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332 <= 1'd1;
    end else if ((((1'd0 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd0) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd7) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd6) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd0) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | (~(rs_entry_op_2_load_load_fu_910_p1 == 3'd5) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd4) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd3) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd2) & ~(rs_entry_op_2_load_load_fu_910_p1 == 3'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 == 1'd1) & (1'd1 == and_ln68_5_fu_904_p2) & (rs_entry_op_2_load_load_fu_910_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432 <= 1'd1;
    end else if ((((1'd0 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd0) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd7) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd6) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd0) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | (~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd5) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd4) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd3) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd2) & ~(rs_entry_op_3_load_load_fu_1008_p1 == 3'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 == 1'd1) & (1'd1 == and_ln68_7_fu_1002_p2) & (rs_entry_op_3_load_load_fu_1008_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532 <= 1'd1;
    end else if ((((1'd0 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd0) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd7) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd6) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd0) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | (~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd5) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd4) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd3) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd2) & ~(rs_entry_op_4_load_load_fu_1106_p1 == 3'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 == 1'd1) & (1'd1 == and_ln68_9_fu_1100_p2) & (rs_entry_op_4_load_load_fu_1106_p1 == 3'd4)))))) begin
        ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        and_ln68_11_reg_1340 <= and_ln68_11_fu_1198_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        and_ln68_1_reg_1272 <= and_ln68_1_fu_712_p2;
        rs_adders_status_busy_0_load_reg_1276 <= rs_adders_status_busy_0_i;
        rs_multipliers_status_busy_0_load_reg_1285 <= rs_multipliers_status_busy_0_i;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        and_ln68_3_reg_1300 <= and_ln68_3_fu_806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce))) begin
        and_ln68_5_reg_1310 <= and_ln68_5_fu_904_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce))) begin
        and_ln68_7_reg_1320 <= and_ln68_7_fu_1002_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        and_ln68_9_reg_1330 <= and_ln68_9_fu_1100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        rs_adders_status_busy_0_loc_0_reg_186 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186;
        rs_multipliers_status_busy_0_loc_0_reg_140 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce))) begin
        rs_adders_status_busy_0_loc_1_reg_282 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282;
        rs_multipliers_status_busy_0_loc_1_reg_232 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce))) begin
        rs_adders_status_busy_0_loc_2_reg_382 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382;
        rs_multipliers_status_busy_0_loc_2_reg_332 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        rs_adders_status_busy_0_loc_3_reg_482 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482;
        rs_multipliers_status_busy_0_loc_3_reg_432 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        rs_adders_status_busy_0_loc_4_reg_581 <= ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581;
        rs_multipliers_status_busy_0_loc_4_reg_532 <= ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln68_1_fu_712_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce))) begin
        rs_entry_op_0_load_reg_1294 <= rs_entry_op_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln68_3_fu_806_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce))) begin
        rs_entry_op_1_load_reg_1304 <= rs_entry_op_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln68_5_fu_904_p2) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce))) begin
        rs_entry_op_2_load_reg_1314 <= rs_entry_op_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln68_7_fu_1002_p2) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce))) begin
        rs_entry_op_3_load_reg_1324 <= rs_entry_op_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln68_9_fu_1100_p2) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce))) begin
        rs_entry_op_4_load_reg_1334 <= rs_entry_op_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln68_11_fu_1198_p2) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        rs_entry_op_5_load_reg_1344 <= rs_entry_op_5;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd7) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd6) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd0) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd5) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 == 1'd0) & (1'd1 == and_ln68_11_fu_1198_p2))) begin
        ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 = 1'd1;
    end else if (((1'd0 == and_ln68_11_fu_1198_p2) | (~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd7) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd6) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd0) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd5) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 == 1'd1) & (1'd1 == and_ln68_11_fu_1198_p2)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd0) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd0) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd4)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd1) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd1) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd4)) | (~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd5) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd4) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd3) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd2) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd1) & (1'd1 == and_ln68_11_fu_1198_p2)))) begin
        ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 = ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_4_reg_606;
    end else begin
        ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 = ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_5_reg_653;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd0) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd0) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd4)))) begin
        ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 = 1'd1;
    end else if (((1'd0 == and_ln68_11_fu_1198_p2) | (~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd7) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd6) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd0) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd5) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 == 1'd0) & (1'd1 == and_ln68_11_fu_1198_p2)) | (~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd7) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd6) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd0) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd5) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd4) & (ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 == 1'd1) & (1'd1 == and_ln68_11_fu_1198_p2)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd1) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd5)) | ((ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 == 1'd1) & (1'd1 == and_ln68_11_fu_1198_p2) & (rs_entry_op_5_load_load_fu_1204_p1 == 3'd4)) | (~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd5) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd4) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd3) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd2) & ~(rs_entry_op_5_load_load_fu_1204_p1 == 3'd1) & (1'd1 == and_ln68_11_fu_1198_p2)))) begin
        ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 = ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_4_reg_557;
    end else begin
        ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 = ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_5_reg_630;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op145_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(rs_entry_op_5_load_reg_1344 == 3'd7) & ~(rs_entry_op_5_load_reg_1344 == 3'd6) & ~(rs_entry_op_5_load_reg_1344 == 3'd0) & ~(rs_entry_op_5_load_reg_1344 == 3'd5) & ~(rs_entry_op_5_load_reg_1344 == 3'd4) & (1'd1 == and_ln68_11_reg_1340) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rs_adders_status_busy_0_loc_4_reg_581 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(rs_entry_op_3_load_reg_1324 == 3'd7) & ~(rs_entry_op_3_load_reg_1324 == 3'd6) & ~(rs_entry_op_3_load_reg_1324 == 3'd0) & ~(rs_entry_op_3_load_reg_1324 == 3'd5) & ~(rs_entry_op_3_load_reg_1324 == 3'd4) & (1'd1 == and_ln68_7_reg_1320) & (1'b0 == ap_block_pp0_stage4) & (rs_adders_status_busy_0_loc_2_reg_382 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(rs_entry_op_2_load_reg_1314 == 3'd7) & ~(rs_entry_op_2_load_reg_1314 == 3'd6) & ~(rs_entry_op_2_load_reg_1314 == 3'd0) & ~(rs_entry_op_2_load_reg_1314 == 3'd5) & ~(rs_entry_op_2_load_reg_1314 == 3'd4) & (1'd1 == and_ln68_5_reg_1310) & (1'b0 == ap_block_pp0_stage3) & (rs_adders_status_busy_0_loc_1_reg_282 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(rs_entry_op_1_load_reg_1304 == 3'd7) & ~(rs_entry_op_1_load_reg_1304 == 3'd6) & ~(rs_entry_op_1_load_reg_1304 == 3'd0) & ~(rs_entry_op_1_load_reg_1304 == 3'd5) & ~(rs_entry_op_1_load_reg_1304 == 3'd4) & (1'd1 == and_ln68_3_reg_1300) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (rs_adders_status_busy_0_loc_0_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(rs_entry_op_0_load_reg_1294 == 3'd7) & ~(rs_entry_op_0_load_reg_1294 == 3'd6) & ~(rs_entry_op_0_load_reg_1294 == 3'd0) & ~(rs_entry_op_0_load_reg_1294 == 3'd5) & ~(rs_entry_op_0_load_reg_1294 == 3'd4) & (1'd1 == and_ln68_1_reg_1272) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rs_adders_status_busy_0_load_reg_1276 == 1'd0)))) begin
        front_end_to_adder_blk_n = front_end_to_adder_full_n;
    end else begin
        front_end_to_adder_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_1383)) begin
            front_end_to_adder_din = or_ln174_8_fu_1265_p2;
        end else if ((1'b1 == ap_condition_1378)) begin
            front_end_to_adder_din = or_ln174_6_fu_1155_p2;
        end else if ((1'b1 == ap_condition_1373)) begin
            front_end_to_adder_din = or_ln174_4_fu_1057_p2;
        end else if ((1'b1 == ap_condition_1368)) begin
            front_end_to_adder_din = or_ln174_2_fu_959_p2;
        end else if ((1'b1 == ap_condition_1363)) begin
            front_end_to_adder_din = or_ln174_fu_861_p2;
        end else if ((1'b1 == ap_condition_1358)) begin
            front_end_to_adder_din = p_s_fu_755_p6;
        end else begin
            front_end_to_adder_din = 'bx;
        end
    end else begin
        front_end_to_adder_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op145_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((ap_predicate_op117_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((ap_predicate_op89_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((ap_predicate_op61_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((ap_predicate_op33_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((ap_predicate_op181_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)))) begin
        front_end_to_adder_write = 1'b1;
    end else begin
        front_end_to_adder_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op141_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == and_ln68_11_reg_1340) & (rs_multipliers_status_busy_0_loc_4_reg_532 == 1'd0) & (rs_entry_op_5_load_reg_1344 == 3'd5)) | ((1'd1 == and_ln68_11_reg_1340) & (rs_multipliers_status_busy_0_loc_4_reg_532 == 1'd0) & (rs_entry_op_5_load_reg_1344 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (((1'd1 == and_ln68_7_reg_1320) & (rs_multipliers_status_busy_0_loc_2_reg_332 == 1'd0) & (rs_entry_op_3_load_reg_1324 == 3'd5)) | ((1'd1 == and_ln68_7_reg_1320) & (rs_multipliers_status_busy_0_loc_2_reg_332 == 1'd0) & (rs_entry_op_3_load_reg_1324 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (((1'd1 == and_ln68_5_reg_1310) & (rs_multipliers_status_busy_0_loc_1_reg_232 == 1'd0) & (rs_entry_op_2_load_reg_1314 == 3'd5)) | ((1'd1 == and_ln68_5_reg_1310) & (rs_multipliers_status_busy_0_loc_1_reg_232 == 1'd0) & (rs_entry_op_2_load_reg_1314 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (((1'd1 == and_ln68_3_reg_1300) & (rs_multipliers_status_busy_0_loc_0_reg_140 == 1'd0) & (rs_entry_op_1_load_reg_1304 == 3'd5)) | ((1'd1 == and_ln68_3_reg_1300) & (rs_multipliers_status_busy_0_loc_0_reg_140 == 1'd0) & (rs_entry_op_1_load_reg_1304 == 3'd4)))) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((1'd1 == and_ln68_1_reg_1272) & (rs_multipliers_status_busy_0_load_reg_1285 == 1'd0) & (rs_entry_op_0_load_reg_1294 == 3'd5)) | ((1'd1 == and_ln68_1_reg_1272) & (rs_multipliers_status_busy_0_load_reg_1285 == 1'd0) & (rs_entry_op_0_load_reg_1294 == 3'd4)))))) begin
        front_end_to_multiplier_blk_n = front_end_to_multiplier_full_n;
    end else begin
        front_end_to_multiplier_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_1413)) begin
            front_end_to_multiplier_din = or_ln174_9_fu_1241_p2;
        end else if ((1'b1 == ap_condition_1408)) begin
            front_end_to_multiplier_din = or_ln174_7_fu_1131_p2;
        end else if ((1'b1 == ap_condition_1403)) begin
            front_end_to_multiplier_din = or_ln174_5_fu_1033_p2;
        end else if ((1'b1 == ap_condition_1398)) begin
            front_end_to_multiplier_din = or_ln174_3_fu_935_p2;
        end else if ((1'b1 == ap_condition_1393)) begin
            front_end_to_multiplier_din = or_ln174_1_fu_837_p2;
        end else if ((1'b1 == ap_condition_1388)) begin
            front_end_to_multiplier_din = p_1_fu_738_p6;
        end else begin
            front_end_to_multiplier_din = 'bx;
        end
    end else begin
        front_end_to_multiplier_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op141_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce)) | ((ap_predicate_op113_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce)) | ((ap_predicate_op85_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce)) | ((ap_predicate_op57_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce)) | ((ap_predicate_op30_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce)) | ((ap_predicate_op177_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce)))) begin
        front_end_to_multiplier_write = 1'b1;
    end else begin
        front_end_to_multiplier_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 == 1'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        rs_adders_status_busy_0_o = 1'd1;
    end else begin
        rs_adders_status_busy_0_o = rs_adders_status_busy_0_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_rs_adders_status_busy_0_flag_5_phi_fu_656_p12 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        rs_adders_status_busy_0_o_ap_vld = 1'b1;
    end else begin
        rs_adders_status_busy_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 == 1'd1) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        rs_multipliers_status_busy_0_o = 1'd1;
    end else begin
        rs_multipliers_status_busy_0_o = rs_multipliers_status_busy_0_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_rs_multipliers_status_busy_0_flag_5_phi_fu_633_p12 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce))) begin
        rs_multipliers_status_busy_0_o_ap_vld = 1'b1;
    end else begin
        rs_multipliers_status_busy_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln68_10_fu_1192_p2 = (xor_ln68_5_fu_1166_p2 & icmp_ln68_11_fu_1186_p2);

assign and_ln68_11_fu_1198_p2 = (icmp_ln68_10_fu_1176_p2 & and_ln68_10_fu_1192_p2);

assign and_ln68_1_fu_712_p2 = (icmp_ln68_fu_690_p2 & and_ln68_fu_706_p2);

assign and_ln68_2_fu_800_p2 = (xor_ln68_1_fu_774_p2 & icmp_ln68_3_fu_794_p2);

assign and_ln68_3_fu_806_p2 = (icmp_ln68_2_fu_784_p2 & and_ln68_2_fu_800_p2);

assign and_ln68_4_fu_898_p2 = (xor_ln68_2_fu_872_p2 & icmp_ln68_5_fu_892_p2);

assign and_ln68_5_fu_904_p2 = (icmp_ln68_4_fu_882_p2 & and_ln68_4_fu_898_p2);

assign and_ln68_6_fu_996_p2 = (xor_ln68_3_fu_970_p2 & icmp_ln68_7_fu_990_p2);

assign and_ln68_7_fu_1002_p2 = (icmp_ln68_6_fu_980_p2 & and_ln68_6_fu_996_p2);

assign and_ln68_8_fu_1094_p2 = (xor_ln68_4_fu_1068_p2 & icmp_ln68_9_fu_1088_p2);

assign and_ln68_9_fu_1100_p2 = (icmp_ln68_8_fu_1078_p2 & and_ln68_8_fu_1094_p2);

assign and_ln68_fu_706_p2 = (xor_ln68_fu_680_p2 & icmp_ln68_1_fu_700_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op181_write_state7 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op177_write_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op181_write_state7 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op177_write_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op181_write_state7 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op177_write_state7 == 1'b1)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op33_write_state2 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op30_write_state2 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op33_write_state2 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op30_write_state2 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op33_write_state2 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op30_write_state2 == 1'b1)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op61_write_state3 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op61_write_state3 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op61_write_state3 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1)))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op89_write_state4 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op85_write_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op89_write_state4 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op85_write_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op89_write_state4 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op85_write_state4 == 1'b1)))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op117_write_state5 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op117_write_state5 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op117_write_state5 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1)))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op145_write_state6 == 1'b1) & (front_end_to_adder_full_n == 1'b0)) | ((ap_predicate_op141_write_state6 == 1'b1) & (front_end_to_multiplier_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op145_write_state6 == 1'b1) & (front_end_to_adder_full_n == 1'b0)) | ((ap_predicate_op141_write_state6 == 1'b1) & (front_end_to_multiplier_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op145_write_state6 == 1'b1) & (front_end_to_adder_full_n == 1'b0)) | ((ap_predicate_op141_write_state6 == 1'b1) & (front_end_to_multiplier_full_n == 1'b0)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op33_write_state2 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op30_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op61_write_state3 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op57_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op89_write_state4 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op85_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op117_write_state5 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op113_write_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((ap_predicate_op145_write_state6 == 1'b1) & (front_end_to_adder_full_n == 1'b0)) | ((ap_predicate_op141_write_state6 == 1'b1) & (front_end_to_multiplier_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter1 = (((front_end_to_adder_full_n == 1'b0) & (ap_predicate_op181_write_state7 == 1'b1)) | ((front_end_to_multiplier_full_n == 1'b0) & (ap_predicate_op177_write_state7 == 1'b1)));
end

always @ (*) begin
    ap_condition_1358 = ((ap_predicate_op33_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1363 = ((ap_predicate_op61_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1368 = ((ap_predicate_op89_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_1373 = ((ap_predicate_op117_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1378 = ((ap_predicate_op145_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1383 = ((ap_predicate_op181_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1388 = ((ap_predicate_op30_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1393 = ((ap_predicate_op57_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1398 = ((ap_predicate_op85_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_1403 = ((ap_predicate_op113_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1408 = ((ap_predicate_op141_write_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1413 = ((ap_predicate_op177_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_rs_adders_status_busy_0_loc_0_phi_fu_190_p12 = ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_0_reg_186;

assign ap_phi_mux_rs_adders_status_busy_0_loc_1_phi_fu_286_p12 = ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_1_reg_282;

assign ap_phi_mux_rs_adders_status_busy_0_loc_2_phi_fu_386_p12 = ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_2_reg_382;

assign ap_phi_mux_rs_adders_status_busy_0_loc_3_phi_fu_486_p12 = ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_3_reg_482;

assign ap_phi_mux_rs_adders_status_busy_0_loc_4_phi_fu_585_p12 = ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_loc_4_reg_581;

assign ap_phi_mux_rs_multipliers_status_busy_0_loc_0_phi_fu_144_p12 = ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_0_reg_140;

assign ap_phi_mux_rs_multipliers_status_busy_0_loc_1_phi_fu_236_p12 = ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_1_reg_232;

assign ap_phi_mux_rs_multipliers_status_busy_0_loc_2_phi_fu_336_p12 = ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_2_reg_332;

assign ap_phi_mux_rs_multipliers_status_busy_0_loc_3_phi_fu_436_p12 = ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_3_reg_432;

assign ap_phi_mux_rs_multipliers_status_busy_0_loc_4_phi_fu_536_p12 = ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_loc_4_reg_532;

assign ap_phi_reg_pp0_iter0_rs_adders_status_busy_0_flag_5_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter0_rs_multipliers_status_busy_0_flag_5_reg_630 = 'bx;

always @ (*) begin
    ap_predicate_op113_write_state5 = (((1'd1 == and_ln68_7_reg_1320) & (rs_multipliers_status_busy_0_loc_2_reg_332 == 1'd0) & (rs_entry_op_3_load_reg_1324 == 3'd5)) | ((1'd1 == and_ln68_7_reg_1320) & (rs_multipliers_status_busy_0_loc_2_reg_332 == 1'd0) & (rs_entry_op_3_load_reg_1324 == 3'd4)));
end

always @ (*) begin
    ap_predicate_op117_write_state5 = (~(rs_entry_op_3_load_reg_1324 == 3'd7) & ~(rs_entry_op_3_load_reg_1324 == 3'd6) & ~(rs_entry_op_3_load_reg_1324 == 3'd0) & ~(rs_entry_op_3_load_reg_1324 == 3'd5) & ~(rs_entry_op_3_load_reg_1324 == 3'd4) & (1'd1 == and_ln68_7_reg_1320) & (rs_adders_status_busy_0_loc_2_reg_382 == 1'd0));
end

always @ (*) begin
    ap_predicate_op141_write_state6 = (((rs_multipliers_status_busy_0_loc_3_reg_432 == 1'd0) & (rs_entry_op_4_load_reg_1334 == 3'd4) & (1'd1 == and_ln68_9_reg_1330)) | ((rs_multipliers_status_busy_0_loc_3_reg_432 == 1'd0) & (rs_entry_op_4_load_reg_1334 == 3'd5) & (1'd1 == and_ln68_9_reg_1330)));
end

always @ (*) begin
    ap_predicate_op145_write_state6 = (~(rs_entry_op_4_load_reg_1334 == 3'd7) & ~(rs_entry_op_4_load_reg_1334 == 3'd6) & ~(rs_entry_op_4_load_reg_1334 == 3'd0) & ~(rs_entry_op_4_load_reg_1334 == 3'd4) & ~(rs_entry_op_4_load_reg_1334 == 3'd5) & (rs_adders_status_busy_0_loc_3_reg_482 == 1'd0) & (1'd1 == and_ln68_9_reg_1330));
end

always @ (*) begin
    ap_predicate_op177_write_state7 = (((1'd1 == and_ln68_11_reg_1340) & (rs_multipliers_status_busy_0_loc_4_reg_532 == 1'd0) & (rs_entry_op_5_load_reg_1344 == 3'd5)) | ((1'd1 == and_ln68_11_reg_1340) & (rs_multipliers_status_busy_0_loc_4_reg_532 == 1'd0) & (rs_entry_op_5_load_reg_1344 == 3'd4)));
end

always @ (*) begin
    ap_predicate_op181_write_state7 = (~(rs_entry_op_5_load_reg_1344 == 3'd7) & ~(rs_entry_op_5_load_reg_1344 == 3'd6) & ~(rs_entry_op_5_load_reg_1344 == 3'd0) & ~(rs_entry_op_5_load_reg_1344 == 3'd5) & ~(rs_entry_op_5_load_reg_1344 == 3'd4) & (1'd1 == and_ln68_11_reg_1340) & (rs_adders_status_busy_0_loc_4_reg_581 == 1'd0));
end

always @ (*) begin
    ap_predicate_op30_write_state2 = (((1'd1 == and_ln68_1_reg_1272) & (rs_multipliers_status_busy_0_load_reg_1285 == 1'd0) & (rs_entry_op_0_load_reg_1294 == 3'd5)) | ((1'd1 == and_ln68_1_reg_1272) & (rs_multipliers_status_busy_0_load_reg_1285 == 1'd0) & (rs_entry_op_0_load_reg_1294 == 3'd4)));
end

always @ (*) begin
    ap_predicate_op33_write_state2 = (~(rs_entry_op_0_load_reg_1294 == 3'd7) & ~(rs_entry_op_0_load_reg_1294 == 3'd6) & ~(rs_entry_op_0_load_reg_1294 == 3'd0) & ~(rs_entry_op_0_load_reg_1294 == 3'd5) & ~(rs_entry_op_0_load_reg_1294 == 3'd4) & (1'd1 == and_ln68_1_reg_1272) & (rs_adders_status_busy_0_load_reg_1276 == 1'd0));
end

always @ (*) begin
    ap_predicate_op57_write_state3 = (((1'd1 == and_ln68_3_reg_1300) & (rs_multipliers_status_busy_0_loc_0_reg_140 == 1'd0) & (rs_entry_op_1_load_reg_1304 == 3'd5)) | ((1'd1 == and_ln68_3_reg_1300) & (rs_multipliers_status_busy_0_loc_0_reg_140 == 1'd0) & (rs_entry_op_1_load_reg_1304 == 3'd4)));
end

always @ (*) begin
    ap_predicate_op61_write_state3 = (~(rs_entry_op_1_load_reg_1304 == 3'd7) & ~(rs_entry_op_1_load_reg_1304 == 3'd6) & ~(rs_entry_op_1_load_reg_1304 == 3'd0) & ~(rs_entry_op_1_load_reg_1304 == 3'd5) & ~(rs_entry_op_1_load_reg_1304 == 3'd4) & (1'd1 == and_ln68_3_reg_1300) & (rs_adders_status_busy_0_loc_0_reg_186 == 1'd0));
end

always @ (*) begin
    ap_predicate_op85_write_state4 = (((1'd1 == and_ln68_5_reg_1310) & (rs_multipliers_status_busy_0_loc_1_reg_232 == 1'd0) & (rs_entry_op_2_load_reg_1314 == 3'd5)) | ((1'd1 == and_ln68_5_reg_1310) & (rs_multipliers_status_busy_0_loc_1_reg_232 == 1'd0) & (rs_entry_op_2_load_reg_1314 == 3'd4)));
end

always @ (*) begin
    ap_predicate_op89_write_state4 = (~(rs_entry_op_2_load_reg_1314 == 3'd7) & ~(rs_entry_op_2_load_reg_1314 == 3'd6) & ~(rs_entry_op_2_load_reg_1314 == 3'd0) & ~(rs_entry_op_2_load_reg_1314 == 3'd5) & ~(rs_entry_op_2_load_reg_1314 == 3'd4) & (1'd1 == and_ln68_5_reg_1310) & (rs_adders_status_busy_0_loc_1_reg_282 == 1'd0));
end

assign icmp_ln68_10_fu_1176_p2 = ((rs_entry_r1_stat_5 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_11_fu_1186_p2 = ((rs_entry_r2_stat_5 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_1_fu_700_p2 = ((rs_entry_r2_stat_0 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_2_fu_784_p2 = ((rs_entry_r1_stat_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_3_fu_794_p2 = ((rs_entry_r2_stat_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_4_fu_882_p2 = ((rs_entry_r1_stat_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_5_fu_892_p2 = ((rs_entry_r2_stat_2 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_6_fu_980_p2 = ((rs_entry_r1_stat_3 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_7_fu_990_p2 = ((rs_entry_r2_stat_3 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_8_fu_1078_p2 = ((rs_entry_r1_stat_4 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_9_fu_1088_p2 = ((rs_entry_r2_stat_4 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_690_p2 = ((rs_entry_r1_stat_0 == 32'd1) ? 1'b1 : 1'b0);

assign or_ln174_1_fu_837_p2 = (tmp5_fu_824_p6 | 160'd4294967296);

assign or_ln174_2_fu_959_p2 = (tmp3_fu_945_p6 | 160'd8589934592);

assign or_ln174_3_fu_935_p2 = (tmp8_fu_922_p6 | 160'd8589934592);

assign or_ln174_4_fu_1057_p2 = (tmp4_fu_1043_p6 | 160'd12884901888);

assign or_ln174_5_fu_1033_p2 = (tmp6_fu_1020_p6 | 160'd12884901888);

assign or_ln174_6_fu_1155_p2 = (tmp9_fu_1141_p6 | 160'd17179869184);

assign or_ln174_7_fu_1131_p2 = (tmp_fu_1118_p6 | 160'd17179869184);

assign or_ln174_8_fu_1265_p2 = (tmp1_fu_1251_p6 | 160'd21474836480);

assign or_ln174_9_fu_1241_p2 = (tmp2_fu_1228_p6 | 160'd21474836480);

assign or_ln174_fu_861_p2 = (tmp7_fu_847_p6 | 160'd4294967296);

assign p_1_fu_738_p6 = {{{{{rs_entry_4_1_0}, {rs_entry_3_1_0}}, {29'd0}}, {rs_entry_op_0_load_reg_1294}}, {64'd0}};

assign p_s_fu_755_p6 = {{{{{rs_entry_4_1_0}, {rs_entry_3_1_0}}, {30'd0}}, {trunc_ln174_fu_752_p1}}, {64'd0}};

assign rs_adders_status_busy_0_load_load_fu_718_p1 = rs_adders_status_busy_0_i;

assign rs_entry_op_0_load_load_fu_726_p1 = rs_entry_op_0;

assign rs_entry_op_1_load_load_fu_812_p1 = rs_entry_op_1;

assign rs_entry_op_2_load_load_fu_910_p1 = rs_entry_op_2;

assign rs_entry_op_3_load_load_fu_1008_p1 = rs_entry_op_3;

assign rs_entry_op_4_load_load_fu_1106_p1 = rs_entry_op_4;

assign rs_entry_op_5_load_load_fu_1204_p1 = rs_entry_op_5;

assign rs_multipliers_status_busy_0_load_load_fu_722_p1 = rs_multipliers_status_busy_0_i;

assign tmp1_fu_1251_p6 = {{{{{rs_entry_4_1_5}, {rs_entry_3_1_5}}, {30'd0}}, {trunc_ln174_5_fu_1248_p1}}, {64'd0}};

assign tmp2_fu_1228_p6 = {{{{{rs_entry_4_1_5}, {rs_entry_3_1_5}}, {29'd0}}, {rs_entry_op_5_load_reg_1344}}, {64'd0}};

assign tmp3_fu_945_p6 = {{{{{rs_entry_4_1_2}, {rs_entry_3_1_2}}, {30'd0}}, {trunc_ln174_2_fu_942_p1}}, {64'd0}};

assign tmp4_fu_1043_p6 = {{{{{rs_entry_4_1_3}, {rs_entry_3_1_3}}, {30'd0}}, {trunc_ln174_3_fu_1040_p1}}, {64'd0}};

assign tmp5_fu_824_p6 = {{{{{rs_entry_4_1_1}, {rs_entry_3_1_1}}, {29'd0}}, {rs_entry_op_1_load_reg_1304}}, {64'd0}};

assign tmp6_fu_1020_p6 = {{{{{rs_entry_4_1_3}, {rs_entry_3_1_3}}, {29'd0}}, {rs_entry_op_3_load_reg_1324}}, {64'd0}};

assign tmp7_fu_847_p6 = {{{{{rs_entry_4_1_1}, {rs_entry_3_1_1}}, {30'd0}}, {trunc_ln174_1_fu_844_p1}}, {64'd0}};

assign tmp8_fu_922_p6 = {{{{{rs_entry_4_1_2}, {rs_entry_3_1_2}}, {29'd0}}, {rs_entry_op_2_load_reg_1314}}, {64'd0}};

assign tmp9_fu_1141_p6 = {{{{{rs_entry_4_1_4}, {rs_entry_3_1_4}}, {30'd0}}, {trunc_ln174_4_fu_1138_p1}}, {64'd0}};

assign tmp_fu_1118_p6 = {{{{{rs_entry_4_1_4}, {rs_entry_3_1_4}}, {29'd0}}, {rs_entry_op_4_load_reg_1334}}, {64'd0}};

assign trunc_ln174_1_fu_844_p1 = rs_entry_op_1_load_reg_1304[1:0];

assign trunc_ln174_2_fu_942_p1 = rs_entry_op_2_load_reg_1314[1:0];

assign trunc_ln174_3_fu_1040_p1 = rs_entry_op_3_load_reg_1324[1:0];

assign trunc_ln174_4_fu_1138_p1 = rs_entry_op_4_load_reg_1334[1:0];

assign trunc_ln174_5_fu_1248_p1 = rs_entry_op_5_load_reg_1344[1:0];

assign trunc_ln174_fu_752_p1 = rs_entry_op_0_load_reg_1294[1:0];

assign xor_ln68_1_fu_774_p2 = (rs_entry_valid_1 ^ 1'd1);

assign xor_ln68_2_fu_872_p2 = (rs_entry_valid_2 ^ 1'd1);

assign xor_ln68_3_fu_970_p2 = (rs_entry_valid_3 ^ 1'd1);

assign xor_ln68_4_fu_1068_p2 = (rs_entry_valid_4 ^ 1'd1);

assign xor_ln68_5_fu_1166_p2 = (rs_entry_valid_5 ^ 1'd1);

assign xor_ln68_fu_680_p2 = (rs_entry_valid_0 ^ 1'd1);

endmodule //cpu_try_assign_task
