# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz" \
"../../../../smart_password_lock.gen/sources_1/ip/buffer_RAM_12x131072/sim/buffer_RAM_12x131072.v" \
"../../../../smart_password_lock.gen/sources_1/ip/clock_PLL_100_50_25MHz/clock_PLL_100_50_25MHz_sim_netlist.v" \
"../../../../smart_password_lock.srcs/sources_1/new/camera_vga_display_top.v" \
"../../../../smart_password_lock.srcs/sources_1/new/ov7670_read.v" \
"../../../../smart_password_lock.srcs/sources_1/new/ov7670_setup.v" \
"../../../../smart_password_lock.srcs/sources_1/new/ov7670_setup_module_top.v" \
"../../../../smart_password_lock.srcs/sources_1/new/ov7670_setup_rom.v" \
"../../../../smart_password_lock.srcs/sources_1/new/sccb_communication.v" \
"../../../../smart_password_lock.srcs/sources_1/new/system_control_fsm.v" \
"../../../../smart_password_lock.srcs/sources_1/new/vga_control.v" \
"../../../../smart_password_lock.srcs/sim_1/new/ovga_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
