--- a/arch/arm/dts/stm32mp15-ddr3-2x4Gb-1066-binG.dtsi	2022-07-18 17:39:27.808912000 +0200
+++ b/arch/arm/dts/stm32mp15-ddr3-2x4Gb-1066-binG.dtsi	2022-07-18 17:51:04.516872264 +0200
@@ -1,25 +1,20 @@
-// SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
 /*
- * Copyright (C) 2018, STMicroelectronics - All Rights Reserved
- */
-
-/*
- * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs
  * DDR type: DDR3 / DDR3L
- * DDR width: 32bits
- * DDR density: 8Gb
- * System frequency: 533000Khz
+ * DDR width: 16bits
+ * DDR density: 4Gb
+ * System frequency: 528000kHz
  * Relaxed Timing Mode: false
  * Address mapping type: RBC
- *
- * Save Date: 2020.02.20, save Time: 18:49:33
  */
+
 #define DDR_MEM_COMPATIBLE ddr3-1066-888-bin-g-2x4gb-533mhz
-#define DDR_MEM_NAME	"DDR3-DDR3L 32bits 533000kHz"
+#define DDR_MEM_NAME	"DDR3-DDR3L 16bits 533000kHz"
 #define DDR_MEM_SPEED	533000
-#define DDR_MEM_SIZE	0x40000000
+#define DDR_MEM_SIZE	0x20000000 /* 512 MB */
+
+/*#define DDR_PHY_CAL_SKIP*/
 
-#define DDR_MSTR 0x00040401
+#define DDR_MSTR 0x00041401
 #define DDR_MRCTRL0 0x00000010
 #define DDR_MRCTRL1 0x00000000
 #define DDR_DERATEEN 0x00000000
@@ -73,12 +68,12 @@
 #define DDR_PCFGQOS1_1 0x00800040
 #define DDR_PCFGWQOS0_1 0x01100C03
 #define DDR_PCFGWQOS1_1 0x01000200
-#define DDR_ADDRMAP1 0x00080808
+#define DDR_ADDRMAP1 0x00070707
 #define DDR_ADDRMAP2 0x00000000
-#define DDR_ADDRMAP3 0x00000000
+#define DDR_ADDRMAP3 0x1F000000
 #define DDR_ADDRMAP4 0x00001F1F
-#define DDR_ADDRMAP5 0x07070707
-#define DDR_ADDRMAP6 0x0F070707
+#define DDR_ADDRMAP5 0x06060606
+#define DDR_ADDRMAP6 0x0F060606
 #define DDR_ADDRMAP9 0x00000000
 #define DDR_ADDRMAP10 0x00000000
 #define DDR_ADDRMAP11 0x00000000
@@ -107,13 +102,14 @@
 #define DDR_DX1DLLCR 0x40000000
 #define DDR_DX1DQTR 0xFFFFFFFF
 #define DDR_DX1DQSTR 0x3DB02000
-#define DDR_DX2GCR 0x0000CE81
+#define DDR_DX2GCR 0x0000CE80
 #define DDR_DX2DLLCR 0x40000000
 #define DDR_DX2DQTR 0xFFFFFFFF
 #define DDR_DX2DQSTR 0x3DB02000
-#define DDR_DX3GCR 0x0000CE81
+#define DDR_DX3GCR 0x0000CE80
 #define DDR_DX3DLLCR 0x40000000
 #define DDR_DX3DQTR 0xFFFFFFFF
 #define DDR_DX3DQSTR 0x3DB02000
 
 #include "stm32mp15-ddr.dtsi"
+
