$date
	Sat Oct 28 11:39:35 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_WIDTH_CHAN_TB $end
$var wire 3 ! out [2:0] $end
$var reg 24 " in_bus [23:0] $end
$var reg 4 # sel [3:0] $end
$scope module MY_MUX_WIDTH_CHAN $end
$var wire 24 $ in_bus [23:0] $end
$var wire 3 % out [2:0] $end
$var wire 4 & sel [3:0] $end
$scope begin array_assignments[0] $end
$upscope $end
$scope begin array_assignments[1] $end
$upscope $end
$scope begin array_assignments[2] $end
$upscope $end
$scope begin array_assignments[3] $end
$upscope $end
$scope begin array_assignments[4] $end
$upscope $end
$scope begin array_assignments[5] $end
$upscope $end
$scope begin array_assignments[6] $end
$upscope $end
$scope begin array_assignments[7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 &
b0 %
b101 $
b10 #
b101 "
b0 !
$end
#1
b101000 "
b101000 $
#2
b101 !
b101 %
b101000000 "
b101000000 $
#3
b0 !
b0 %
b101000000000 "
b101000000000 $
#4
b101 !
b101 %
b0 #
b0 &
b101 "
b101 $
#5
b0 !
b0 %
b101000 "
b101000 $
#6
b101000000 "
b101000000 $
#7
b101000000000 "
b101000000000 $
