Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 670657daf9834853a0d09bfbfc515ff0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot risc5tb_behav xil_defaultlib.risc5tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'IF_ID_instruction' [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:111]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'instruction' [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:114]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'ins' [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALU_Op' [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:125]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:128]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'branch_MUX_out' [C:/Users/mk07218/Desktop/pro/PipelinedProcessor_FFFFF/Pipelined_FF.srcs/sources_1/new/risc5processor.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsParser
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Four_MUX
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.risc5processor
Compiling module xil_defaultlib.risc5tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot risc5tb_behav
