# 1 "arch/arm64/boot/dts/qcom/msm8916-mtp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/msm8916-mtp.dts"
# 14 "arch/arm64/boot/dts/qcom/msm8916-mtp.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8916.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/qcom,gcc-msm8916.h" 1
# 16 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/reset/qcom,gcc-msm8916.h" 1
# 17 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8916";
 compatible = "qcom,msm8916";

 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
 };

 chosen { };

 memory {
  device_type = "memory";

  reg = <0 0 0 0>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  reserve_aligned@86000000 {
   reg = <0x0 0x86000000 0x0 0x0300000>;
   no-map;
  };

  smem_mem: smem_region@86300000 {
   reg = <0x0 0x86300000 0x0 0x0100000>;
   no-map;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x1>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x2>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x3>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 smem {
  compatible = "qcom,smem";

  memory-region = <&smem_mem>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;

  hwlocks = <&tcsr_mutex 3>;
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  restart@4ab000 {
   compatible = "qcom,pshold";
   reg = <0x4ab000 0x4>;
  };

  msmgpio: pinctrl@1000000 {
   compatible = "qcom,msm8916-pinctrl";
   reg = <0x1000000 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gcc: qcom,gcc@1800000 {
   compatible = "qcom,gcc-msm8916";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0x1800000 0x80000>;
  };

  tcsr_mutex_regs: syscon@1905000 {
   compatible = "syscon";
   reg = <0x1905000 0x20000>;
  };

  tcsr_mutex: hwlock {
   compatible = "qcom,tcsr-mutex";
   syscon = <&tcsr_mutex_regs 0 0x1000>;
   #hwlock-cells = <1>;
  };

  rpm_msg_ram: memory@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x60000 0x8000>;
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 68>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 1>, <&blsp_dma 0>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  apcs: syscon@b011000 {
   compatible = "syscon";
   reg = <0x0b011000 0x1000>;
  };

  blsp1_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 69>, <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 3>, <&blsp_dma 2>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  blsp_dma: dma@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x23000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 54>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  blsp_spi1: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 57>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 5>, <&blsp_dma 4>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi1_default>;
   pinctrl-1 = <&spi1_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi2: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 59>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 7>, <&blsp_dma 6>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi2_default>;
   pinctrl-1 = <&spi2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi3: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 61>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 9>, <&blsp_dma 8>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi3_default>;
   pinctrl-1 = <&spi3_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi4: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b8000 0x600>;
   interrupts = <0 98 4>;
   clocks = <&gcc 63>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 11>, <&blsp_dma 10>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi4_default>;
   pinctrl-1 = <&spi4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi5: spi@78b9000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b9000 0x600>;
   interrupts = <0 99 4>;
   clocks = <&gcc 65>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 13>, <&blsp_dma 12>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi5_default>;
   pinctrl-1 = <&spi5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_spi6: spi@78ba000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078ba000 0x600>;
   interrupts = <0 100 4>;
   clocks = <&gcc 67>,
     <&gcc 54>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 15>, <&blsp_dma 14>;
   dma-names = "rx", "tx";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi6_default>;
   pinctrl-1 = <&spi6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c2: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78b6000 0x1000>;
   interrupts = <0 96 0>;
   clocks = <&gcc 54>,
    <&gcc 58>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c2_default>;
   pinctrl-1 = <&i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c4: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78b8000 0x1000>;
   interrupts = <0 98 0>;
   clocks = <&gcc 54>,
    <&gcc 62>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c4_default>;
   pinctrl-1 = <&i2c4_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@78ba000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x78ba000 0x1000>;
   interrupts = <0 100 0>;
   clocks = <&gcc 54>,
    <&gcc 66>;
   clock-names = "iface", "core";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c6_default>;
   pinctrl-1 = <&i2c6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  sdhc_1: sdhci@07824000 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x07824900 0x11c>, <0x07824000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 123 0>, <0 138 0>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 123>,
     <&gcc 122>;
   clock-names = "core", "iface";
   bus-width = <8>;
   non-removable;
   status = "disabled";
  };

  sdhc_2: sdhci@07864000 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0x07864900 0x11c>, <0x07864000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 125 0>, <0 221 0>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 125>,
     <&gcc 124>;
   clock-names = "core", "iface";
   bus-width = <4>;
   status = "disabled";
  };

  usb_dev: usb@78d9000 {
   compatible = "qcom,ci-hdrc";
   reg = <0x78d9000 0x400>;
   dr_mode = "peripheral";
   interrupts = <0 134 0>;
   usb-phy = <&usb_otg>;
   status = "disabled";
  };

  usb_host: ehci@78d9000 {
   compatible = "qcom,ehci-host";
   reg = <0x78d9000 0x400>;
   interrupts = <0 134 0>;
   usb-phy = <&usb_otg>;
   status = "disabled";
  };

  usb_otg: phy@78d9000 {
   compatible = "qcom,usb-otg-snps";
   reg = <0x78d9000 0x400>;
   interrupts = <0 134 (2 | 1)>,
         <0 140 1>;

   qcom,vdd-levels = <1 5 7>;
   qcom,phy-init-sequence = <0x44 0x6B 0x24 0x13>;
   dr_mode = "peripheral";
   qcom,otg-control = <2>;

   clocks = <&gcc 133>,
     <&gcc 134>,
     <&gcc 132>;
   clock-names = "iface", "core", "sleep";

   resets = <&gcc 35>,
     <&gcc 34>;
   reset-names = "phy", "link";
   status = "disabled";
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
  };

  timer@b020000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xb020000 0x1000>;
   clock-frequency = <19200000>;

   frame@b021000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0xb021000 0x1000>,
          <0xb022000 0x1000>;
   };

   frame@b023000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0xb023000 0x1000>;
    status = "disabled";
   };

   frame@b024000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0xb024000 0x1000>;
    status = "disabled";
   };

   frame@b025000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0xb025000 0x1000>;
    status = "disabled";
   };

   frame@b026000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0xb026000 0x1000>;
    status = "disabled";
   };

   frame@b027000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0xb027000 0x1000>;
    status = "disabled";
   };

   frame@b028000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0xb028000 0x1000>;
    status = "disabled";
   };
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x200f000 0x001000>,
         <0x2400000 0x400000>,
         <0x2c00000 0x400000>,
         <0x3800000 0x200000>,
         <0x200a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 0>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  rng@22000 {
   compatible = "qcom,prng";
   reg = <0x00022000 0x200>;
   clocks = <&gcc 121>;
   clock-names = "core";
  };
 };

 smd {
  compatible = "qcom,smd";

  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests {
    compatible = "qcom,rpm-msm8916";
    qcom,smd-channels = "rpm_requests";

    pm8916-regulators {
     compatible = "qcom,rpm-pm8916-regulators";

     pm8916_s1: s1 {};
     pm8916_s2: s2 {};
     pm8916_s3: s3 {};
     pm8916_s4: s4 {};

     pm8916_l1: l1 {};
     pm8916_l2: l2 {};
     pm8916_l3: l3 {};
     pm8916_l4: l4 {};
     pm8916_l5: l5 {};
     pm8916_l6: l6 {};
     pm8916_l7: l7 {};
     pm8916_l8: l8 {};
     pm8916_l9: l9 {};
     pm8916_l10: l10 {};
     pm8916_l11: l11 {};
     pm8916_l12: l12 {};
     pm8916_l13: l13 {};
     pm8916_l14: l14 {};
     pm8916_l15: l15 {};
     pm8916_l16: l16 {};
     pm8916_l17: l17 {};
     pm8916_l18: l18 {};
    };
   };
  };
 };
};

# 1 "arch/arm64/boot/dts/qcom/msm8916-pins.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm8916-pins.dtsi"
&msmgpio {

 blsp1_uart1_default: blsp1_uart1_default {
  pinmux {
   function = "blsp_uart1";

   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
  };
  pinconf {
   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp1_uart1_sleep: blsp1_uart1_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
  };
  pinconf {
   pins = "gpio0", "gpio1",
          "gpio2", "gpio3";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 blsp1_uart2_default: blsp1_uart2_default {
  pinmux {
   function = "blsp_uart2";
   pins = "gpio4", "gpio5";
  };
  pinconf {
   pins = "gpio4", "gpio5";
   drive-strength = <16>;
   bias-disable;
  };
 };

 blsp1_uart2_sleep: blsp1_uart2_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio4", "gpio5";
  };
  pinconf {
   pins = "gpio4", "gpio5";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi1_default: spi1_default {
  pinmux {
   function = "blsp_spi1";
   pins = "gpio0", "gpio1", "gpio3";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio2";
  };
  pinconf {
   pins = "gpio0", "gpio1", "gpio3";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio2";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };

 spi1_sleep: spi1_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
  };
  pinconf {
   pins = "gpio0", "gpio1", "gpio2", "gpio3";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi2_default: spi2_default {
  pinmux {
   function = "blsp_spi2";
   pins = "gpio4", "gpio5", "gpio7";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio6";
  };
  pinconf {
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio6";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };

 spi2_sleep: spi2_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio4", "gpio5", "gpio6", "gpio7";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi3_default: spi3_default {
  pinmux {
   function = "blsp_spi3";
   pins = "gpio8", "gpio9", "gpio11";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio10";
  };
  pinconf {
   pins = "gpio8", "gpio9", "gpio10", "gpio11";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio10";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };

 spi3_sleep: spi3_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio8", "gpio9", "gpio10", "gpio11";
  };
  pinconf {
   pins = "gpio8", "gpio9", "gpio10", "gpio11";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi4_default: spi4_default {
  pinmux {
   function = "blsp_spi4";
   pins = "gpio12", "gpio13", "gpio15";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio14";
  };
  pinconf {
   pins = "gpio12", "gpio13", "gpio14", "gpio15";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio14";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };

 spi4_sleep: spi4_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio12", "gpio13", "gpio14", "gpio15";
  };
  pinconf {
   pins = "gpio12", "gpio13", "gpio14", "gpio15";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi5_default: spi5_default {
  pinmux {
   function = "blsp_spi5";
   pins = "gpio16", "gpio17", "gpio19";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio18";
  };
  pinconf {
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio18";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };

 spi5_sleep: spi5_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
  };
  pinconf {
   pins = "gpio16", "gpio17", "gpio18", "gpio19";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 spi6_default: spi6_default {
  pinmux {
   function = "blsp_spi6";
   pins = "gpio20", "gpio21", "gpio23";
  };
  pinmux_cs {
   function = "gpio";
   pins = "gpio22";
  };
  pinconf {
   pins = "gpio20", "gpio21", "gpio22", "gpio23";
   drive-strength = <12>;
   bias-disable;
  };
  pinconf_cs {
   pins = "gpio22";
   drive-strength = <2>;
   bias-disable;
   output-high;
  };
 };

 spi6_sleep: spi6_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio20", "gpio21", "gpio22", "gpio23";
  };
  pinconf {
   pins = "gpio20", "gpio21", "gpio22", "gpio23";
   drive-strength = <2>;
   bias-pull-down;
  };
 };

 i2c2_default: i2c2_default {
  pinmux {
   function = "blsp_i2c2";
   pins = "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio6", "gpio7";
   drive-strength = <16>;
   bias-disable = <0>;
  };
 };

 i2c2_sleep: i2c2_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio6", "gpio7";
  };
  pinconf {
   pins = "gpio6", "gpio7";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 i2c4_default: i2c4_default {
  pinmux {
   function = "blsp_i2c4";
   pins = "gpio14", "gpio15";
  };
  pinconf {
   pins = "gpio14", "gpio15";
   drive-strength = <16>;
   bias-disable = <0>;
  };
 };

 i2c4_sleep: i2c4_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio14", "gpio15";
  };
  pinconf {
   pins = "gpio14", "gpio15";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 i2c6_default: i2c6_default {
  pinmux {
   function = "blsp_i2c6";
   pins = "gpio22", "gpio23";
  };
  pinconf {
   pins = "gpio22", "gpio23";
   drive-strength = <16>;
   bias-disable = <0>;
  };
 };

 i2c6_sleep: i2c6_sleep {
  pinmux {
   function = "gpio";
   pins = "gpio22", "gpio23";
  };
  pinconf {
   pins = "gpio22", "gpio23";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 sdhc2_cd_pin {
  sdc2_cd_on: cd_on {
   pinmux {
    function = "gpio";
    pins = "gpio38";
   };
   pinconf {
    pins = "gpio38";
    drive-strength = <2>;
    bias-pull-up;
   };
  };
  sdc2_cd_off: cd_off {
   pinmux {
    function = "gpio";
    pins = "gpio38";
   };
   pinconf {
    pins = "gpio38";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 pmx_sdc1_clk {
  sdc1_clk_on: clk_on {
   pinmux {
    pins = "sdc1_clk";
   };
   pinconf {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };
  sdc1_clk_off: clk_off {
   pinmux {
    pins = "sdc1_clk";
   };
   pinconf {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc1_cmd {
  sdc1_cmd_on: cmd_on {
   pinmux {
    pins = "sdc1_cmd";
   };
   pinconf {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc1_cmd_off: cmd_off {
   pinmux {
    pins = "sdc1_cmd";
   };
   pinconf {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc1_data {
  sdc1_data_on: data_on {
   pinmux {
    pins = "sdc1_data";
   };
   pinconf {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc1_data_off: data_off {
   pinmux {
    pins = "sdc1_data";
   };
   pinconf {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc2_clk {
  sdc2_clk_on: clk_on {
   pinmux {
    pins = "sdc2_clk";
   };
   pinconf {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };
  sdc2_clk_off: clk_off {
   pinmux {
    pins = "sdc2_clk";
   };
   pinconf {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc2_cmd {
  sdc2_cmd_on: cmd_on {
   pinmux {
    pins = "sdc2_cmd";
   };
   pinconf {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc2_cmd_off: cmd_off {
   pinmux {
    pins = "sdc2_cmd";
   };
   pinconf {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };

 pmx_sdc2_data {
  sdc2_data_on: data_on {
   pinmux {
    pins = "sdc2_data";
   };
   pinconf {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };
  sdc2_data_off: data_off {
   pinmux {
    pins = "sdc2_data";
   };
   pinconf {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };
};
# 550 "arch/arm64/boot/dts/qcom/msm8916.dtsi" 2
# 15 "arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm8916.dtsi" 1
# 1 "./arch/arm64/boot/dts/include/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 2 "arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

# 1 "./arch/arm64/boot/dts/include/dt-bindings/spmi/spmi.h" 1
# 4 "arch/arm64/boot/dts/qcom/pm8916.dtsi" 2

&spmi_bus {

 pm8916_0: pm8916@0 {
  compatible = "qcom,pm8916", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000 0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pwrkey@800 {
   compatible = "qcom,pm8941-pwrkey";
   reg = <0x800>;
   interrupts = <0x0 0x8 0 (2 | 1)>;
   debounce = <15625>;
   bias-pull-up;
  };

  pm8916_gpios: gpios@c000 {
   compatible = "qcom,pm8916-gpio";
   reg = <0xc000 0x400>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xc0 0 0>,
         <0 0xc1 0 0>,
         <0 0xc2 0 0>,
         <0 0xc3 0 0>;
  };

  pm8916_mpps: mpps@a000 {
   compatible = "qcom,pm8916-mpp";
   reg = <0xa000 0x400>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupts = <0 0xa0 0 0>,
         <0 0xa1 0 0>,
         <0 0xa2 0 0>,
         <0 0xa3 0 0>;
  };

  pm8916_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0 0x24 0 1>;
   io-channels = <&pm8916_vadc 0x08>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8916_vadc: vadc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100 0x100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   usb_in {
    reg = <0x00>;
    qcom,pre-scaling = <1 10>;
   };
   vph_pwr {
    reg = <0x07>;
    qcom,pre-scaling = <1 3>;
   };
   die_temp {
    reg = <0x08>;
   };
   ref_625mv {
    reg = <0x09>;
   };
   ref_1250v {
    reg = <0x0a>;
   };
   ref_gnd {
    reg = <0x0e>;
   };
   ref_vdd {
    reg = <0x0f>;
   };
  };
 };

 pm8916_1: pm8916@1 {
  compatible = "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 16 "arch/arm64/boot/dts/qcom/msm8916-mtp.dtsi" 2

/ {
 aliases {
  serial0 = &blsp1_uart2;
  usid0 = &pm8916_0;
 };

 chosen {
  stdout-path = "serial0";
 };

 soc {
  serial@78b0000 {
   status = "okay";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart2_default>;
   pinctrl-1 = <&blsp1_uart2_sleep>;
  };
 };
};
# 17 "arch/arm64/boot/dts/qcom/msm8916-mtp.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8916 MTP";
 compatible = "qcom,msm8916-mtp", "qcom,msm8916-mtp/1",
   "qcom,msm8916", "qcom,mtp";
};
