$date
   Tue May 27 23:00:35 2025
$end

$version
  2024.2.0
  $dumpfile ("nrz4_tb.vcd") 
$end

$timescale
  1ps
$end

$scope module nrz4_tb $end
$var reg 4 ! D_i [3:0] $end
$var reg 1 " mod $end
$var reg 4 # D_o [3:0] $end
$scope module dut $end
$var wire 4 $ D_i [3:0] $end
$var wire 1 % mod $end
$var reg 4 # D_o [3:0] $end
$var reg 1 & last_bit $end
$var reg 4 ' xilinx_isim_temp_0_ln4_blkAssignCaching [3:0] $end
$upscope $end
$scope begin Block38_2 $end
$var reg 32 ( i [31:0] $end
$scope begin Block38_3 $end
$var reg 4 ) expected [3:0] $end
$upscope $end
$upscope $end
$scope function sw_encode_nrz4 $end
$upscope $end
$scope function sw_decode_nrz4 $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b0 !
0"
b0 #
b0 $
0%
0&
b0 '
b0 (
bx )
$end

#1000
1"
1%
b0 )

#2000
b1 !
0"
b1111 #
b1 $
0%
1&
b1111 '
b1 (

#3000
b1111 !
1"
b1 #
b1111 $
1%
1&
b1 '
b1111 )

#4000
b10 !
0"
b1110 #
b10 $
0%
1&
b1110 '
b10 (
b1 )

#5000
b1110 !
1"
b10 #
b1110 $
1%
1&
b10 '
b1110 )

#6000
b11 !
0"
b1 #
b11 $
0%
0&
b1 '
b11 (
b10 )

#7000
b1 !
1"
b11 #
b1 $
1%
0&
b11 '
b1 )

#8000
b100 !
0"
b1100 #
b100 $
0%
1&
b1100 '
b100 (
b11 )

#9000
b1100 !
1"
b100 #
b1100 $
1%
1&
b100 '
b1100 )

#10000
b101 !
0"
b11 #
b101 $
0%
0&
b11 '
b101 (
b100 )

#11000
b11 !
1"
b101 #
b11 $
1%
0&
b101 '
b11 )

#12000
b110 !
0"
b10 #
b110 $
0%
0&
b10 '
b110 (
b101 )

#13000
b10 !
1"
b110 #
b10 $
1%
0&
b110 '
b10 )

#14000
b111 !
0"
b1101 #
b111 $
0%
1&
b1101 '
b111 (
b110 )

#15000
b1101 !
1"
b111 #
b1101 $
1%
1&
b111 '
b1101 )

#16000
b1000 !
0"
b1000 #
b1000 $
0%
1&
b1000 '
b1000 (
b111 )

#17000
1"
1%
1&
b1000 )

#18000
b1001 !
0"
b111 #
b1001 $
0%
0&
b111 '
b1001 (

#19000
b111 !
1"
b1001 #
b111 $
1%
0&
b1001 '
b111 )

#20000
b1010 !
0"
b110 #
b1010 $
0%
0&
b110 '
b1010 (
b1001 )

#21000
b110 !
1"
b1010 #
b110 $
1%
0&
b1010 '
b110 )

#22000
b1011 !
0"
b1001 #
b1011 $
0%
1&
b1001 '
b1011 (
b1010 )

#23000
b1001 !
1"
b1011 #
b1001 $
1%
1&
b1011 '
b1001 )

#24000
b1100 !
0"
b100 #
b1100 $
0%
0&
b100 '
b1100 (
b1011 )

#25000
b100 !
1"
b1100 #
b100 $
1%
0&
b1100 '
b100 )

#26000
b1101 !
0"
b1011 #
b1101 $
0%
1&
b1011 '
b1101 (
b1100 )

#27000
b1011 !
1"
b1101 #
b1011 $
1%
1&
b1101 '
b1011 )

#28000
b1110 !
0"
b1010 #
b1110 $
0%
1&
b1010 '
b1110 (
b1101 )

#29000
b1010 !
1"
b1110 #
b1010 $
1%
1&
b1110 '
b1010 )

#30000
b1111 !
0"
b101 #
b1111 $
0%
0&
b101 '
b1111 (
b1110 )

#31000
b101 !
1"
b1111 #
b101 $
1%
0&
b1111 '
b101 )

#32000
b10000 (
b1111 )
