// Seed: 4276536020
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri id_5
);
  wire id_7;
  wire id_8, id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    output wor id_2
);
  wire id_4;
  assign id_2.id_4 = 1;
  wand id_5 = id_4;
  reg id_6, id_7;
  supply1 id_8;
  always begin
    id_5 = id_5 - id_8;
    id_6 <= 1;
    if (1'h0)
      if (1) id_4 = id_4;
      else id_0 <= 1'b0;
    id_6 <= 1;
  end
  wire id_9;
  wire id_10;
  always begin
    id_0 = 1;
  end
  logic [7:0] id_11, id_12, id_13;
  module_0(
      id_5, id_5, id_5, id_5, id_1, id_4
  );
  always $display();
  assign id_13[1'b0-1] = id_4;
endmodule
