
DS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000219c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08002380  08002380  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08002380  08002380  00012380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002384  08002384  00012384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08002388  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000900  20000014  0800239c  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000200  20000914  0800239c  00020914  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000775d  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000170c  00000000  00000000  0002779a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009c8  00000000  00000000  00028ea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008d0  00000000  00000000  00029870  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000037eb  00000000  00000000  0002a140  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002d7f  00000000  00000000  0002d92b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000306aa  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000028ac  00000000  00000000  00030728  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00032fd4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000014 	.word	0x20000014
 8000200:	00000000 	.word	0x00000000
 8000204:	08002368 	.word	0x08002368

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000018 	.word	0x20000018
 8000220:	08002368 	.word	0x08002368

08000224 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000224:	b480      	push	{r7}
 8000226:	b087      	sub	sp, #28
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800022c:	2300      	movs	r3, #0
 800022e:	617b      	str	r3, [r7, #20]
 8000230:	2300      	movs	r3, #0
 8000232:	613b      	str	r3, [r7, #16]
 8000234:	230f      	movs	r3, #15
 8000236:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	78db      	ldrb	r3, [r3, #3]
 800023c:	2b00      	cmp	r3, #0
 800023e:	d03a      	beq.n	80002b6 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000240:	4b27      	ldr	r3, [pc, #156]	; (80002e0 <NVIC_Init+0xbc>)
 8000242:	68db      	ldr	r3, [r3, #12]
 8000244:	43db      	mvns	r3, r3
 8000246:	0a1b      	lsrs	r3, r3, #8
 8000248:	f003 0307 	and.w	r3, r3, #7
 800024c:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800024e:	697b      	ldr	r3, [r7, #20]
 8000250:	f1c3 0304 	rsb	r3, r3, #4
 8000254:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	697b      	ldr	r3, [r7, #20]
 800025a:	fa22 f303 	lsr.w	r3, r2, r3
 800025e:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	785b      	ldrb	r3, [r3, #1]
 8000264:	461a      	mov	r2, r3
 8000266:	693b      	ldr	r3, [r7, #16]
 8000268:	fa02 f303 	lsl.w	r3, r2, r3
 800026c:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	789b      	ldrb	r3, [r3, #2]
 8000272:	461a      	mov	r2, r3
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	4013      	ands	r3, r2
 8000278:	697a      	ldr	r2, [r7, #20]
 800027a:	4313      	orrs	r3, r2
 800027c:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 800027e:	697b      	ldr	r3, [r7, #20]
 8000280:	011b      	lsls	r3, r3, #4
 8000282:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000284:	4a17      	ldr	r2, [pc, #92]	; (80002e4 <NVIC_Init+0xc0>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	781b      	ldrb	r3, [r3, #0]
 800028a:	6979      	ldr	r1, [r7, #20]
 800028c:	b2c9      	uxtb	r1, r1
 800028e:	4413      	add	r3, r2
 8000290:	460a      	mov	r2, r1
 8000292:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000296:	4a13      	ldr	r2, [pc, #76]	; (80002e4 <NVIC_Init+0xc0>)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	095b      	lsrs	r3, r3, #5
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	f003 031f 	and.w	r3, r3, #31
 80002aa:	2101      	movs	r1, #1
 80002ac:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002b0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80002b4:	e00f      	b.n	80002d6 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002b6:	490b      	ldr	r1, [pc, #44]	; (80002e4 <NVIC_Init+0xc0>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	095b      	lsrs	r3, r3, #5
 80002be:	b2db      	uxtb	r3, r3
 80002c0:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	f003 031f 	and.w	r3, r3, #31
 80002ca:	2201      	movs	r2, #1
 80002cc:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002ce:	f100 0320 	add.w	r3, r0, #32
 80002d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002d6:	bf00      	nop
 80002d8:	371c      	adds	r7, #28
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr
 80002e0:	e000ed00 	.word	0xe000ed00
 80002e4:	e000e100 	.word	0xe000e100

080002e8 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	4a17      	ldr	r2, [pc, #92]	; (8000350 <ADC_DeInit+0x68>)
 80002f4:	4293      	cmp	r3, r2
 80002f6:	d10a      	bne.n	800030e <ADC_DeInit+0x26>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 80002f8:	2101      	movs	r1, #1
 80002fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002fe:	f000 fd39 	bl	8000d74 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8000302:	2100      	movs	r1, #0
 8000304:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000308:	f000 fd34 	bl	8000d74 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
    }
  }
}
 800030c:	e01c      	b.n	8000348 <ADC_DeInit+0x60>
  else if (ADCx == ADC2)
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	4a10      	ldr	r2, [pc, #64]	; (8000354 <ADC_DeInit+0x6c>)
 8000312:	4293      	cmp	r3, r2
 8000314:	d10a      	bne.n	800032c <ADC_DeInit+0x44>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8000316:	2101      	movs	r1, #1
 8000318:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800031c:	f000 fd2a 	bl	8000d74 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8000320:	2100      	movs	r1, #0
 8000322:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000326:	f000 fd25 	bl	8000d74 <RCC_APB2PeriphResetCmd>
}
 800032a:	e00d      	b.n	8000348 <ADC_DeInit+0x60>
    if (ADCx == ADC3)
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	4a0a      	ldr	r2, [pc, #40]	; (8000358 <ADC_DeInit+0x70>)
 8000330:	4293      	cmp	r3, r2
 8000332:	d109      	bne.n	8000348 <ADC_DeInit+0x60>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8000334:	2101      	movs	r1, #1
 8000336:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800033a:	f000 fd1b 	bl	8000d74 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 800033e:	2100      	movs	r1, #0
 8000340:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000344:	f000 fd16 	bl	8000d74 <RCC_APB2PeriphResetCmd>
}
 8000348:	bf00      	nop
 800034a:	3708      	adds	r7, #8
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}
 8000350:	40012400 	.word	0x40012400
 8000354:	40012800 	.word	0x40012800
 8000358:	40013c00 	.word	0x40013c00

0800035c <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 800035c:	b480      	push	{r7}
 800035e:	b085      	sub	sp, #20
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
 8000364:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800036a:	2300      	movs	r3, #0
 800036c:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800037a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800037e:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 8000380:	683b      	ldr	r3, [r7, #0]
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	791b      	ldrb	r3, [r3, #4]
 8000388:	021b      	lsls	r3, r3, #8
 800038a:	4313      	orrs	r3, r2
 800038c:	68fa      	ldr	r2, [r7, #12]
 800038e:	4313      	orrs	r3, r2
 8000390:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	68fa      	ldr	r2, [r7, #12]
 8000396:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	689b      	ldr	r3, [r3, #8]
 800039c:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800039e:	68fa      	ldr	r2, [r7, #12]
 80003a0:	4b16      	ldr	r3, [pc, #88]	; (80003fc <ADC_Init+0xa0>)
 80003a2:	4013      	ands	r3, r2
 80003a4:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80003a6:	683b      	ldr	r3, [r7, #0]
 80003a8:	68da      	ldr	r2, [r3, #12]
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	689b      	ldr	r3, [r3, #8]
 80003ae:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80003b0:	683b      	ldr	r3, [r7, #0]
 80003b2:	795b      	ldrb	r3, [r3, #5]
 80003b4:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80003b6:	4313      	orrs	r3, r2
 80003b8:	68fa      	ldr	r2, [r7, #12]
 80003ba:	4313      	orrs	r3, r2
 80003bc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68fa      	ldr	r2, [r7, #12]
 80003c2:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003c8:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80003d0:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 80003d2:	683b      	ldr	r3, [r7, #0]
 80003d4:	7c1b      	ldrb	r3, [r3, #16]
 80003d6:	3b01      	subs	r3, #1
 80003d8:	b2da      	uxtb	r2, r3
 80003da:	7afb      	ldrb	r3, [r7, #11]
 80003dc:	4313      	orrs	r3, r2
 80003de:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 80003e0:	7afb      	ldrb	r3, [r7, #11]
 80003e2:	051b      	lsls	r3, r3, #20
 80003e4:	68fa      	ldr	r2, [r7, #12]
 80003e6:	4313      	orrs	r3, r2
 80003e8:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	68fa      	ldr	r2, [r7, #12]
 80003ee:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80003f0:	bf00      	nop
 80003f2:	3714      	adds	r7, #20
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bc80      	pop	{r7}
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	fff1f7fd 	.word	0xfff1f7fd

08000400 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	460b      	mov	r3, r1
 800040a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800040c:	78fb      	ldrb	r3, [r7, #3]
 800040e:	2b00      	cmp	r3, #0
 8000410:	d006      	beq.n	8000420 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	689b      	ldr	r3, [r3, #8]
 8000416:	f043 0201 	orr.w	r2, r3, #1
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
  }
}
 800041e:	e005      	b.n	800042c <ADC_Cmd+0x2c>
    ADCx->CR2 &= CR2_ADON_Reset;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	689b      	ldr	r3, [r3, #8]
 8000424:	f023 0201 	bic.w	r2, r3, #1
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	609a      	str	r2, [r3, #8]
}
 800042c:	bf00      	nop
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr

08000436 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 8000436:	b480      	push	{r7}
 8000438:	b083      	sub	sp, #12
 800043a:	af00      	add	r7, sp, #0
 800043c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	689b      	ldr	r3, [r3, #8]
 8000442:	f043 0208 	orr.w	r2, r3, #8
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	609a      	str	r2, [r3, #8]
}
 800044a:	bf00      	nop
 800044c:	370c      	adds	r7, #12
 800044e:	46bd      	mov	sp, r7
 8000450:	bc80      	pop	{r7}
 8000452:	4770      	bx	lr

08000454 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 800045c:	2300      	movs	r3, #0
 800045e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	f003 0308 	and.w	r3, r3, #8
 8000468:	2b00      	cmp	r3, #0
 800046a:	d002      	beq.n	8000472 <ADC_GetResetCalibrationStatus+0x1e>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 800046c:	2301      	movs	r3, #1
 800046e:	73fb      	strb	r3, [r7, #15]
 8000470:	e001      	b.n	8000476 <ADC_GetResetCalibrationStatus+0x22>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 8000472:	2300      	movs	r3, #0
 8000474:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 8000476:	7bfb      	ldrb	r3, [r7, #15]
}
 8000478:	4618      	mov	r0, r3
 800047a:	3714      	adds	r7, #20
 800047c:	46bd      	mov	sp, r7
 800047e:	bc80      	pop	{r7}
 8000480:	4770      	bx	lr

08000482 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000482:	b480      	push	{r7}
 8000484:	b083      	sub	sp, #12
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	f043 0204 	orr.w	r2, r3, #4
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	609a      	str	r2, [r3, #8]
}
 8000496:	bf00      	nop
 8000498:	370c      	adds	r7, #12
 800049a:	46bd      	mov	sp, r7
 800049c:	bc80      	pop	{r7}
 800049e:	4770      	bx	lr

080004a0 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b085      	sub	sp, #20
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80004a8:	2300      	movs	r3, #0
 80004aa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	f003 0304 	and.w	r3, r3, #4
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d002      	beq.n	80004be <ADC_GetCalibrationStatus+0x1e>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 80004b8:	2301      	movs	r3, #1
 80004ba:	73fb      	strb	r3, [r7, #15]
 80004bc:	e001      	b.n	80004c2 <ADC_GetCalibrationStatus+0x22>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 80004be:	2300      	movs	r3, #0
 80004c0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 80004c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80004c4:	4618      	mov	r0, r3
 80004c6:	3714      	adds	r7, #20
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bc80      	pop	{r7}
 80004cc:	4770      	bx	lr

080004ce <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80004ce:	b480      	push	{r7}
 80004d0:	b083      	sub	sp, #12
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
 80004d6:	460b      	mov	r3, r1
 80004d8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80004da:	78fb      	ldrb	r3, [r7, #3]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d006      	beq.n	80004ee <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	609a      	str	r2, [r3, #8]
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
  }
}
 80004ec:	e005      	b.n	80004fa <ADC_SoftwareStartConvCmd+0x2c>
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	689b      	ldr	r3, [r3, #8]
 80004f2:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	609a      	str	r2, [r3, #8]
}
 80004fa:	bf00      	nop
 80004fc:	370c      	adds	r7, #12
 80004fe:	46bd      	mov	sp, r7
 8000500:	bc80      	pop	{r7}
 8000502:	4770      	bx	lr

08000504 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	4608      	mov	r0, r1
 800050e:	4611      	mov	r1, r2
 8000510:	461a      	mov	r2, r3
 8000512:	4603      	mov	r3, r0
 8000514:	70fb      	strb	r3, [r7, #3]
 8000516:	460b      	mov	r3, r1
 8000518:	70bb      	strb	r3, [r7, #2]
 800051a:	4613      	mov	r3, r2
 800051c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	60fb      	str	r3, [r7, #12]
 8000522:	2300      	movs	r3, #0
 8000524:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000526:	78fb      	ldrb	r3, [r7, #3]
 8000528:	2b09      	cmp	r3, #9
 800052a:	d923      	bls.n	8000574 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	68db      	ldr	r3, [r3, #12]
 8000530:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000532:	78fb      	ldrb	r3, [r7, #3]
 8000534:	f1a3 020a 	sub.w	r2, r3, #10
 8000538:	4613      	mov	r3, r2
 800053a:	005b      	lsls	r3, r3, #1
 800053c:	4413      	add	r3, r2
 800053e:	2207      	movs	r2, #7
 8000540:	fa02 f303 	lsl.w	r3, r2, r3
 8000544:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	43db      	mvns	r3, r3
 800054a:	68fa      	ldr	r2, [r7, #12]
 800054c:	4013      	ands	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000550:	7879      	ldrb	r1, [r7, #1]
 8000552:	78fb      	ldrb	r3, [r7, #3]
 8000554:	f1a3 020a 	sub.w	r2, r3, #10
 8000558:	4613      	mov	r3, r2
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	4413      	add	r3, r2
 800055e:	fa01 f303 	lsl.w	r3, r1, r3
 8000562:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000564:	68fa      	ldr	r2, [r7, #12]
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	4313      	orrs	r3, r2
 800056a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	68fa      	ldr	r2, [r7, #12]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	e01e      	b.n	80005b2 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	691b      	ldr	r3, [r3, #16]
 8000578:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 800057a:	78fa      	ldrb	r2, [r7, #3]
 800057c:	4613      	mov	r3, r2
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	4413      	add	r3, r2
 8000582:	2207      	movs	r2, #7
 8000584:	fa02 f303 	lsl.w	r3, r2, r3
 8000588:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	43db      	mvns	r3, r3
 800058e:	68fa      	ldr	r2, [r7, #12]
 8000590:	4013      	ands	r3, r2
 8000592:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000594:	7879      	ldrb	r1, [r7, #1]
 8000596:	78fa      	ldrb	r2, [r7, #3]
 8000598:	4613      	mov	r3, r2
 800059a:	005b      	lsls	r3, r3, #1
 800059c:	4413      	add	r3, r2
 800059e:	fa01 f303 	lsl.w	r3, r1, r3
 80005a2:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 80005a4:	68fa      	ldr	r2, [r7, #12]
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	4313      	orrs	r3, r2
 80005aa:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	68fa      	ldr	r2, [r7, #12]
 80005b0:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80005b2:	78bb      	ldrb	r3, [r7, #2]
 80005b4:	2b06      	cmp	r3, #6
 80005b6:	d821      	bhi.n	80005fc <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005bc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80005be:	78bb      	ldrb	r3, [r7, #2]
 80005c0:	1e5a      	subs	r2, r3, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	009b      	lsls	r3, r3, #2
 80005c6:	4413      	add	r3, r2
 80005c8:	221f      	movs	r2, #31
 80005ca:	fa02 f303 	lsl.w	r3, r2, r3
 80005ce:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	43db      	mvns	r3, r3
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	4013      	ands	r3, r2
 80005d8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80005da:	78f9      	ldrb	r1, [r7, #3]
 80005dc:	78bb      	ldrb	r3, [r7, #2]
 80005de:	1e5a      	subs	r2, r3, #1
 80005e0:	4613      	mov	r3, r2
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	4413      	add	r3, r2
 80005e6:	fa01 f303 	lsl.w	r3, r1, r3
 80005ea:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80005ec:	68fa      	ldr	r2, [r7, #12]
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4313      	orrs	r3, r2
 80005f2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	68fa      	ldr	r2, [r7, #12]
 80005f8:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80005fa:	e047      	b.n	800068c <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 80005fc:	78bb      	ldrb	r3, [r7, #2]
 80005fe:	2b0c      	cmp	r3, #12
 8000600:	d821      	bhi.n	8000646 <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000608:	78bb      	ldrb	r3, [r7, #2]
 800060a:	1fda      	subs	r2, r3, #7
 800060c:	4613      	mov	r3, r2
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	4413      	add	r3, r2
 8000612:	221f      	movs	r2, #31
 8000614:	fa02 f303 	lsl.w	r3, r2, r3
 8000618:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	43db      	mvns	r3, r3
 800061e:	68fa      	ldr	r2, [r7, #12]
 8000620:	4013      	ands	r3, r2
 8000622:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000624:	78f9      	ldrb	r1, [r7, #3]
 8000626:	78bb      	ldrb	r3, [r7, #2]
 8000628:	1fda      	subs	r2, r3, #7
 800062a:	4613      	mov	r3, r2
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	4413      	add	r3, r2
 8000630:	fa01 f303 	lsl.w	r3, r1, r3
 8000634:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000636:	68fa      	ldr	r2, [r7, #12]
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	4313      	orrs	r3, r2
 800063c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	68fa      	ldr	r2, [r7, #12]
 8000642:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000644:	e022      	b.n	800068c <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800064a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 800064c:	78bb      	ldrb	r3, [r7, #2]
 800064e:	f1a3 020d 	sub.w	r2, r3, #13
 8000652:	4613      	mov	r3, r2
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	4413      	add	r3, r2
 8000658:	221f      	movs	r2, #31
 800065a:	fa02 f303 	lsl.w	r3, r2, r3
 800065e:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	43db      	mvns	r3, r3
 8000664:	68fa      	ldr	r2, [r7, #12]
 8000666:	4013      	ands	r3, r2
 8000668:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800066a:	78f9      	ldrb	r1, [r7, #3]
 800066c:	78bb      	ldrb	r3, [r7, #2]
 800066e:	f1a3 020d 	sub.w	r2, r3, #13
 8000672:	4613      	mov	r3, r2
 8000674:	009b      	lsls	r3, r3, #2
 8000676:	4413      	add	r3, r2
 8000678:	fa01 f303 	lsl.w	r3, r1, r3
 800067c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	68bb      	ldr	r3, [r7, #8]
 8000682:	4313      	orrs	r3, r2
 8000684:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800068c:	bf00      	nop
 800068e:	3714      	adds	r7, #20
 8000690:	46bd      	mov	sp, r7
 8000692:	bc80      	pop	{r7}
 8000694:	4770      	bx	lr

08000696 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000696:	b480      	push	{r7}
 8000698:	b083      	sub	sp, #12
 800069a:	af00      	add	r7, sp, #0
 800069c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006a2:	b29b      	uxth	r3, r3
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr

080006ae <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80006ae:	b480      	push	{r7}
 80006b0:	b083      	sub	sp, #12
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	6078      	str	r0, [r7, #4]
 80006b6:	460b      	mov	r3, r1
 80006b8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 80006ba:	78fb      	ldrb	r3, [r7, #3]
 80006bc:	43da      	mvns	r2, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	601a      	str	r2, [r3, #0]
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr

080006cc <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681a      	ldr	r2, [r3, #0]
 80006d8:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80006dc:	4013      	ands	r3, r2
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2200      	movs	r2, #0
 80006ec:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	2200      	movs	r2, #0
 80006f2:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2200      	movs	r2, #0
 80006f8:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4a43      	ldr	r2, [pc, #268]	; (800080c <DMA_DeInit+0x140>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d106      	bne.n	8000710 <DMA_DeInit+0x44>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8000702:	4a43      	ldr	r2, [pc, #268]	; (8000810 <DMA_DeInit+0x144>)
 8000704:	4b42      	ldr	r3, [pc, #264]	; (8000810 <DMA_DeInit+0x144>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	f043 030f 	orr.w	r3, r3, #15
 800070c:	6053      	str	r3, [r2, #4]
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
    }
  }
}
 800070e:	e077      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel2)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	4a40      	ldr	r2, [pc, #256]	; (8000814 <DMA_DeInit+0x148>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d106      	bne.n	8000726 <DMA_DeInit+0x5a>
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8000718:	4a3d      	ldr	r2, [pc, #244]	; (8000810 <DMA_DeInit+0x144>)
 800071a:	4b3d      	ldr	r3, [pc, #244]	; (8000810 <DMA_DeInit+0x144>)
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000722:	6053      	str	r3, [r2, #4]
}
 8000724:	e06c      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel3)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4a3b      	ldr	r2, [pc, #236]	; (8000818 <DMA_DeInit+0x14c>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d106      	bne.n	800073c <DMA_DeInit+0x70>
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 800072e:	4a38      	ldr	r2, [pc, #224]	; (8000810 <DMA_DeInit+0x144>)
 8000730:	4b37      	ldr	r3, [pc, #220]	; (8000810 <DMA_DeInit+0x144>)
 8000732:	685b      	ldr	r3, [r3, #4]
 8000734:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 8000738:	6053      	str	r3, [r2, #4]
}
 800073a:	e061      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel4)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	4a37      	ldr	r2, [pc, #220]	; (800081c <DMA_DeInit+0x150>)
 8000740:	4293      	cmp	r3, r2
 8000742:	d106      	bne.n	8000752 <DMA_DeInit+0x86>
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8000744:	4a32      	ldr	r2, [pc, #200]	; (8000810 <DMA_DeInit+0x144>)
 8000746:	4b32      	ldr	r3, [pc, #200]	; (8000810 <DMA_DeInit+0x144>)
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 800074e:	6053      	str	r3, [r2, #4]
}
 8000750:	e056      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel5)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	4a32      	ldr	r2, [pc, #200]	; (8000820 <DMA_DeInit+0x154>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d106      	bne.n	8000768 <DMA_DeInit+0x9c>
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 800075a:	4a2d      	ldr	r2, [pc, #180]	; (8000810 <DMA_DeInit+0x144>)
 800075c:	4b2c      	ldr	r3, [pc, #176]	; (8000810 <DMA_DeInit+0x144>)
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 8000764:	6053      	str	r3, [r2, #4]
}
 8000766:	e04b      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel6)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4a2e      	ldr	r2, [pc, #184]	; (8000824 <DMA_DeInit+0x158>)
 800076c:	4293      	cmp	r3, r2
 800076e:	d106      	bne.n	800077e <DMA_DeInit+0xb2>
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8000770:	4a27      	ldr	r2, [pc, #156]	; (8000810 <DMA_DeInit+0x144>)
 8000772:	4b27      	ldr	r3, [pc, #156]	; (8000810 <DMA_DeInit+0x144>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800077a:	6053      	str	r3, [r2, #4]
}
 800077c:	e040      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA1_Channel7)
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4a29      	ldr	r2, [pc, #164]	; (8000828 <DMA_DeInit+0x15c>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d106      	bne.n	8000794 <DMA_DeInit+0xc8>
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8000786:	4a22      	ldr	r2, [pc, #136]	; (8000810 <DMA_DeInit+0x144>)
 8000788:	4b21      	ldr	r3, [pc, #132]	; (8000810 <DMA_DeInit+0x144>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8000790:	6053      	str	r3, [r2, #4]
}
 8000792:	e035      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel1)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4a25      	ldr	r2, [pc, #148]	; (800082c <DMA_DeInit+0x160>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d106      	bne.n	80007aa <DMA_DeInit+0xde>
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 800079c:	4a24      	ldr	r2, [pc, #144]	; (8000830 <DMA_DeInit+0x164>)
 800079e:	4b24      	ldr	r3, [pc, #144]	; (8000830 <DMA_DeInit+0x164>)
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	f043 030f 	orr.w	r3, r3, #15
 80007a6:	6053      	str	r3, [r2, #4]
}
 80007a8:	e02a      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel2)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4a21      	ldr	r2, [pc, #132]	; (8000834 <DMA_DeInit+0x168>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d106      	bne.n	80007c0 <DMA_DeInit+0xf4>
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 80007b2:	4a1f      	ldr	r2, [pc, #124]	; (8000830 <DMA_DeInit+0x164>)
 80007b4:	4b1e      	ldr	r3, [pc, #120]	; (8000830 <DMA_DeInit+0x164>)
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80007bc:	6053      	str	r3, [r2, #4]
}
 80007be:	e01f      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel3)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	4a1d      	ldr	r2, [pc, #116]	; (8000838 <DMA_DeInit+0x16c>)
 80007c4:	4293      	cmp	r3, r2
 80007c6:	d106      	bne.n	80007d6 <DMA_DeInit+0x10a>
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 80007c8:	4a19      	ldr	r2, [pc, #100]	; (8000830 <DMA_DeInit+0x164>)
 80007ca:	4b19      	ldr	r3, [pc, #100]	; (8000830 <DMA_DeInit+0x164>)
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80007d2:	6053      	str	r3, [r2, #4]
}
 80007d4:	e014      	b.n	8000800 <DMA_DeInit+0x134>
  else if (DMAy_Channelx == DMA2_Channel4)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4a18      	ldr	r2, [pc, #96]	; (800083c <DMA_DeInit+0x170>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d106      	bne.n	80007ec <DMA_DeInit+0x120>
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 80007de:	4a14      	ldr	r2, [pc, #80]	; (8000830 <DMA_DeInit+0x164>)
 80007e0:	4b13      	ldr	r3, [pc, #76]	; (8000830 <DMA_DeInit+0x164>)
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	f443 4370 	orr.w	r3, r3, #61440	; 0xf000
 80007e8:	6053      	str	r3, [r2, #4]
}
 80007ea:	e009      	b.n	8000800 <DMA_DeInit+0x134>
    if (DMAy_Channelx == DMA2_Channel5)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4a14      	ldr	r2, [pc, #80]	; (8000840 <DMA_DeInit+0x174>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d105      	bne.n	8000800 <DMA_DeInit+0x134>
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 80007f4:	4a0e      	ldr	r2, [pc, #56]	; (8000830 <DMA_DeInit+0x164>)
 80007f6:	4b0e      	ldr	r3, [pc, #56]	; (8000830 <DMA_DeInit+0x164>)
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80007fe:	6053      	str	r3, [r2, #4]
}
 8000800:	bf00      	nop
 8000802:	370c      	adds	r7, #12
 8000804:	46bd      	mov	sp, r7
 8000806:	bc80      	pop	{r7}
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40020008 	.word	0x40020008
 8000810:	40020000 	.word	0x40020000
 8000814:	4002001c 	.word	0x4002001c
 8000818:	40020030 	.word	0x40020030
 800081c:	40020044 	.word	0x40020044
 8000820:	40020058 	.word	0x40020058
 8000824:	4002006c 	.word	0x4002006c
 8000828:	40020080 	.word	0x40020080
 800082c:	40020408 	.word	0x40020408
 8000830:	40020400 	.word	0x40020400
 8000834:	4002041c 	.word	0x4002041c
 8000838:	40020430 	.word	0x40020430
 800083c:	40020444 	.word	0x40020444
 8000840:	40020458 	.word	0x40020458

08000844 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800085e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000862:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	689a      	ldr	r2, [r3, #8]
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	6a1b      	ldr	r3, [r3, #32]
 800086c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000872:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	695b      	ldr	r3, [r3, #20]
 8000878:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800087e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	69db      	ldr	r3, [r3, #28]
 8000884:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800088a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000890:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000892:	68fa      	ldr	r2, [r7, #12]
 8000894:	4313      	orrs	r3, r2
 8000896:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	68da      	ldr	r2, [r3, #12]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	685a      	ldr	r2, [r3, #4]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	60da      	str	r2, [r3, #12]
}
 80008b6:	bf00      	nop
 80008b8:	3714      	adds	r7, #20
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr

080008c0 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	460b      	mov	r3, r1
 80008ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008cc:	78fb      	ldrb	r3, [r7, #3]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d006      	beq.n	80008e0 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	f043 0201 	orr.w	r2, r3, #1
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 80008de:	e006      	b.n	80008ee <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80008e8:	4013      	ands	r3, r2
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	6013      	str	r3, [r2, #0]
}
 80008ee:	bf00      	nop
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bc80      	pop	{r7}
 80008f6:	4770      	bx	lr

080008f8 <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	460b      	mov	r3, r1
 8000902:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 8000904:	887a      	ldrh	r2, [r7, #2]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	605a      	str	r2, [r3, #4]
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr

08000914 <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	b29b      	uxth	r3, r3
}
 8000922:	4618      	mov	r0, r3
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr

0800092c <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093a:	2b00      	cmp	r3, #0
 800093c:	d003      	beq.n	8000946 <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 800093e:	4a06      	ldr	r2, [pc, #24]	; (8000958 <DMA_ClearFlag+0x2c>)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
  }
}
 8000944:	e002      	b.n	800094c <DMA_ClearFlag+0x20>
    DMA1->IFCR = DMAy_FLAG;
 8000946:	4a05      	ldr	r2, [pc, #20]	; (800095c <DMA_ClearFlag+0x30>)
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	6053      	str	r3, [r2, #4]
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	40020400 	.word	0x40020400
 800095c:	40020000 	.word	0x40020000

08000960 <DMA_ClearITPendingBit>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval None
  */
void DMA_ClearITPendingBit(uint32_t DMAy_IT)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));

  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	2b00      	cmp	r3, #0
 8000970:	d003      	beq.n	800097a <DMA_ClearITPendingBit+0x1a>
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 8000972:	4a06      	ldr	r2, [pc, #24]	; (800098c <DMA_ClearITPendingBit+0x2c>)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6053      	str	r3, [r2, #4]
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
  }
}
 8000978:	e002      	b.n	8000980 <DMA_ClearITPendingBit+0x20>
    DMA1->IFCR = DMAy_IT;
 800097a:	4a05      	ldr	r2, [pc, #20]	; (8000990 <DMA_ClearITPendingBit+0x30>)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	6053      	str	r3, [r2, #4]
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	bc80      	pop	{r7}
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	40020400 	.word	0x40020400
 8000990:	40020000 	.word	0x40020000

08000994 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000994:	b480      	push	{r7}
 8000996:	b089      	sub	sp, #36	; 0x24
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800099e:	2300      	movs	r3, #0
 80009a0:	61fb      	str	r3, [r7, #28]
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	2300      	movs	r3, #0
 80009a8:	61bb      	str	r3, [r7, #24]
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80009ae:	2300      	movs	r3, #0
 80009b0:	617b      	str	r3, [r7, #20]
 80009b2:	2300      	movs	r3, #0
 80009b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	78db      	ldrb	r3, [r3, #3]
 80009ba:	f003 030f 	and.w	r3, r3, #15
 80009be:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	78db      	ldrb	r3, [r3, #3]
 80009c4:	f003 0310 	and.w	r3, r3, #16
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d005      	beq.n	80009d8 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	789b      	ldrb	r3, [r3, #2]
 80009d0:	461a      	mov	r2, r3
 80009d2:	69fb      	ldr	r3, [r7, #28]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	881b      	ldrh	r3, [r3, #0]
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d044      	beq.n	8000a6c <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	61bb      	str	r3, [r7, #24]
 80009ec:	e038      	b.n	8000a60 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80009ee:	2201      	movs	r2, #1
 80009f0:	69bb      	ldr	r3, [r7, #24]
 80009f2:	fa02 f303 	lsl.w	r3, r2, r3
 80009f6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	4013      	ands	r3, r2
 8000a02:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d126      	bne.n	8000a5a <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	009b      	lsls	r3, r3, #2
 8000a10:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000a12:	220f      	movs	r2, #15
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	43db      	mvns	r3, r3
 8000a20:	697a      	ldr	r2, [r7, #20]
 8000a22:	4013      	ands	r3, r2
 8000a24:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000a26:	69fa      	ldr	r2, [r7, #28]
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	78db      	ldrb	r3, [r3, #3]
 8000a38:	2b28      	cmp	r3, #40	; 0x28
 8000a3a:	d105      	bne.n	8000a48 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	409a      	lsls	r2, r3
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	615a      	str	r2, [r3, #20]
 8000a46:	e008      	b.n	8000a5a <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	78db      	ldrb	r3, [r3, #3]
 8000a4c:	2b48      	cmp	r3, #72	; 0x48
 8000a4e:	d104      	bne.n	8000a5a <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000a50:	2201      	movs	r2, #1
 8000a52:	69bb      	ldr	r3, [r7, #24]
 8000a54:	409a      	lsls	r2, r3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	61bb      	str	r3, [r7, #24]
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	2b07      	cmp	r3, #7
 8000a64:	d9c3      	bls.n	80009ee <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	697a      	ldr	r2, [r7, #20]
 8000a6a:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	2bff      	cmp	r3, #255	; 0xff
 8000a72:	d946      	bls.n	8000b02 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
 8000a7e:	e03a      	b.n	8000af6 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	3308      	adds	r3, #8
 8000a84:	2201      	movs	r2, #1
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	881b      	ldrh	r3, [r3, #0]
 8000a90:	461a      	mov	r2, r3
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	4013      	ands	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000a98:	693a      	ldr	r2, [r7, #16]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d127      	bne.n	8000af0 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000aa0:	69bb      	ldr	r3, [r7, #24]
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000aa6:	220f      	movs	r2, #15
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000aae:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	697a      	ldr	r2, [r7, #20]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000aba:	69fa      	ldr	r2, [r7, #28]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	78db      	ldrb	r3, [r3, #3]
 8000acc:	2b28      	cmp	r3, #40	; 0x28
 8000ace:	d105      	bne.n	8000adc <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	3308      	adds	r3, #8
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	409a      	lsls	r2, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	78db      	ldrb	r3, [r3, #3]
 8000ae0:	2b48      	cmp	r3, #72	; 0x48
 8000ae2:	d105      	bne.n	8000af0 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	3308      	adds	r3, #8
 8000ae8:	2201      	movs	r2, #1
 8000aea:	409a      	lsls	r2, r3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	3301      	adds	r3, #1
 8000af4:	61bb      	str	r3, [r7, #24]
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	2b07      	cmp	r3, #7
 8000afa:	d9c1      	bls.n	8000a80 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	697a      	ldr	r2, [r7, #20]
 8000b00:	605a      	str	r2, [r3, #4]
  }
}
 8000b02:	bf00      	nop
 8000b04:	3724      	adds	r7, #36	; 0x24
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr

08000b0c <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
 8000b14:	460b      	mov	r3, r1
 8000b16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000b18:	887a      	ldrh	r2, [r7, #2]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	615a      	str	r2, [r3, #20]
}
 8000b1e:	bf00      	nop
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr

08000b28 <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <RCC_ADCCLKConfig+0x34>)
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b40:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b4a:	4a04      	ldr	r2, [pc, #16]	; (8000b5c <RCC_ADCCLKConfig+0x34>)
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	6053      	str	r3, [r2, #4]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40021000 	.word	0x40021000

08000b60 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b087      	sub	sp, #28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	2300      	movs	r3, #0
 8000b76:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000b78:	4b4c      	ldr	r3, [pc, #304]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f003 030c 	and.w	r3, r3, #12
 8000b80:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	2b04      	cmp	r3, #4
 8000b86:	d007      	beq.n	8000b98 <RCC_GetClocksFreq+0x38>
 8000b88:	2b08      	cmp	r3, #8
 8000b8a:	d009      	beq.n	8000ba0 <RCC_GetClocksFreq+0x40>
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d133      	bne.n	8000bf8 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a47      	ldr	r2, [pc, #284]	; (8000cb0 <RCC_GetClocksFreq+0x150>)
 8000b94:	601a      	str	r2, [r3, #0]
      break;
 8000b96:	e033      	b.n	8000c00 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a45      	ldr	r2, [pc, #276]	; (8000cb0 <RCC_GetClocksFreq+0x150>)
 8000b9c:	601a      	str	r2, [r3, #0]
      break;
 8000b9e:	e02f      	b.n	8000c00 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000ba0:	4b42      	ldr	r3, [pc, #264]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000ba8:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000baa:	4b40      	ldr	r3, [pc, #256]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000bac:	685b      	ldr	r3, [r3, #4]
 8000bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bb2:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	0c9b      	lsrs	r3, r3, #18
 8000bb8:	3302      	adds	r3, #2
 8000bba:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d106      	bne.n	8000bd0 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	4a3b      	ldr	r2, [pc, #236]	; (8000cb4 <RCC_GetClocksFreq+0x154>)
 8000bc6:	fb02 f203 	mul.w	r2, r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000bce:	e017      	b.n	8000c00 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000bd0:	4b36      	ldr	r3, [pc, #216]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d006      	beq.n	8000bea <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	4a35      	ldr	r2, [pc, #212]	; (8000cb4 <RCC_GetClocksFreq+0x154>)
 8000be0:	fb02 f203 	mul.w	r2, r2, r3
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	601a      	str	r2, [r3, #0]
      break;
 8000be8:	e00a      	b.n	8000c00 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	4a30      	ldr	r2, [pc, #192]	; (8000cb0 <RCC_GetClocksFreq+0x150>)
 8000bee:	fb02 f203 	mul.w	r2, r2, r3
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	601a      	str	r2, [r3, #0]
      break;
 8000bf6:	e003      	b.n	8000c00 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4a2d      	ldr	r2, [pc, #180]	; (8000cb0 <RCC_GetClocksFreq+0x150>)
 8000bfc:	601a      	str	r2, [r3, #0]
      break;
 8000bfe:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000c00:	4b2a      	ldr	r3, [pc, #168]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c08:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	091b      	lsrs	r3, r3, #4
 8000c0e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000c10:	4a29      	ldr	r2, [pc, #164]	; (8000cb8 <RCC_GetClocksFreq+0x158>)
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	4413      	add	r3, r2
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	40da      	lsrs	r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000c28:	4b20      	ldr	r3, [pc, #128]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000c30:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000c38:	4a1f      	ldr	r2, [pc, #124]	; (8000cb8 <RCC_GetClocksFreq+0x158>)
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	685a      	ldr	r2, [r3, #4]
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	40da      	lsrs	r2, r3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000c50:	4b16      	ldr	r3, [pc, #88]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000c58:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	0adb      	lsrs	r3, r3, #11
 8000c5e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000c60:	4a15      	ldr	r2, [pc, #84]	; (8000cb8 <RCC_GetClocksFreq+0x158>)
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	4413      	add	r3, r2
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685a      	ldr	r2, [r3, #4]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	40da      	lsrs	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000c78:	4b0c      	ldr	r3, [pc, #48]	; (8000cac <RCC_GetClocksFreq+0x14c>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c80:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	0b9b      	lsrs	r3, r3, #14
 8000c86:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000c88:	4a0c      	ldr	r2, [pc, #48]	; (8000cbc <RCC_GetClocksFreq+0x15c>)
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	68da      	ldr	r2, [r3, #12]
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	fbb2 f2f3 	udiv	r2, r2, r3
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	611a      	str	r2, [r3, #16]
}
 8000ca2:	bf00      	nop
 8000ca4:	371c      	adds	r7, #28
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	007a1200 	.word	0x007a1200
 8000cb4:	003d0900 	.word	0x003d0900
 8000cb8:	20000000 	.word	0x20000000
 8000cbc:	20000010 	.word	0x20000010

08000cc0 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
 8000cc8:	460b      	mov	r3, r1
 8000cca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ccc:	78fb      	ldrb	r3, [r7, #3]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d006      	beq.n	8000ce0 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000cd2:	4909      	ldr	r1, [pc, #36]	; (8000cf8 <RCC_AHBPeriphClockCmd+0x38>)
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <RCC_AHBPeriphClockCmd+0x38>)
 8000cd6:	695a      	ldr	r2, [r3, #20]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000cde:	e006      	b.n	8000cee <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000ce0:	4905      	ldr	r1, [pc, #20]	; (8000cf8 <RCC_AHBPeriphClockCmd+0x38>)
 8000ce2:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <RCC_AHBPeriphClockCmd+0x38>)
 8000ce4:	695a      	ldr	r2, [r3, #20]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	4013      	ands	r3, r2
 8000cec:	614b      	str	r3, [r1, #20]
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	40021000 	.word	0x40021000

08000cfc <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d08:	78fb      	ldrb	r3, [r7, #3]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d006      	beq.n	8000d1c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d0e:	4909      	ldr	r1, [pc, #36]	; (8000d34 <RCC_APB2PeriphClockCmd+0x38>)
 8000d10:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <RCC_APB2PeriphClockCmd+0x38>)
 8000d12:	699a      	ldr	r2, [r3, #24]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000d1a:	e006      	b.n	8000d2a <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d1c:	4905      	ldr	r1, [pc, #20]	; (8000d34 <RCC_APB2PeriphClockCmd+0x38>)
 8000d1e:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <RCC_APB2PeriphClockCmd+0x38>)
 8000d20:	699a      	ldr	r2, [r3, #24]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	4013      	ands	r3, r2
 8000d28:	618b      	str	r3, [r1, #24]
}
 8000d2a:	bf00      	nop
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bc80      	pop	{r7}
 8000d32:	4770      	bx	lr
 8000d34:	40021000 	.word	0x40021000

08000d38 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d006      	beq.n	8000d58 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d4a:	4909      	ldr	r1, [pc, #36]	; (8000d70 <RCC_APB1PeriphClockCmd+0x38>)
 8000d4c:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <RCC_APB1PeriphClockCmd+0x38>)
 8000d4e:	69da      	ldr	r2, [r3, #28]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000d56:	e006      	b.n	8000d66 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000d58:	4905      	ldr	r1, [pc, #20]	; (8000d70 <RCC_APB1PeriphClockCmd+0x38>)
 8000d5a:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <RCC_APB1PeriphClockCmd+0x38>)
 8000d5c:	69da      	ldr	r2, [r3, #28]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	43db      	mvns	r3, r3
 8000d62:	4013      	ands	r3, r2
 8000d64:	61cb      	str	r3, [r1, #28]
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr
 8000d70:	40021000 	.word	0x40021000

08000d74 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d80:	78fb      	ldrb	r3, [r7, #3]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d006      	beq.n	8000d94 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000d86:	4909      	ldr	r1, [pc, #36]	; (8000dac <RCC_APB2PeriphResetCmd+0x38>)
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <RCC_APB2PeriphResetCmd+0x38>)
 8000d8a:	68da      	ldr	r2, [r3, #12]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000d92:	e006      	b.n	8000da2 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000d94:	4905      	ldr	r1, [pc, #20]	; (8000dac <RCC_APB2PeriphResetCmd+0x38>)
 8000d96:	4b05      	ldr	r3, [pc, #20]	; (8000dac <RCC_APB2PeriphResetCmd+0x38>)
 8000d98:	68da      	ldr	r2, [r3, #12]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	4013      	ands	r3, r2
 8000da0:	60cb      	str	r3, [r1, #12]
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr
 8000dac:	40021000 	.word	0x40021000

08000db0 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	4a2e      	ldr	r2, [pc, #184]	; (8000e80 <TIM_TimeBaseInit+0xd0>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d013      	beq.n	8000df4 <TIM_TimeBaseInit+0x44>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a2d      	ldr	r2, [pc, #180]	; (8000e84 <TIM_TimeBaseInit+0xd4>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d00f      	beq.n	8000df4 <TIM_TimeBaseInit+0x44>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dda:	d00b      	beq.n	8000df4 <TIM_TimeBaseInit+0x44>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	4a2a      	ldr	r2, [pc, #168]	; (8000e88 <TIM_TimeBaseInit+0xd8>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d007      	beq.n	8000df4 <TIM_TimeBaseInit+0x44>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4a29      	ldr	r2, [pc, #164]	; (8000e8c <TIM_TimeBaseInit+0xdc>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d003      	beq.n	8000df4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a28      	ldr	r2, [pc, #160]	; (8000e90 <TIM_TimeBaseInit+0xe0>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d108      	bne.n	8000e06 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000df4:	89fb      	ldrh	r3, [r7, #14]
 8000df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000dfa:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	885a      	ldrh	r2, [r3, #2]
 8000e00:	89fb      	ldrh	r3, [r7, #14]
 8000e02:	4313      	orrs	r3, r2
 8000e04:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a22      	ldr	r2, [pc, #136]	; (8000e94 <TIM_TimeBaseInit+0xe4>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d00c      	beq.n	8000e28 <TIM_TimeBaseInit+0x78>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4a21      	ldr	r2, [pc, #132]	; (8000e98 <TIM_TimeBaseInit+0xe8>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d008      	beq.n	8000e28 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000e16:	89fb      	ldrh	r3, [r7, #14]
 8000e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e1c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	88da      	ldrh	r2, [r3, #6]
 8000e22:	89fb      	ldrh	r3, [r7, #14]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	89fa      	ldrh	r2, [r7, #14]
 8000e2c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	889a      	ldrh	r2, [r3, #4]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	881a      	ldrh	r2, [r3, #0]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a0f      	ldr	r2, [pc, #60]	; (8000e80 <TIM_TimeBaseInit+0xd0>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d00f      	beq.n	8000e66 <TIM_TimeBaseInit+0xb6>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4a0e      	ldr	r2, [pc, #56]	; (8000e84 <TIM_TimeBaseInit+0xd4>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d00b      	beq.n	8000e66 <TIM_TimeBaseInit+0xb6>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a12      	ldr	r2, [pc, #72]	; (8000e9c <TIM_TimeBaseInit+0xec>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d007      	beq.n	8000e66 <TIM_TimeBaseInit+0xb6>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a11      	ldr	r2, [pc, #68]	; (8000ea0 <TIM_TimeBaseInit+0xf0>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d003      	beq.n	8000e66 <TIM_TimeBaseInit+0xb6>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a10      	ldr	r2, [pc, #64]	; (8000ea4 <TIM_TimeBaseInit+0xf4>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d104      	bne.n	8000e70 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	7a1b      	ldrb	r3, [r3, #8]
 8000e6a:	b29a      	uxth	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2201      	movs	r2, #1
 8000e74:	829a      	strh	r2, [r3, #20]
}
 8000e76:	bf00      	nop
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr
 8000e80:	40012c00 	.word	0x40012c00
 8000e84:	40013400 	.word	0x40013400
 8000e88:	40000400 	.word	0x40000400
 8000e8c:	40000800 	.word	0x40000800
 8000e90:	40000c00 	.word	0x40000c00
 8000e94:	40001000 	.word	0x40001000
 8000e98:	40001400 	.word	0x40001400
 8000e9c:	40014000 	.word	0x40014000
 8000ea0:	40014400 	.word	0x40014400
 8000ea4:	40014800 	.word	0x40014800

08000ea8 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	817b      	strh	r3, [r7, #10]
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	81fb      	strh	r3, [r7, #14]
 8000eba:	2300      	movs	r3, #0
 8000ebc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	8c1b      	ldrh	r3, [r3, #32]
 8000ec2:	b29b      	uxth	r3, r3
 8000ec4:	f023 0310 	bic.w	r3, r3, #16
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	8c1b      	ldrh	r3, [r3, #32]
 8000ed2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	889b      	ldrh	r3, [r3, #4]
 8000ed8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	8b1b      	ldrh	r3, [r3, #24]
 8000ede:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8000ee0:	897b      	ldrh	r3, [r7, #10]
 8000ee2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000ee6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 8000ee8:	897b      	ldrh	r3, [r7, #10]
 8000eea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000eee:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	881b      	ldrh	r3, [r3, #0]
 8000ef4:	021b      	lsls	r3, r3, #8
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	897b      	ldrh	r3, [r7, #10]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8000efe:	89fb      	ldrh	r3, [r7, #14]
 8000f00:	f023 0320 	bic.w	r3, r3, #32
 8000f04:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	891b      	ldrh	r3, [r3, #8]
 8000f0a:	011b      	lsls	r3, r3, #4
 8000f0c:	b29a      	uxth	r2, r3
 8000f0e:	89fb      	ldrh	r3, [r7, #14]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	885b      	ldrh	r3, [r3, #2]
 8000f18:	011b      	lsls	r3, r3, #4
 8000f1a:	b29a      	uxth	r2, r3
 8000f1c:	89fb      	ldrh	r3, [r7, #14]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a22      	ldr	r2, [pc, #136]	; (8000fb0 <TIM_OC2Init+0x108>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d003      	beq.n	8000f32 <TIM_OC2Init+0x8a>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a21      	ldr	r2, [pc, #132]	; (8000fb4 <TIM_OC2Init+0x10c>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d12b      	bne.n	8000f8a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 8000f32:	89fb      	ldrh	r3, [r7, #14]
 8000f34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f38:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	895b      	ldrh	r3, [r3, #10]
 8000f3e:	011b      	lsls	r3, r3, #4
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	89fb      	ldrh	r3, [r7, #14]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8000f48:	89fb      	ldrh	r3, [r7, #14]
 8000f4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f4e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	889b      	ldrh	r3, [r3, #4]
 8000f54:	011b      	lsls	r3, r3, #4
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 8000f5e:	89bb      	ldrh	r3, [r7, #12]
 8000f60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f64:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8000f66:	89bb      	ldrh	r3, [r7, #12]
 8000f68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f6c:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	899b      	ldrh	r3, [r3, #12]
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	b29a      	uxth	r2, r3
 8000f76:	89bb      	ldrh	r3, [r7, #12]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	89db      	ldrh	r3, [r3, #14]
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	89bb      	ldrh	r3, [r7, #12]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	89ba      	ldrh	r2, [r7, #12]
 8000f8e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	897a      	ldrh	r2, [r7, #10]
 8000f94:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	88da      	ldrh	r2, [r3, #6]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	89fa      	ldrh	r2, [r7, #14]
 8000fa2:	841a      	strh	r2, [r3, #32]
}
 8000fa4:	bf00      	nop
 8000fa6:	3714      	adds	r7, #20
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	40012c00 	.word	0x40012c00
 8000fb4:	40013400 	.word	0x40013400

08000fb8 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fc4:	78fb      	ldrb	r3, [r7, #3]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d008      	beq.n	8000fdc <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	881b      	ldrh	r3, [r3, #0]
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	b29a      	uxth	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000fda:	e007      	b.n	8000fec <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	881b      	ldrh	r3, [r3, #0]
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	f023 0301 	bic.w	r3, r3, #1
 8000fe6:	b29a      	uxth	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	801a      	strh	r2, [r3, #0]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr

08000ff6 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	460b      	mov	r3, r1
 8001000:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001002:	78fb      	ldrb	r3, [r7, #3]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d00c      	beq.n	8001022 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800100e:	b29b      	uxth	r3, r3
 8001010:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001014:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001018:	b29a      	uxth	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
  }  
}
 8001020:	e009      	b.n	8001036 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001028:	b29b      	uxth	r3, r3
 800102a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800102e:	b29a      	uxth	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	bc80      	pop	{r7}
 800103e:	4770      	bx	lr

08001040 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	807b      	strh	r3, [r7, #2]
 800104c:	4613      	mov	r3, r2
 800104e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001050:	787b      	ldrb	r3, [r7, #1]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d008      	beq.n	8001068 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	899b      	ldrh	r3, [r3, #12]
 800105a:	b29a      	uxth	r2, r3
 800105c:	887b      	ldrh	r3, [r7, #2]
 800105e:	4313      	orrs	r3, r2
 8001060:	b29a      	uxth	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001066:	e009      	b.n	800107c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	899b      	ldrh	r3, [r3, #12]
 800106c:	b29a      	uxth	r2, r3
 800106e:	887b      	ldrh	r3, [r7, #2]
 8001070:	43db      	mvns	r3, r3
 8001072:	b29b      	uxth	r3, r3
 8001074:	4013      	ands	r3, r2
 8001076:	b29a      	uxth	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	819a      	strh	r2, [r3, #12]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr

08001086 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001086:	b480      	push	{r7}
 8001088:	b083      	sub	sp, #12
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
 800108e:	460b      	mov	r3, r1
 8001090:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001092:	78fb      	ldrb	r3, [r7, #3]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d008      	beq.n	80010aa <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	881b      	ldrh	r3, [r3, #0]
 800109c:	b29b      	uxth	r3, r3
 800109e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 80010a8:	e007      	b.n	80010ba <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	801a      	strh	r2, [r3, #0]
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr

080010c4 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	8b1b      	ldrh	r3, [r3, #24]
 80010d8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 80010da:	89fb      	ldrh	r3, [r7, #14]
 80010dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010e0:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 80010e2:	887b      	ldrh	r3, [r7, #2]
 80010e4:	021b      	lsls	r3, r3, #8
 80010e6:	b29a      	uxth	r2, r3
 80010e8:	89fb      	ldrh	r3, [r7, #14]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	89fa      	ldrh	r2, [r7, #14]
 80010f2:	831a      	strh	r2, [r3, #24]
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr

080010fe <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
 8001106:	460b      	mov	r3, r1
 8001108:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	887a      	ldrh	r2, [r7, #2]
 800110e:	871a      	strh	r2, [r3, #56]	; 0x38
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr

0800111a <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800111a:	b480      	push	{r7}
 800111c:	b085      	sub	sp, #20
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001126:	2300      	movs	r3, #0
 8001128:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 800112a:	2300      	movs	r3, #0
 800112c:	81bb      	strh	r3, [r7, #12]
 800112e:	2300      	movs	r3, #0
 8001130:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	8a1b      	ldrh	r3, [r3, #16]
 8001136:	b29a      	uxth	r2, r3
 8001138:	887b      	ldrh	r3, [r7, #2]
 800113a:	4013      	ands	r3, r2
 800113c:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	899b      	ldrh	r3, [r3, #12]
 8001142:	b29a      	uxth	r2, r3
 8001144:	887b      	ldrh	r3, [r7, #2]
 8001146:	4013      	ands	r3, r2
 8001148:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800114a:	89bb      	ldrh	r3, [r7, #12]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d005      	beq.n	800115c <TIM_GetITStatus+0x42>
 8001150:	897b      	ldrh	r3, [r7, #10]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001156:	2301      	movs	r3, #1
 8001158:	73fb      	strb	r3, [r7, #15]
 800115a:	e001      	b.n	8001160 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800115c:	2300      	movs	r3, #0
 800115e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
}
 8001162:	4618      	mov	r0, r3
 8001164:	3714      	adds	r7, #20
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr

0800116c <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	460b      	mov	r3, r1
 8001176:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001178:	887b      	ldrh	r3, [r7, #2]
 800117a:	43db      	mvns	r3, r3
 800117c:	b29a      	uxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	821a      	strh	r2, [r3, #16]
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr

0800118c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	; 0x30
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001196:	2300      	movs	r3, #0
 8001198:	62fb      	str	r3, [r7, #44]	; 0x2c
 800119a:	2300      	movs	r3, #0
 800119c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 800119e:	2300      	movs	r3, #0
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80011a2:	2300      	movs	r3, #0
 80011a4:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a1b      	ldrh	r3, [r3, #16]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80011b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011b8:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 80011bc:	4013      	ands	r3, r2
 80011be:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	88db      	ldrh	r3, [r3, #6]
 80011c4:	461a      	mov	r2, r3
 80011c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c8:	4313      	orrs	r3, r2
 80011ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80011cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	899b      	ldrh	r3, [r3, #12]
 80011d8:	b29b      	uxth	r3, r3
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80011dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011de:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80011e2:	4013      	ands	r3, r2
 80011e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	889a      	ldrh	r2, [r3, #4]
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	891b      	ldrh	r3, [r3, #8]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80011f6:	4313      	orrs	r3, r2
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	461a      	mov	r2, r3
 80011fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011fe:	4313      	orrs	r3, r2
 8001200:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001204:	b29a      	uxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	8a9b      	ldrh	r3, [r3, #20]
 800120e:	b29b      	uxth	r3, r3
 8001210:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001212:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001214:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8001218:	4013      	ands	r3, r2
 800121a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	899b      	ldrh	r3, [r3, #12]
 8001220:	461a      	mov	r2, r3
 8001222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001224:	4313      	orrs	r3, r2
 8001226:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122a:	b29a      	uxth	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001230:	f107 0308 	add.w	r3, r7, #8
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff fc93 	bl	8000b60 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	4a2e      	ldr	r2, [pc, #184]	; (80012f8 <USART_Init+0x16c>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d102      	bne.n	8001248 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	62bb      	str	r3, [r7, #40]	; 0x28
 8001246:	e001      	b.n	800124c <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	899b      	ldrh	r3, [r3, #12]
 8001250:	b29b      	uxth	r3, r3
 8001252:	b21b      	sxth	r3, r3
 8001254:	2b00      	cmp	r3, #0
 8001256:	da0c      	bge.n	8001272 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001258:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800125a:	4613      	mov	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4413      	add	r3, r2
 8001260:	009a      	lsls	r2, r3, #2
 8001262:	441a      	add	r2, r3
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	fbb2 f3f3 	udiv	r3, r2, r3
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
 8001270:	e00b      	b.n	800128a <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001272:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001274:	4613      	mov	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	4413      	add	r3, r2
 800127a:	009a      	lsls	r2, r3, #2
 800127c:	441a      	add	r2, r3
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	fbb2 f3f3 	udiv	r3, r2, r3
 8001288:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 800128a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128c:	4a1b      	ldr	r2, [pc, #108]	; (80012fc <USART_Init+0x170>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	095b      	lsrs	r3, r3, #5
 8001294:	011b      	lsls	r3, r3, #4
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800129a:	091b      	lsrs	r3, r3, #4
 800129c:	2264      	movs	r2, #100	; 0x64
 800129e:	fb02 f303 	mul.w	r3, r2, r3
 80012a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	899b      	ldrh	r3, [r3, #12]
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	b21b      	sxth	r3, r3
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	da0c      	bge.n	80012ce <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80012b4:	6a3b      	ldr	r3, [r7, #32]
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	3332      	adds	r3, #50	; 0x32
 80012ba:	4a10      	ldr	r2, [pc, #64]	; (80012fc <USART_Init+0x170>)
 80012bc:	fba2 2303 	umull	r2, r3, r2, r3
 80012c0:	095b      	lsrs	r3, r3, #5
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012c8:	4313      	orrs	r3, r2
 80012ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012cc:	e00b      	b.n	80012e6 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80012ce:	6a3b      	ldr	r3, [r7, #32]
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	3332      	adds	r3, #50	; 0x32
 80012d4:	4a09      	ldr	r2, [pc, #36]	; (80012fc <USART_Init+0x170>)
 80012d6:	fba2 2303 	umull	r2, r3, r2, r3
 80012da:	095b      	lsrs	r3, r3, #5
 80012dc:	f003 030f 	and.w	r3, r3, #15
 80012e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012e2:	4313      	orrs	r3, r2
 80012e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80012e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e8:	b29a      	uxth	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	811a      	strh	r2, [r3, #8]
}
 80012ee:	bf00      	nop
 80012f0:	3730      	adds	r7, #48	; 0x30
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40013800 	.word	0x40013800
 80012fc:	51eb851f 	.word	0x51eb851f

08001300 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800130c:	78fb      	ldrb	r3, [r7, #3]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d008      	beq.n	8001324 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	899b      	ldrh	r3, [r3, #12]
 8001316:	b29b      	uxth	r3, r3
 8001318:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800131c:	b29a      	uxth	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8001322:	e007      	b.n	8001334 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	899b      	ldrh	r3, [r3, #12]
 8001328:	b29b      	uxth	r3, r3
 800132a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800132e:	b29a      	uxth	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	819a      	strh	r2, [r3, #12]
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr

0800133e <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 800133e:	b480      	push	{r7}
 8001340:	b087      	sub	sp, #28
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
 8001346:	460b      	mov	r3, r1
 8001348:	807b      	strh	r3, [r7, #2]
 800134a:	4613      	mov	r3, r2
 800134c:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 800134e:	2300      	movs	r3, #0
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001362:	887b      	ldrh	r3, [r7, #2]
 8001364:	b2db      	uxtb	r3, r3
 8001366:	095b      	lsrs	r3, r3, #5
 8001368:	b2db      	uxtb	r3, r3
 800136a:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 800136c:	887b      	ldrh	r3, [r7, #2]
 800136e:	f003 031f 	and.w	r3, r3, #31
 8001372:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001374:	2201      	movs	r2, #1
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d103      	bne.n	800138c <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	330c      	adds	r3, #12
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	e009      	b.n	80013a0 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	2b02      	cmp	r3, #2
 8001390:	d103      	bne.n	800139a <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	3310      	adds	r3, #16
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	e002      	b.n	80013a0 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	3314      	adds	r3, #20
 800139e:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80013a0:	787b      	ldrb	r3, [r7, #1]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d006      	beq.n	80013b4 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	697a      	ldr	r2, [r7, #20]
 80013aa:	6811      	ldr	r1, [r2, #0]
 80013ac:	68ba      	ldr	r2, [r7, #8]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80013b2:	e006      	b.n	80013c2 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	697a      	ldr	r2, [r7, #20]
 80013b8:	6811      	ldr	r1, [r2, #0]
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	43d2      	mvns	r2, r2
 80013be:	400a      	ands	r2, r1
 80013c0:	601a      	str	r2, [r3, #0]
}
 80013c2:	bf00      	nop
 80013c4:	371c      	adds	r7, #28
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bc80      	pop	{r7}
 80013ca:	4770      	bx	lr

080013cc <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	460b      	mov	r3, r1
 80013d6:	807b      	strh	r3, [r7, #2]
 80013d8:	4613      	mov	r3, r2
 80013da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 80013dc:	787b      	ldrb	r3, [r7, #1]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d008      	beq.n	80013f4 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	8a9b      	ldrh	r3, [r3, #20]
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	887b      	ldrh	r3, [r7, #2]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 80013f2:	e009      	b.n	8001408 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	8a9b      	ldrh	r3, [r3, #20]
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	887b      	ldrh	r3, [r7, #2]
 80013fc:	43db      	mvns	r3, r3
 80013fe:	b29b      	uxth	r3, r3
 8001400:	4013      	ands	r3, r2
 8001402:	b29a      	uxth	r2, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	829a      	strh	r2, [r3, #20]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
 800141a:	460b      	mov	r3, r1
 800141c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800141e:	887b      	ldrh	r3, [r7, #2]
 8001420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001424:	b29a      	uxth	r2, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	809a      	strh	r2, [r3, #4]
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	bc80      	pop	{r7}
 8001432:	4770      	bx	lr

08001434 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	889b      	ldrh	r3, [r3, #4]
 8001440:	b29b      	uxth	r3, r3
 8001442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001446:	b29b      	uxth	r3, r3
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr

08001452 <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001452:	b480      	push	{r7}
 8001454:	b087      	sub	sp, #28
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	460b      	mov	r3, r1
 800145c:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	2300      	movs	r3, #0
 8001468:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800146a:	2300      	movs	r3, #0
 800146c:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800146e:	887b      	ldrh	r3, [r7, #2]
 8001470:	b2db      	uxtb	r3, r3
 8001472:	095b      	lsrs	r3, r3, #5
 8001474:	b2db      	uxtb	r3, r3
 8001476:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8001478:	887b      	ldrh	r3, [r7, #2]
 800147a:	f003 031f 	and.w	r3, r3, #31
 800147e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001480:	2201      	movs	r2, #1
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d107      	bne.n	80014a0 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	899b      	ldrh	r3, [r3, #12]
 8001494:	b29b      	uxth	r3, r3
 8001496:	461a      	mov	r2, r3
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	4013      	ands	r3, r2
 800149c:	617b      	str	r3, [r7, #20]
 800149e:	e011      	b.n	80014c4 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d107      	bne.n	80014b6 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	8a1b      	ldrh	r3, [r3, #16]
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	461a      	mov	r2, r3
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	4013      	ands	r3, r2
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	e006      	b.n	80014c4 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	8a9b      	ldrh	r3, [r3, #20]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	461a      	mov	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	4013      	ands	r3, r2
 80014c2:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80014c4:	887b      	ldrh	r3, [r7, #2]
 80014c6:	0a1b      	lsrs	r3, r3, #8
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80014cc:	2201      	movs	r2, #1
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	4013      	ands	r3, r2
 80014e2:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d005      	beq.n	80014f6 <USART_GetITStatus+0xa4>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d002      	beq.n	80014f6 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80014f0:	2301      	movs	r3, #1
 80014f2:	74fb      	strb	r3, [r7, #19]
 80014f4:	e001      	b.n	80014fa <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80014fa:	7cfb      	ldrb	r3, [r7, #19]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	371c      	adds	r7, #28
 8001500:	46bd      	mov	sp, r7
 8001502:	bc80      	pop	{r7}
 8001504:	4770      	bx	lr
	...

08001508 <DS_ADC_Init>:
#include "adc.h"

uint32_t adcBuffer[DS_ADC_BUF_LEN];

void DS_ADC_Init()
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af00      	add	r7, sp, #0
	ADC_InitTypeDef	ADC_InitTypeDef_Struct;
	//NVIC_InitTypeDef NVIC_InitTypeDef_Struct;
	//DMA_InitTypeDef DMA_InitTypeDef_Struct;

	/*   */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 800150e:	2101      	movs	r1, #1
 8001510:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001514:	f7ff fbf2 	bl	8000cfc <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC,ENABLE);
 8001518:	2101      	movs	r1, #1
 800151a:	2010      	movs	r0, #16
 800151c:	f7ff fbee 	bl	8000cfc <RCC_APB2PeriphClockCmd>
	//RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
	RCC_ADCCLKConfig(RCC_PCLK2_Div6);
 8001520:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001524:	f7ff fb00 	bl	8000b28 <RCC_ADCCLKConfig>

	/* ADC - GPIO */
	GPIO_InitTypeDef_Struct.GPIO_Pin = DS_ADC_Pin;
 8001528:	2304      	movs	r3, #4
 800152a:	82bb      	strh	r3, [r7, #20]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_AIN;
 800152c:	2300      	movs	r3, #0
 800152e:	75fb      	strb	r3, [r7, #23]
	GPIO_Init(DS_ADC_Port,&GPIO_InitTypeDef_Struct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	481f      	ldr	r0, [pc, #124]	; (80015b4 <DS_ADC_Init+0xac>)
 8001538:	f7ff fa2c 	bl	8000994 <GPIO_Init>
	DMA_Cmd(DMA1_Channel1,ENABLE);
	ADC_DMACmd(ADC1,ENABLE);
	DMA_ITConfig(DMA1_Channel1,DMA_IT_TC,ENABLE);
	*/
	/* ADC  */
	ADC_DeInit(ADC1);
 800153c:	481e      	ldr	r0, [pc, #120]	; (80015b8 <DS_ADC_Init+0xb0>)
 800153e:	f7fe fed3 	bl	80002e8 <ADC_DeInit>
	ADC_InitTypeDef_Struct.ADC_Mode = ADC_Mode_Independent;
 8001542:	2300      	movs	r3, #0
 8001544:	603b      	str	r3, [r7, #0]
	ADC_InitTypeDef_Struct.ADC_DataAlign = ADC_DataAlign_Right;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
	ADC_InitTypeDef_Struct.ADC_ScanConvMode = DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	713b      	strb	r3, [r7, #4]
	ADC_InitTypeDef_Struct.ADC_ContinuousConvMode = DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	717b      	strb	r3, [r7, #5]
	ADC_InitTypeDef_Struct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8001552:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8001556:	60bb      	str	r3, [r7, #8]
	ADC_InitTypeDef_Struct.ADC_NbrOfChannel = 1;
 8001558:	2301      	movs	r3, #1
 800155a:	743b      	strb	r3, [r7, #16]
	ADC_Init(ADC1,&ADC_InitTypeDef_Struct);
 800155c:	463b      	mov	r3, r7
 800155e:	4619      	mov	r1, r3
 8001560:	4815      	ldr	r0, [pc, #84]	; (80015b8 <DS_ADC_Init+0xb0>)
 8001562:	f7fe fefb 	bl	800035c <ADC_Init>

	ADC_RegularChannelConfig(ADC1,ADC_Channel_12,1,ADC_SampleTime_239Cycles5);
 8001566:	2307      	movs	r3, #7
 8001568:	2201      	movs	r2, #1
 800156a:	210c      	movs	r1, #12
 800156c:	4812      	ldr	r0, [pc, #72]	; (80015b8 <DS_ADC_Init+0xb0>)
 800156e:	f7fe ffc9 	bl	8000504 <ADC_RegularChannelConfig>
	ADC_Cmd(ADC1,ENABLE);
 8001572:	2101      	movs	r1, #1
 8001574:	4810      	ldr	r0, [pc, #64]	; (80015b8 <DS_ADC_Init+0xb0>)
 8001576:	f7fe ff43 	bl	8000400 <ADC_Cmd>
	//ADC_ITConfig(ADC1,ADC_IT_EOC,ENABLE);

	ADC_ResetCalibration(ADC1);
 800157a:	480f      	ldr	r0, [pc, #60]	; (80015b8 <DS_ADC_Init+0xb0>)
 800157c:	f7fe ff5b 	bl	8000436 <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8001580:	bf00      	nop
 8001582:	480d      	ldr	r0, [pc, #52]	; (80015b8 <DS_ADC_Init+0xb0>)
 8001584:	f7fe ff66 	bl	8000454 <ADC_GetResetCalibrationStatus>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f9      	bne.n	8001582 <DS_ADC_Init+0x7a>
	ADC_StartCalibration(ADC1);
 800158e:	480a      	ldr	r0, [pc, #40]	; (80015b8 <DS_ADC_Init+0xb0>)
 8001590:	f7fe ff77 	bl	8000482 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8001594:	bf00      	nop
 8001596:	4808      	ldr	r0, [pc, #32]	; (80015b8 <DS_ADC_Init+0xb0>)
 8001598:	f7fe ff82 	bl	80004a0 <ADC_GetCalibrationStatus>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f9      	bne.n	8001596 <DS_ADC_Init+0x8e>

	ADC_SoftwareStartConvCmd(ADC1,ENABLE);
 80015a2:	2101      	movs	r1, #1
 80015a4:	4804      	ldr	r0, [pc, #16]	; (80015b8 <DS_ADC_Init+0xb0>)
 80015a6:	f7fe ff92 	bl	80004ce <ADC_SoftwareStartConvCmd>

}
 80015aa:	bf00      	nop
 80015ac:	3718      	adds	r7, #24
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40011000 	.word	0x40011000
 80015b8:	40012400 	.word	0x40012400

080015bc <GetAvailableTableID>:
/**/
static uint8_t CoreRevDataBuf[USART_RX_BUF_LEN];
static uint8_t LeftDoorRevDataBuf[USART_RX_BUF_LEN];

static uint8_t GetAvailableTableID(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
  uint8_t reCode = 0xFF;
 80015c2:	23ff      	movs	r3, #255	; 0xff
 80015c4:	71bb      	strb	r3, [r7, #6]
  uint8_t i = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	71fb      	strb	r3, [r7, #7]

  for(i = 0; i < 16; i++)
 80015ca:	2300      	movs	r3, #0
 80015cc:	71fb      	strb	r3, [r7, #7]
 80015ce:	e009      	b.n	80015e4 <GetAvailableTableID+0x28>
  {
    if(0 == Table.tab[i])
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4a09      	ldr	r2, [pc, #36]	; (80015f8 <GetAvailableTableID+0x3c>)
 80015d4:	5cd3      	ldrb	r3, [r2, r3]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <GetAvailableTableID+0x22>
    {
      return i;
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	e006      	b.n	80015ec <GetAvailableTableID+0x30>
  for(i = 0; i < 16; i++)
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	3301      	adds	r3, #1
 80015e2:	71fb      	strb	r3, [r7, #7]
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	2b0f      	cmp	r3, #15
 80015e8:	d9f2      	bls.n	80015d0 <GetAvailableTableID+0x14>
    }
  }
  return reCode;
 80015ea:	79bb      	ldrb	r3, [r7, #6]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	20000030 	.word	0x20000030

080015fc <getXORCode>:
    return reCode;
}


static uint8_t getXORCode(uint8_t* pData,uint16_t len)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	460b      	mov	r3, r1
 8001606:	807b      	strh	r3, [r7, #2]
  uint8_t ret;
  uint16_t i;
  ret = pData[0];
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	73fb      	strb	r3, [r7, #15]
  for(i = 1; i < len; i++)
 800160e:	2301      	movs	r3, #1
 8001610:	81bb      	strh	r3, [r7, #12]
 8001612:	e009      	b.n	8001628 <getXORCode+0x2c>
  {
    ret ^= pData[i];
 8001614:	89bb      	ldrh	r3, [r7, #12]
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	781a      	ldrb	r2, [r3, #0]
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	4053      	eors	r3, r2
 8001620:	73fb      	strb	r3, [r7, #15]
  for(i = 1; i < len; i++)
 8001622:	89bb      	ldrh	r3, [r7, #12]
 8001624:	3301      	adds	r3, #1
 8001626:	81bb      	strh	r3, [r7, #12]
 8001628:	89ba      	ldrh	r2, [r7, #12]
 800162a:	887b      	ldrh	r3, [r7, #2]
 800162c:	429a      	cmp	r2, r3
 800162e:	d3f1      	bcc.n	8001614 <getXORCode+0x18>
  }
  return ret;
 8001630:	7bfb      	ldrb	r3, [r7, #15]
}
 8001632:	4618      	mov	r0, r3
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <DS_HandingUartData>:

static DS_StatusTypeDef DS_HandingUartData(pRevDataStruct pRevData,pAckedStruct pAckedData,pUSARTRECIVETYPE pUsartType ,uint8_t* pRevDataBuf)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	607a      	str	r2, [r7, #4]
 8001648:	603b      	str	r3, [r7, #0]
	DS_StatusTypeDef state = DS_OK;
 800164a:	2300      	movs	r3, #0
 800164c:	757b      	strb	r3, [r7, #21]
	uint8_t xorTemp;
	uint16_t i;

	/*  */
	if(!(pUsartType->RX_Flag))
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	b2db      	uxtb	r3, r3
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <DS_HandingUartData+0x24>
	{
		return state;
 800165c:	7d7b      	ldrb	r3, [r7, #21]
 800165e:	e176      	b.n	800194e <DS_HandingUartData+0x312>
	}
	pUsartType->RX_Flag = 0;
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	7813      	ldrb	r3, [r2, #0]
 8001664:	f36f 0300 	bfc	r3, #0, #1
 8001668:	7013      	strb	r3, [r2, #0]
	    {
	      return state;
	    }
	}
	/* Handling Request Cmd Data */
	if(pRevData->RevOKFlag)
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	7a5b      	ldrb	r3, [r3, #9]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <DS_HandingUartData+0x3a>
	{
		return state;
 8001672:	7d7b      	ldrb	r3, [r7, #21]
 8001674:	e16b      	b.n	800194e <DS_HandingUartData+0x312>
	}

	if((pRevData->NumberOfBytesReceived) < (pRevData->DataLength) && 0 != (pRevData->NumberOfBytesReceived))
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	7a1b      	ldrb	r3, [r3, #8]
 800167a:	b29a      	uxth	r2, r3
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	889b      	ldrh	r3, [r3, #4]
 8001680:	429a      	cmp	r2, r3
 8001682:	d27b      	bcs.n	800177c <DS_HandingUartData+0x140>
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	7a1b      	ldrb	r3, [r3, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d077      	beq.n	800177c <DS_HandingUartData+0x140>
	{
	  for(i = 0; i < pUsartType->RX_Size; i++)
 800168c:	2300      	movs	r3, #0
 800168e:	82fb      	strh	r3, [r7, #22]
 8001690:	e06d      	b.n	800176e <DS_HandingUartData+0x132>
	  {
	    pRevDataBuf[5 + pRevData->NumberOfBytesReceived] = *(pUsartType->RX_pData + i);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	7a1b      	ldrb	r3, [r3, #8]
 8001696:	3305      	adds	r3, #5
 8001698:	461a      	mov	r2, r3
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	4413      	add	r3, r2
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	1d11      	adds	r1, r2, #4
 80016a2:	8afa      	ldrh	r2, [r7, #22]
 80016a4:	440a      	add	r2, r1
 80016a6:	7812      	ldrb	r2, [r2, #0]
 80016a8:	701a      	strb	r2, [r3, #0]
	    pRevData->NumberOfBytesReceived ++;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	7a1b      	ldrb	r3, [r3, #8]
 80016ae:	3301      	adds	r3, #1
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	721a      	strb	r2, [r3, #8]
	    if(pRevData->DataLength == pRevData->NumberOfBytesReceived)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	889a      	ldrh	r2, [r3, #4]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	7a1b      	ldrb	r3, [r3, #8]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d151      	bne.n	8001768 <DS_HandingUartData+0x12c>
	    {
	      pRevData->XOR8BIT = *(pUsartType->RX_pData + i + 1);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	1d1a      	adds	r2, r3, #4
 80016c8:	8afb      	ldrh	r3, [r7, #22]
 80016ca:	3301      	adds	r3, #1
 80016cc:	4413      	add	r3, r2
 80016ce:	781a      	ldrb	r2, [r3, #0]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	709a      	strb	r2, [r3, #2]
	      if(0x5D != *(pUsartType->RX_pData + i + 2))
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	1d1a      	adds	r2, r3, #4
 80016d8:	8afb      	ldrh	r3, [r7, #22]
 80016da:	3302      	adds	r3, #2
 80016dc:	4413      	add	r3, r2
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b5d      	cmp	r3, #93	; 0x5d
 80016e2:	d00a      	beq.n	80016fa <DS_HandingUartData+0xbe>
	      {
	        pRevData->NumberOfBytesReceived = 0;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2200      	movs	r2, #0
 80016e8:	721a      	strb	r2, [r3, #8]
	        pRevData->DataLength = 0;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	809a      	strh	r2, [r3, #4]
	        pRevData->TotalLength = 0;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2200      	movs	r2, #0
 80016f4:	80da      	strh	r2, [r3, #6]
	        return state;
 80016f6:	7d7b      	ldrb	r3, [r7, #21]
 80016f8:	e129      	b.n	800194e <DS_HandingUartData+0x312>
	      }
	      pRevData->TotalLength = pRevData->DataLength + REQUESTFIXEDCOMMANDLEN;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	889b      	ldrh	r3, [r3, #4]
 80016fe:	3307      	adds	r3, #7
 8001700:	b29a      	uxth	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	80da      	strh	r2, [r3, #6]
	      /* here to check XOR code */
	      xorTemp = getXORCode(pRevDataBuf + 1, pRevData->TotalLength - 3);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	88db      	ldrh	r3, [r3, #6]
 800170e:	3b03      	subs	r3, #3
 8001710:	b29b      	uxth	r3, r3
 8001712:	4619      	mov	r1, r3
 8001714:	4610      	mov	r0, r2
 8001716:	f7ff ff71 	bl	80015fc <getXORCode>
 800171a:	4603      	mov	r3, r0
 800171c:	753b      	strb	r3, [r7, #20]
	      if(pRevData->XOR8BIT != xorTemp)
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	789b      	ldrb	r3, [r3, #2]
 8001722:	7d3a      	ldrb	r2, [r7, #20]
 8001724:	429a      	cmp	r2, r3
 8001726:	d00a      	beq.n	800173e <DS_HandingUartData+0x102>
	      {
	        pRevData->NumberOfBytesReceived = 0;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2200      	movs	r2, #0
 800172c:	721a      	strb	r2, [r3, #8]
	        pRevData->DataLength = 0;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2200      	movs	r2, #0
 8001732:	809a      	strh	r2, [r3, #4]
	        pRevData->TotalLength = 0;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2200      	movs	r2, #0
 8001738:	80da      	strh	r2, [r3, #6]
	        return state;
 800173a:	7d7b      	ldrb	r3, [r7, #21]
 800173c:	e107      	b.n	800194e <DS_HandingUartData+0x312>
	      }
	      pRevDataBuf[5 + pRevData->NumberOfBytesReceived] = xorTemp;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	7a1b      	ldrb	r3, [r3, #8]
 8001742:	3305      	adds	r3, #5
 8001744:	461a      	mov	r2, r3
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	4413      	add	r3, r2
 800174a:	7d3a      	ldrb	r2, [r7, #20]
 800174c:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[5 + pRevData->NumberOfBytesReceived + 1] = 0x5D;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	7a1b      	ldrb	r3, [r3, #8]
 8001752:	3306      	adds	r3, #6
 8001754:	683a      	ldr	r2, [r7, #0]
 8001756:	4413      	add	r3, r2
 8001758:	225d      	movs	r2, #93	; 0x5d
 800175a:	701a      	strb	r2, [r3, #0]
	      pRevData->pRevDataBuf = pRevDataBuf;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	60da      	str	r2, [r3, #12]
	      pRevData->RevOKFlag = 1;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2201      	movs	r2, #1
 8001766:	725a      	strb	r2, [r3, #9]
	  for(i = 0; i < pUsartType->RX_Size; i++)
 8001768:	8afb      	ldrh	r3, [r7, #22]
 800176a:	3301      	adds	r3, #1
 800176c:	82fb      	strh	r3, [r7, #22]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	885b      	ldrh	r3, [r3, #2]
 8001772:	8afa      	ldrh	r2, [r7, #22]
 8001774:	429a      	cmp	r2, r3
 8001776:	d38c      	bcc.n	8001692 <DS_HandingUartData+0x56>
	    }
	  }
	  return state;
 8001778:	7d7b      	ldrb	r3, [r7, #21]
 800177a:	e0e8      	b.n	800194e <DS_HandingUartData+0x312>
	}

	if(0 == pRevData->TotalLength)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	88db      	ldrh	r3, [r3, #6]
 8001780:	2b00      	cmp	r3, #0
 8001782:	f040 80e3 	bne.w	800194c <DS_HandingUartData+0x310>
	{
	  if(0x5B != *(pUsartType->RX_pData))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	791b      	ldrb	r3, [r3, #4]
 800178a:	2b5b      	cmp	r3, #91	; 0x5b
 800178c:	d001      	beq.n	8001792 <DS_HandingUartData+0x156>
	  {
		  return state;
 800178e:	7d7b      	ldrb	r3, [r7, #21]
 8001790:	e0dd      	b.n	800194e <DS_HandingUartData+0x312>
	  }
	  pRevData->CmdType      =*(pUsartType->RX_pData + 1);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	795a      	ldrb	r2, [r3, #5]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	701a      	strb	r2, [r3, #0]
	  pRevData->CmdParam     =*(pUsartType->RX_pData + 2);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	799a      	ldrb	r2, [r3, #6]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	705a      	strb	r2, [r3, #1]
	  pRevData->DataLength   =(*(pUsartType->RX_pData + 3)<< 8) + *(pUsartType->RX_pData + 4);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	79db      	ldrb	r3, [r3, #7]
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	021b      	lsls	r3, r3, #8
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	7a1b      	ldrb	r3, [r3, #8]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	4413      	add	r3, r2
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	809a      	strh	r2, [r3, #4]
	  if(0 == pRevData->DataLength)
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	889b      	ldrh	r3, [r3, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d143      	bne.n	800184a <DS_HandingUartData+0x20e>
	  {
	    if(0x5D != *(pUsartType->RX_pData + REQUESTFIXEDCOMMANDLEN - 1))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	7a9b      	ldrb	r3, [r3, #10]
 80017c6:	2b5d      	cmp	r3, #93	; 0x5d
 80017c8:	d001      	beq.n	80017ce <DS_HandingUartData+0x192>
	    {
	      return state;
 80017ca:	7d7b      	ldrb	r3, [r7, #21]
 80017cc:	e0bf      	b.n	800194e <DS_HandingUartData+0x312>
	    }
	    pRevData->XOR8BIT         =*(pUsartType->RX_pData + 5);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	7a5a      	ldrb	r2, [r3, #9]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	709a      	strb	r2, [r3, #2]
	    pRevData->TotalLength     = REQUESTFIXEDCOMMANDLEN;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	2207      	movs	r2, #7
 80017da:	80da      	strh	r2, [r3, #6]
		pRevDataBuf[0]           = 0x5B;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	225b      	movs	r2, #91	; 0x5b
 80017e0:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[1]           = pRevData->CmdType;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	7812      	ldrb	r2, [r2, #0]
 80017ea:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[2]           = pRevData->CmdParam;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	3302      	adds	r3, #2
 80017f0:	68fa      	ldr	r2, [r7, #12]
 80017f2:	7852      	ldrb	r2, [r2, #1]
 80017f4:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[3]           = *(pUsartType->RX_pData + 3);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	3303      	adds	r3, #3
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	79d2      	ldrb	r2, [r2, #7]
 80017fe:	701a      	strb	r2, [r3, #0]
		pRevDataBuf[4]           = *(pUsartType->RX_pData + 4);
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	3304      	adds	r3, #4
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	7a12      	ldrb	r2, [r2, #8]
 8001808:	701a      	strb	r2, [r3, #0]
		xorTemp = getXORCode(pRevDataBuf + 1, REQUESTFIXEDCOMMANDLEN - 3);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	3301      	adds	r3, #1
 800180e:	2104      	movs	r1, #4
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff fef3 	bl	80015fc <getXORCode>
 8001816:	4603      	mov	r3, r0
 8001818:	753b      	strb	r3, [r7, #20]
		if((pRevData->XOR8BIT) != xorTemp)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	789b      	ldrb	r3, [r3, #2]
 800181e:	7d3a      	ldrb	r2, [r7, #20]
 8001820:	429a      	cmp	r2, r3
 8001822:	d004      	beq.n	800182e <DS_HandingUartData+0x1f2>
		{
		  pRevData->TotalLength = 0;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2200      	movs	r2, #0
 8001828:	80da      	strh	r2, [r3, #6]
		  return state;
 800182a:	7d7b      	ldrb	r3, [r7, #21]
 800182c:	e08f      	b.n	800194e <DS_HandingUartData+0x312>
		}
	    pRevDataBuf[5]           = pRevData->XOR8BIT;
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	3305      	adds	r3, #5
 8001832:	68fa      	ldr	r2, [r7, #12]
 8001834:	7892      	ldrb	r2, [r2, #2]
 8001836:	701a      	strb	r2, [r3, #0]
	    pRevDataBuf[6]           = 0x5D;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	3306      	adds	r3, #6
 800183c:	225d      	movs	r2, #93	; 0x5d
 800183e:	701a      	strb	r2, [r3, #0]
	    pRevData->RevOKFlag = 1;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2201      	movs	r2, #1
 8001844:	725a      	strb	r2, [r3, #9]
	    return state;
 8001846:	7d7b      	ldrb	r3, [r7, #21]
 8001848:	e081      	b.n	800194e <DS_HandingUartData+0x312>
	  }
	  for(i = 5; i < pUsartType->RX_Size; i++)
 800184a:	2305      	movs	r3, #5
 800184c:	82fb      	strh	r3, [r7, #22]
 800184e:	e078      	b.n	8001942 <DS_HandingUartData+0x306>
	  {
	    pRevDataBuf[i] = *(pUsartType->RX_pData + i);
 8001850:	8afb      	ldrh	r3, [r7, #22]
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	4413      	add	r3, r2
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	1d11      	adds	r1, r2, #4
 800185a:	8afa      	ldrh	r2, [r7, #22]
 800185c:	440a      	add	r2, r1
 800185e:	7812      	ldrb	r2, [r2, #0]
 8001860:	701a      	strb	r2, [r3, #0]
	    pRevData->NumberOfBytesReceived ++;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	7a1b      	ldrb	r3, [r3, #8]
 8001866:	3301      	adds	r3, #1
 8001868:	b2da      	uxtb	r2, r3
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	721a      	strb	r2, [r3, #8]
	    if(pRevData->DataLength == pRevData->NumberOfBytesReceived)
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	889a      	ldrh	r2, [r3, #4]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	7a1b      	ldrb	r3, [r3, #8]
 8001876:	b29b      	uxth	r3, r3
 8001878:	429a      	cmp	r2, r3
 800187a:	d15f      	bne.n	800193c <DS_HandingUartData+0x300>
	    {
	      if(0x5D != *(pUsartType->RX_pData + REQUESTFIXEDCOMMANDLEN + pRevData->NumberOfBytesReceived - 1))
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	1d1a      	adds	r2, r3, #4
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	7a1b      	ldrb	r3, [r3, #8]
 8001884:	3306      	adds	r3, #6
 8001886:	4413      	add	r3, r2
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b5d      	cmp	r3, #93	; 0x5d
 800188c:	d008      	beq.n	80018a0 <DS_HandingUartData+0x264>
	      {
	        pRevData->DataLength = 0;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2200      	movs	r2, #0
 8001892:	809a      	strh	r2, [r3, #4]
	        pRevData->NumberOfBytesReceived = 0;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2200      	movs	r2, #0
 8001898:	721a      	strb	r2, [r3, #8]
	        pRevData->TotalLength = 0;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2200      	movs	r2, #0
 800189e:	80da      	strh	r2, [r3, #6]
	      }
	      pRevData->XOR8BIT = *(pUsartType->RX_pData + i + 1 );
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	1d1a      	adds	r2, r3, #4
 80018a4:	8afb      	ldrh	r3, [r7, #22]
 80018a6:	3301      	adds	r3, #1
 80018a8:	4413      	add	r3, r2
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	709a      	strb	r2, [r3, #2]
	      pRevData->TotalLength = pRevData->DataLength + REQUESTFIXEDCOMMANDLEN;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	889b      	ldrh	r3, [r3, #4]
 80018b4:	3307      	adds	r3, #7
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	80da      	strh	r2, [r3, #6]
	      /* here to XOR check */
	      xorTemp = getXORCode(pUsartType->RX_pData + 1, pRevData->TotalLength - 3);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3304      	adds	r3, #4
 80018c0:	1c5a      	adds	r2, r3, #1
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	88db      	ldrh	r3, [r3, #6]
 80018c6:	3b03      	subs	r3, #3
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	4619      	mov	r1, r3
 80018cc:	4610      	mov	r0, r2
 80018ce:	f7ff fe95 	bl	80015fc <getXORCode>
 80018d2:	4603      	mov	r3, r0
 80018d4:	753b      	strb	r3, [r7, #20]
	      /*  */
	      if(pRevData->XOR8BIT != xorTemp)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	789b      	ldrb	r3, [r3, #2]
 80018da:	7d3a      	ldrb	r2, [r7, #20]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d004      	beq.n	80018ea <DS_HandingUartData+0x2ae>
	      {
	        pRevData->TotalLength = 0;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2200      	movs	r2, #0
 80018e4:	80da      	strh	r2, [r3, #6]
	        return state;
 80018e6:	7d7b      	ldrb	r3, [r7, #21]
 80018e8:	e031      	b.n	800194e <DS_HandingUartData+0x312>
	      }
	      pRevDataBuf[0]           = 0x5B;
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	225b      	movs	r2, #91	; 0x5b
 80018ee:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[1]           = pRevData->CmdType;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	3301      	adds	r3, #1
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	7812      	ldrb	r2, [r2, #0]
 80018f8:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[2]           = pRevData->CmdParam;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	3302      	adds	r3, #2
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	7852      	ldrb	r2, [r2, #1]
 8001902:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[3]           = *(pUsartType->RX_pData + 3);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	3303      	adds	r3, #3
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	79d2      	ldrb	r2, [r2, #7]
 800190c:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[4]           = *(pUsartType->RX_pData + 4);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	3304      	adds	r3, #4
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	7a12      	ldrb	r2, [r2, #8]
 8001916:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[i + 1]           = pRevData->XOR8BIT;
 8001918:	8afb      	ldrh	r3, [r7, #22]
 800191a:	3301      	adds	r3, #1
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	4413      	add	r3, r2
 8001920:	68fa      	ldr	r2, [r7, #12]
 8001922:	7892      	ldrb	r2, [r2, #2]
 8001924:	701a      	strb	r2, [r3, #0]
	      pRevDataBuf[i + 2]           = 0x5D;
 8001926:	8afb      	ldrh	r3, [r7, #22]
 8001928:	3302      	adds	r3, #2
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	4413      	add	r3, r2
 800192e:	225d      	movs	r2, #93	; 0x5d
 8001930:	701a      	strb	r2, [r3, #0]
	      pRevData->RevOKFlag = 1;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2201      	movs	r2, #1
 8001936:	725a      	strb	r2, [r3, #9]
	      return state;
 8001938:	7d7b      	ldrb	r3, [r7, #21]
 800193a:	e008      	b.n	800194e <DS_HandingUartData+0x312>
	  for(i = 5; i < pUsartType->RX_Size; i++)
 800193c:	8afb      	ldrh	r3, [r7, #22]
 800193e:	3301      	adds	r3, #1
 8001940:	82fb      	strh	r3, [r7, #22]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	885b      	ldrh	r3, [r3, #2]
 8001946:	8afa      	ldrh	r2, [r7, #22]
 8001948:	429a      	cmp	r2, r3
 800194a:	d381      	bcc.n	8001850 <DS_HandingUartData+0x214>
	    }
	  }
	}
	return state;
 800194c:	7d7b      	ldrb	r3, [r7, #21]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <DS_HandingUartDataFromCoreBoard>:
*
*       Data            :2018/1/31
*       Author          :bertz
*******************************************************************************/
DS_StatusTypeDef DS_HandingUartDataFromCoreBoard()
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
	DS_StatusTypeDef state = DS_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	71fb      	strb	r3, [r7, #7]
	state = DS_HandingUartData(&CoreBoardRevDataStruct, &CoreBoardAckedData, &CoreBoardUsartType, CoreRevDataBuf);
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <DS_HandingUartDataFromCoreBoard+0x24>)
 8001964:	4a06      	ldr	r2, [pc, #24]	; (8001980 <DS_HandingUartDataFromCoreBoard+0x28>)
 8001966:	4907      	ldr	r1, [pc, #28]	; (8001984 <DS_HandingUartDataFromCoreBoard+0x2c>)
 8001968:	4807      	ldr	r0, [pc, #28]	; (8001988 <DS_HandingUartDataFromCoreBoard+0x30>)
 800196a:	f7ff fe67 	bl	800163c <DS_HandingUartData>
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
	return state;
 8001972:	79fb      	ldrb	r3, [r7, #7]
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	20000044 	.word	0x20000044
 8001980:	20000710 	.word	0x20000710
 8001984:	200004b4 	.word	0x200004b4
 8001988:	200004cc 	.word	0x200004cc

0800198c <DS_HandingCoreBoardRequest>:

DS_StatusTypeDef DS_HandingCoreBoardRequest()
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
	  DS_StatusTypeDef state = DS_OK;
 8001992:	2300      	movs	r3, #0
 8001994:	71fb      	strb	r3, [r7, #7]
	  uint8_t tempTableID;

	  if(CoreBoardRevDataStruct.RevOKFlag)
 8001996:	4b1d      	ldr	r3, [pc, #116]	; (8001a0c <DS_HandingCoreBoardRequest+0x80>)
 8001998:	7a5b      	ldrb	r3, [r3, #9]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d031      	beq.n	8001a02 <DS_HandingCoreBoardRequest+0x76>
	  {
		  tempTableID = GetAvailableTableID();
 800199e:	f7ff fe0d 	bl	80015bc <GetAvailableTableID>
 80019a2:	4603      	mov	r3, r0
 80019a4:	71bb      	strb	r3, [r7, #6]
		  if(0xFF == tempTableID)
 80019a6:	79bb      	ldrb	r3, [r7, #6]
 80019a8:	2bff      	cmp	r3, #255	; 0xff
 80019aa:	d101      	bne.n	80019b0 <DS_HandingCoreBoardRequest+0x24>
		  {
			  return state;
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	e029      	b.n	8001a04 <DS_HandingCoreBoardRequest+0x78>
		  }

		  switch((CoreBoardRevDataStruct.CmdType) & 0xF0)
 80019b0:	4b16      	ldr	r3, [pc, #88]	; (8001a0c <DS_HandingCoreBoardRequest+0x80>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80019b8:	2bd0      	cmp	r3, #208	; 0xd0
 80019ba:	d00d      	beq.n	80019d8 <DS_HandingCoreBoardRequest+0x4c>
 80019bc:	2bd0      	cmp	r3, #208	; 0xd0
 80019be:	dc04      	bgt.n	80019ca <DS_HandingCoreBoardRequest+0x3e>
 80019c0:	2bb0      	cmp	r3, #176	; 0xb0
 80019c2:	d00b      	beq.n	80019dc <DS_HandingCoreBoardRequest+0x50>
 80019c4:	2bc0      	cmp	r3, #192	; 0xc0
 80019c6:	d00b      	beq.n	80019e0 <DS_HandingCoreBoardRequest+0x54>
 80019c8:	e003      	b.n	80019d2 <DS_HandingCoreBoardRequest+0x46>
 80019ca:	2be0      	cmp	r3, #224	; 0xe0
 80019cc:	d00a      	beq.n	80019e4 <DS_HandingCoreBoardRequest+0x58>
 80019ce:	2bf0      	cmp	r3, #240	; 0xf0
 80019d0:	d00a      	beq.n	80019e8 <DS_HandingCoreBoardRequest+0x5c>
		  	  case 0xB0:break;
		  	  case 0xC0:break;
		  	  case 0xD0:break;
		  	  case 0xE0:break;
		  	  case 0xF0:break;
		  	  default:state = DS_ERR;break;
 80019d2:	2301      	movs	r3, #1
 80019d4:	71fb      	strb	r3, [r7, #7]
 80019d6:	e008      	b.n	80019ea <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xD0:break;
 80019d8:	bf00      	nop
 80019da:	e006      	b.n	80019ea <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xB0:break;
 80019dc:	bf00      	nop
 80019de:	e004      	b.n	80019ea <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xC0:break;
 80019e0:	bf00      	nop
 80019e2:	e002      	b.n	80019ea <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xE0:break;
 80019e4:	bf00      	nop
 80019e6:	e000      	b.n	80019ea <DS_HandingCoreBoardRequest+0x5e>
		  	  case 0xF0:break;
 80019e8:	bf00      	nop
		  }

		  CoreBoardRevDataStruct.NumberOfBytesReceived = 0;
 80019ea:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <DS_HandingCoreBoardRequest+0x80>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	721a      	strb	r2, [r3, #8]
		  CoreBoardRevDataStruct.DataLength = 0;
 80019f0:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <DS_HandingCoreBoardRequest+0x80>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	809a      	strh	r2, [r3, #4]
		  CoreBoardRevDataStruct.TotalLength = 0;
 80019f6:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <DS_HandingCoreBoardRequest+0x80>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	80da      	strh	r2, [r3, #6]
		  CoreBoardRevDataStruct.RevOKFlag = 0;
 80019fc:	4b03      	ldr	r3, [pc, #12]	; (8001a0c <DS_HandingCoreBoardRequest+0x80>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	725a      	strb	r2, [r3, #9]

	  }
	  return state;
 8001a02:	79fb      	ldrb	r3, [r7, #7]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200004cc 	.word	0x200004cc

08001a10 <DS_HandingUartDataFromLeftBoard>:

DS_StatusTypeDef DS_HandingUartDataFromLeftBoard()
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
	DS_StatusTypeDef state = DS_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	71fb      	strb	r3, [r7, #7]
	state = DS_HandingUartData(&LeftDoorBoardRevDataStruct, &LeftDoorBoardAckedData, &LeftBoardUsartType, LeftDoorRevDataBuf);
 8001a1a:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <DS_HandingUartDataFromLeftBoard+0x24>)
 8001a1c:	4a06      	ldr	r2, [pc, #24]	; (8001a38 <DS_HandingUartDataFromLeftBoard+0x28>)
 8001a1e:	4907      	ldr	r1, [pc, #28]	; (8001a3c <DS_HandingUartDataFromLeftBoard+0x2c>)
 8001a20:	4807      	ldr	r0, [pc, #28]	; (8001a40 <DS_HandingUartDataFromLeftBoard+0x30>)
 8001a22:	f7ff fe0b 	bl	800163c <DS_HandingUartData>
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
	return state;
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3708      	adds	r7, #8
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000244 	.word	0x20000244
 8001a38:	2000050c 	.word	0x2000050c
 8001a3c:	200004ec 	.word	0x200004ec
 8001a40:	200004dc 	.word	0x200004dc

08001a44 <DS_HandingLeftBoardRequest>:

DS_StatusTypeDef DS_HandingLeftBoardRequest()
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
	DS_StatusTypeDef state = DS_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	71fb      	strb	r3, [r7, #7]
	uint8_t temTableID;

	if(LeftDoorBoardRevDataStruct.RevOKFlag)
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ac4 <DS_HandingLeftBoardRequest+0x80>)
 8001a50:	7a5b      	ldrb	r3, [r3, #9]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d031      	beq.n	8001aba <DS_HandingLeftBoardRequest+0x76>
	{
		temTableID = GetAvailableTableID();
 8001a56:	f7ff fdb1 	bl	80015bc <GetAvailableTableID>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71bb      	strb	r3, [r7, #6]
		if(0xFF == temTableID)
 8001a5e:	79bb      	ldrb	r3, [r7, #6]
 8001a60:	2bff      	cmp	r3, #255	; 0xff
 8001a62:	d101      	bne.n	8001a68 <DS_HandingLeftBoardRequest+0x24>
		{
			return state;
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	e029      	b.n	8001abc <DS_HandingLeftBoardRequest+0x78>
		}

		switch((LeftDoorBoardRevDataStruct.CmdType) & 0xF0)
 8001a68:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <DS_HandingLeftBoardRequest+0x80>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a70:	2bd0      	cmp	r3, #208	; 0xd0
 8001a72:	d00d      	beq.n	8001a90 <DS_HandingLeftBoardRequest+0x4c>
 8001a74:	2bd0      	cmp	r3, #208	; 0xd0
 8001a76:	dc04      	bgt.n	8001a82 <DS_HandingLeftBoardRequest+0x3e>
 8001a78:	2bb0      	cmp	r3, #176	; 0xb0
 8001a7a:	d00b      	beq.n	8001a94 <DS_HandingLeftBoardRequest+0x50>
 8001a7c:	2bc0      	cmp	r3, #192	; 0xc0
 8001a7e:	d00b      	beq.n	8001a98 <DS_HandingLeftBoardRequest+0x54>
 8001a80:	e003      	b.n	8001a8a <DS_HandingLeftBoardRequest+0x46>
 8001a82:	2be0      	cmp	r3, #224	; 0xe0
 8001a84:	d00a      	beq.n	8001a9c <DS_HandingLeftBoardRequest+0x58>
 8001a86:	2bf0      	cmp	r3, #240	; 0xf0
 8001a88:	d00a      	beq.n	8001aa0 <DS_HandingLeftBoardRequest+0x5c>
			case 0xB0:break;
			case 0xC0:break;
			case 0xD0:break;
			case 0xE0:break;
			case 0xF0:break;
			default:state = DS_ERR;break;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	71fb      	strb	r3, [r7, #7]
 8001a8e:	e008      	b.n	8001aa2 <DS_HandingLeftBoardRequest+0x5e>
			case 0xD0:break;
 8001a90:	bf00      	nop
 8001a92:	e006      	b.n	8001aa2 <DS_HandingLeftBoardRequest+0x5e>
			case 0xB0:break;
 8001a94:	bf00      	nop
 8001a96:	e004      	b.n	8001aa2 <DS_HandingLeftBoardRequest+0x5e>
			case 0xC0:break;
 8001a98:	bf00      	nop
 8001a9a:	e002      	b.n	8001aa2 <DS_HandingLeftBoardRequest+0x5e>
			case 0xE0:break;
 8001a9c:	bf00      	nop
 8001a9e:	e000      	b.n	8001aa2 <DS_HandingLeftBoardRequest+0x5e>
			case 0xF0:break;
 8001aa0:	bf00      	nop
		}

		LeftDoorBoardRevDataStruct.NumberOfBytesReceived = 0;
 8001aa2:	4b08      	ldr	r3, [pc, #32]	; (8001ac4 <DS_HandingLeftBoardRequest+0x80>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	721a      	strb	r2, [r3, #8]
		LeftDoorBoardRevDataStruct.DataLength = 0;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <DS_HandingLeftBoardRequest+0x80>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	809a      	strh	r2, [r3, #4]
		LeftDoorBoardRevDataStruct.TotalLength = 0;
 8001aae:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <DS_HandingLeftBoardRequest+0x80>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	80da      	strh	r2, [r3, #6]
		LeftDoorBoardRevDataStruct.RevOKFlag = 0;
 8001ab4:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <DS_HandingLeftBoardRequest+0x80>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	725a      	strb	r2, [r3, #9]
	}
	return state;
 8001aba:	79fb      	ldrb	r3, [r7, #7]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3708      	adds	r7, #8
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	200004dc 	.word	0x200004dc

08001ac8 <DS_GPIO_Init>:
 *      Author: Zgeny
 */
#include "gpio.h"

void DS_GPIO_Init(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitTypeDef_Struct;

	RCC_APB2PeriphClockCmd(CTR485A_EN_RCC | GentleSensor_RCC | RunningLED_RCC | CommunicationLED_RCC,ENABLE);
 8001ace:	2101      	movs	r1, #1
 8001ad0:	2018      	movs	r0, #24
 8001ad2:	f7ff f913 	bl	8000cfc <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(MCU_FAN_OUT_RCC | MCU_LED_OUT_RCC | MCUAtosphereLEDR_RCC | MCUAtmosphereLEDG_RCC ,ENABLE);
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	2008      	movs	r0, #8
 8001ada:	f7ff f90f 	bl	8000cfc <RCC_APB2PeriphClockCmd>

	/* GPIOC.1 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = CTR485A_EN_Pin;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001ae6:	2310      	movs	r3, #16
 8001ae8:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(CTR485A_EN_Port,&GPIO_InitTypeDef_Struct);
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	4619      	mov	r1, r3
 8001aee:	482c      	ldr	r0, [pc, #176]	; (8001ba0 <DS_GPIO_Init+0xd8>)
 8001af0:	f7fe ff50 	bl	8000994 <GPIO_Init>

	/* GPIOC.4 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = GentleSensor_Pin;
 8001af4:	2310      	movs	r3, #16
 8001af6:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001af8:	2303      	movs	r3, #3
 8001afa:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001afc:	2310      	movs	r3, #16
 8001afe:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GentleSensor_Port,&GPIO_InitTypeDef_Struct);
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	4619      	mov	r1, r3
 8001b04:	4826      	ldr	r0, [pc, #152]	; (8001ba0 <DS_GPIO_Init+0xd8>)
 8001b06:	f7fe ff45 	bl	8000994 <GPIO_Init>

	/* GPIOB.9 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = RunningLED_Pin;
 8001b0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b0e:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b10:	2303      	movs	r3, #3
 8001b12:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001b14:	2310      	movs	r3, #16
 8001b16:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(RunningLED_Port,&GPIO_InitTypeDef_Struct);
 8001b18:	1d3b      	adds	r3, r7, #4
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4821      	ldr	r0, [pc, #132]	; (8001ba4 <DS_GPIO_Init+0xdc>)
 8001b1e:	f7fe ff39 	bl	8000994 <GPIO_Init>

	/* GPIOC.13 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = CommunicationLED_Pin;
 8001b22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b26:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001b2c:	2310      	movs	r3, #16
 8001b2e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(CommunicationLED_Port,&GPIO_InitTypeDef_Struct);
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	4619      	mov	r1, r3
 8001b34:	481a      	ldr	r0, [pc, #104]	; (8001ba0 <DS_GPIO_Init+0xd8>)
 8001b36:	f7fe ff2d 	bl	8000994 <GPIO_Init>

	/* GPIOB.5 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = MCU_FAN_OUT_Pin;
 8001b3a:	2320      	movs	r3, #32
 8001b3c:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001b42:	2310      	movs	r3, #16
 8001b44:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(MCU_FAN_OUT_Port,&GPIO_InitTypeDef_Struct);
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4816      	ldr	r0, [pc, #88]	; (8001ba4 <DS_GPIO_Init+0xdc>)
 8001b4c:	f7fe ff22 	bl	8000994 <GPIO_Init>

	/* GPIOB.6 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = MCU_LED_OUT_Pin;
 8001b50:	2340      	movs	r3, #64	; 0x40
 8001b52:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b54:	2303      	movs	r3, #3
 8001b56:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001b58:	2310      	movs	r3, #16
 8001b5a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(MCU_LED_OUT_Port,&GPIO_InitTypeDef_Struct);
 8001b5c:	1d3b      	adds	r3, r7, #4
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4810      	ldr	r0, [pc, #64]	; (8001ba4 <DS_GPIO_Init+0xdc>)
 8001b62:	f7fe ff17 	bl	8000994 <GPIO_Init>

	/* GPIOB.12 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = MCUAtosphereLEDR_Pin;
 8001b66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b6a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001b70:	2310      	movs	r3, #16
 8001b72:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(MCUAtosphereLEDR_Port,&GPIO_InitTypeDef_Struct);
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	4619      	mov	r1, r3
 8001b78:	480a      	ldr	r0, [pc, #40]	; (8001ba4 <DS_GPIO_Init+0xdc>)
 8001b7a:	f7fe ff0b 	bl	8000994 <GPIO_Init>

	/* GPIOB.13 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = MCUAtmosphereLEDG_Pin;
 8001b7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b82:	80bb      	strh	r3, [r7, #4]
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001b84:	2303      	movs	r3, #3
 8001b86:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_Out_PP;
 8001b88:	2310      	movs	r3, #16
 8001b8a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(MCUAtmosphereLEDG_Port,&GPIO_InitTypeDef_Struct);
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4804      	ldr	r0, [pc, #16]	; (8001ba4 <DS_GPIO_Init+0xdc>)
 8001b92:	f7fe feff 	bl	8000994 <GPIO_Init>

}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40011000 	.word	0x40011000
 8001ba4:	40010c00 	.word	0x40010c00

08001ba8 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
  int i = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	607b      	str	r3, [r7, #4]
  /* TODO - Add your application code here */

  /* Infinite loop */
  DS_GPIO_Init();
 8001bb2:	f7ff ff89 	bl	8001ac8 <DS_GPIO_Init>
  MX_USART1_Init();
 8001bb6:	f000 fa87 	bl	80020c8 <MX_USART1_Init>
  MX_USART2_Init();
 8001bba:	f000 fb17 	bl	80021ec <MX_USART2_Init>
  DS_ADC_Init();
 8001bbe:	f7ff fca3 	bl	8001508 <DS_ADC_Init>
  DS_TimerInit();
 8001bc2:	f000 f99b 	bl	8001efc <DS_TimerInit>


  while (1)
  {
	  i++;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	607b      	str	r3, [r7, #4]
	  if(i > 4096)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bd2:	dd01      	ble.n	8001bd8 <main+0x30>
	  {
		  i =0;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	607b      	str	r3, [r7, #4]
		  //USART_SendData(USART1,(uint16_t)'A');
	  }

	  DS_HandingUartDataFromCoreBoard();
 8001bd8:	f7ff febe 	bl	8001958 <DS_HandingUartDataFromCoreBoard>
	  DS_HandingCoreBoardRequest();
 8001bdc:	f7ff fed6 	bl	800198c <DS_HandingCoreBoardRequest>

	  DS_HandingUartDataFromLeftBoard();
 8001be0:	f7ff ff16 	bl	8001a10 <DS_HandingUartDataFromLeftBoard>
	  DS_HandingLeftBoardRequest();
 8001be4:	f7ff ff2e 	bl	8001a44 <DS_HandingLeftBoardRequest>


	  if(1 == gADCConvOKFlag)
 8001be8:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <main+0x84>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d1ea      	bne.n	8001bc6 <main+0x1e>
	  {
		  gADCConvOKFlag = 0;
 8001bf0:	4b0e      	ldr	r3, [pc, #56]	; (8001c2c <main+0x84>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
		  adcData = ADC_GetConversionValue(ADC1);
 8001bf6:	480e      	ldr	r0, [pc, #56]	; (8001c30 <main+0x88>)
 8001bf8:	f7fe fd4d 	bl	8000696 <ADC_GetConversionValue>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	461a      	mov	r2, r3
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <main+0x8c>)
 8001c02:	601a      	str	r2, [r3, #0]
		  USART_SendData(USART2,adcData);
 8001c04:	4b0b      	ldr	r3, [pc, #44]	; (8001c34 <main+0x8c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	480a      	ldr	r0, [pc, #40]	; (8001c38 <main+0x90>)
 8001c0e:	f7ff fc00 	bl	8001412 <USART_SendData>
		  USART_SendData(USART2,adcData >> 8);
 8001c12:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <main+0x8c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	121b      	asrs	r3, r3, #8
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4806      	ldr	r0, [pc, #24]	; (8001c38 <main+0x90>)
 8001c1e:	f7ff fbf8 	bl	8001412 <USART_SendData>
		  ADC_SoftwareStartConvCmd(ADC1,ENABLE);
 8001c22:	2101      	movs	r1, #1
 8001c24:	4802      	ldr	r0, [pc, #8]	; (8001c30 <main+0x88>)
 8001c26:	f7fe fc52 	bl	80004ce <ADC_SoftwareStartConvCmd>
	  i++;
 8001c2a:	e7cc      	b.n	8001bc6 <main+0x1e>
 8001c2c:	20000506 	.word	0x20000506
 8001c30:	40012400 	.word	0x40012400
 8001c34:	20000508 	.word	0x20000508
 8001c38:	40004400 	.word	0x40004400

08001c3c <TIM3_IRQHandlerCallback>:
	  }
  }
}

void TIM3_IRQHandlerCallback()
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
	gTimeCount++;
 8001c40:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <TIM3_IRQHandlerCallback+0x2c>)
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	3301      	adds	r3, #1
 8001c46:	b29a      	uxth	r2, r3
 8001c48:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <TIM3_IRQHandlerCallback+0x2c>)
 8001c4a:	801a      	strh	r2, [r3, #0]
	if(gTimeCount > 5000)
 8001c4c:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <TIM3_IRQHandlerCallback+0x2c>)
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d902      	bls.n	8001c5e <TIM3_IRQHandlerCallback+0x22>
	{
		gTimeCount = 0;
 8001c58:	4b03      	ldr	r3, [pc, #12]	; (8001c68 <TIM3_IRQHandlerCallback+0x2c>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	801a      	strh	r2, [r3, #0]
	}
}
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	20000504 	.word	0x20000504

08001c6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ca4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001c70:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001c72:	e003      	b.n	8001c7c <LoopCopyDataInit>

08001c74 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001c76:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001c78:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001c7a:	3104      	adds	r1, #4

08001c7c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001c7c:	480b      	ldr	r0, [pc, #44]	; (8001cac <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8001c80:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001c82:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001c84:	d3f6      	bcc.n	8001c74 <CopyDataInit>
	ldr	r2, =_sbss
 8001c86:	4a0b      	ldr	r2, [pc, #44]	; (8001cb4 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001c88:	e002      	b.n	8001c90 <LoopFillZerobss>

08001c8a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001c8a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001c8c:	f842 3b04 	str.w	r3, [r2], #4

08001c90 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001c90:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8001c92:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001c94:	d3f9      	bcc.n	8001c8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c96:	f000 f877 	bl	8001d88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c9a:	f000 fb41 	bl	8002320 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c9e:	f7ff ff83 	bl	8001ba8 <main>
	bx	lr
 8001ca2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ca4:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8001ca8:	08002388 	.word	0x08002388
	ldr	r0, =_sdata
 8001cac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001cb0:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8001cb4:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8001cb8:	20000914 	.word	0x20000914

08001cbc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cbc:	e7fe      	b.n	8001cbc <ADC3_IRQHandler>

08001cbe <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr

08001cca <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001cca:	b480      	push	{r7}
 8001ccc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001cce:	e7fe      	b.n	8001cce <HardFault_Handler+0x4>

08001cd0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001cd4:	e7fe      	b.n	8001cd4 <MemManage_Handler+0x4>

08001cd6 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001cda:	e7fe      	b.n	8001cda <BusFault_Handler+0x4>

08001cdc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001ce0:	e7fe      	b.n	8001ce0 <UsageFault_Handler+0x4>

08001ce2 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	af00      	add	r7, sp, #0
}
 8001ce6:	bf00      	nop
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr

08001cee <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0
}
 8001cf2:	bf00      	nop
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr

08001cfa <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0
}
 8001cfe:	bf00      	nop
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bc80      	pop	{r7}
 8001d04:	4770      	bx	lr

08001d06 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001d06:	b480      	push	{r7}
 8001d08:	af00      	add	r7, sp, #0
}
 8001d0a:	bf00      	nop
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bc80      	pop	{r7}
 8001d10:	4770      	bx	lr

08001d12 <USART1_IRQHandler>:

/**
  * @}
  */ 
void USART1_IRQHandler(void)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
	DS_CoreBoardUsartReceive_IDLE();
 8001d16:	f000 f9a3 	bl	8002060 <DS_CoreBoardUsartReceive_IDLE>
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	af00      	add	r7, sp, #0
	DS_LeftBoardUsartReceive_IDLE();
 8001d22:	f000 f969 	bl	8001ff8 <DS_LeftBoardUsartReceive_IDLE>
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
	gADCConvOKFlag = 1;
 8001d30:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <ADC1_2_IRQHandler+0x18>)
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]
	ADC_ClearFlag(ADC1,ADC_FLAG_EOC);
 8001d36:	2102      	movs	r1, #2
 8001d38:	4803      	ldr	r0, [pc, #12]	; (8001d48 <ADC1_2_IRQHandler+0x1c>)
 8001d3a:	f7fe fcb8 	bl	80006ae <ADC_ClearFlag>
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000506 	.word	0x20000506
 8001d48:	40012400 	.word	0x40012400

08001d4c <DMA1_Channel1_IRQHandler>:

void DMA1_Channel1_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
	DMA_ClearITPendingBit(DMA1_IT_TC1);
 8001d50:	2002      	movs	r0, #2
 8001d52:	f7fe fe05 	bl	8000960 <DMA_ClearITPendingBit>
	DMA_ClearFlag(DMA1_FLAG_TC1);
 8001d56:	2002      	movs	r0, #2
 8001d58:	f7fe fde8 	bl	800092c <DMA_ClearFlag>
}
 8001d5c:	bf00      	nop
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
	if(RESET != TIM_GetITStatus(TIM3,TIM_IT_Update))
 8001d64:	2101      	movs	r1, #1
 8001d66:	4807      	ldr	r0, [pc, #28]	; (8001d84 <TIM3_IRQHandler+0x24>)
 8001d68:	f7ff f9d7 	bl	800111a <TIM_GetITStatus>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d005      	beq.n	8001d7e <TIM3_IRQHandler+0x1e>
	{
		TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8001d72:	2101      	movs	r1, #1
 8001d74:	4803      	ldr	r0, [pc, #12]	; (8001d84 <TIM3_IRQHandler+0x24>)
 8001d76:	f7ff f9f9 	bl	800116c <TIM_ClearITPendingBit>

		TIM3_IRQHandlerCallback();
 8001d7a:	f7ff ff5f 	bl	8001c3c <TIM3_IRQHandlerCallback>
	}
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40000400 	.word	0x40000400

08001d88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001d8c:	4a15      	ldr	r2, [pc, #84]	; (8001de4 <SystemInit+0x5c>)
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <SystemInit+0x5c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001d98:	4912      	ldr	r1, [pc, #72]	; (8001de4 <SystemInit+0x5c>)
 8001d9a:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <SystemInit+0x5c>)
 8001d9c:	685a      	ldr	r2, [r3, #4]
 8001d9e:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <SystemInit+0x60>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001da4:	4a0f      	ldr	r2, [pc, #60]	; (8001de4 <SystemInit+0x5c>)
 8001da6:	4b0f      	ldr	r3, [pc, #60]	; (8001de4 <SystemInit+0x5c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001db2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001db4:	4a0b      	ldr	r2, [pc, #44]	; (8001de4 <SystemInit+0x5c>)
 8001db6:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <SystemInit+0x5c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dbe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001dc0:	4a08      	ldr	r2, [pc, #32]	; (8001de4 <SystemInit+0x5c>)
 8001dc2:	4b08      	ldr	r3, [pc, #32]	; (8001de4 <SystemInit+0x5c>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001dca:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001dcc:	4b05      	ldr	r3, [pc, #20]	; (8001de4 <SystemInit+0x5c>)
 8001dce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001dd2:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001dd4:	f000 f80c 	bl	8001df0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001dd8:	4b04      	ldr	r3, [pc, #16]	; (8001dec <SystemInit+0x64>)
 8001dda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dde:	609a      	str	r2, [r3, #8]
#endif 
}
 8001de0:	bf00      	nop
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40021000 	.word	0x40021000
 8001de8:	f8ff0000 	.word	0xf8ff0000
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8001df4:	f000 f802 	bl	8001dfc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001df8:	bf00      	nop
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	2300      	movs	r3, #0
 8001e08:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001e0a:	4a3a      	ldr	r2, [pc, #232]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e0c:	4b39      	ldr	r3, [pc, #228]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e14:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001e16:	4b37      	ldr	r3, [pc, #220]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3301      	adds	r3, #1
 8001e24:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d103      	bne.n	8001e34 <SetSysClockTo72+0x38>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001e32:	d1f0      	bne.n	8001e16 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001e34:	4b2f      	ldr	r3, [pc, #188]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d002      	beq.n	8001e46 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001e40:	2301      	movs	r3, #1
 8001e42:	603b      	str	r3, [r7, #0]
 8001e44:	e001      	b.n	8001e4a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001e46:	2300      	movs	r3, #0
 8001e48:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d14b      	bne.n	8001ee8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001e50:	4a29      	ldr	r2, [pc, #164]	; (8001ef8 <SetSysClockTo72+0xfc>)
 8001e52:	4b29      	ldr	r3, [pc, #164]	; (8001ef8 <SetSysClockTo72+0xfc>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f043 0310 	orr.w	r3, r3, #16
 8001e5a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8001e5c:	4a26      	ldr	r2, [pc, #152]	; (8001ef8 <SetSysClockTo72+0xfc>)
 8001e5e:	4b26      	ldr	r3, [pc, #152]	; (8001ef8 <SetSysClockTo72+0xfc>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f023 0303 	bic.w	r3, r3, #3
 8001e66:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001e68:	4a23      	ldr	r2, [pc, #140]	; (8001ef8 <SetSysClockTo72+0xfc>)
 8001e6a:	4b23      	ldr	r3, [pc, #140]	; (8001ef8 <SetSysClockTo72+0xfc>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f043 0302 	orr.w	r3, r3, #2
 8001e72:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001e74:	4a1f      	ldr	r2, [pc, #124]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e76:	4b1f      	ldr	r3, [pc, #124]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001e7c:	4a1d      	ldr	r2, [pc, #116]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e7e:	4b1d      	ldr	r3, [pc, #116]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001e84:	4a1b      	ldr	r2, [pc, #108]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e86:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e8e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001e90:	4a18      	ldr	r2, [pc, #96]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e92:	4b18      	ldr	r3, [pc, #96]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001e9a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8001e9c:	4a15      	ldr	r2, [pc, #84]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001ea6:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001ea8:	4a12      	ldr	r2, [pc, #72]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001eaa:	4b12      	ldr	r3, [pc, #72]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001eb2:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001eb4:	bf00      	nop
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0f9      	beq.n	8001eb6 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001ec2:	4a0c      	ldr	r2, [pc, #48]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f023 0303 	bic.w	r3, r3, #3
 8001ecc:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001ece:	4a09      	ldr	r2, [pc, #36]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001ed0:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001eda:	bf00      	nop
 8001edc:	4b05      	ldr	r3, [pc, #20]	; (8001ef4 <SetSysClockTo72+0xf8>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
 8001ee4:	2b08      	cmp	r3, #8
 8001ee6:	d1f9      	bne.n	8001edc <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40022000 	.word	0x40022000

08001efc <DS_TimerInit>:
 *      Author: bertz
 */
#include "tim.h"

void DS_TimerInit(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	; 0x28
 8001f00:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitTypeDef_Struct;
	TIM_OCInitTypeDef		TIM_OCInitTypeDef_Struct;
	NVIC_InitTypeDef		NVIC_InitTypeDef_Struct;

	/*  */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE);
 8001f02:	2101      	movs	r1, #1
 8001f04:	2002      	movs	r0, #2
 8001f06:	f7fe ff17 	bl	8000d38 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB,ENABLE);
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	2008      	movs	r0, #8
 8001f0e:	f7fe fef5 	bl	8000cfc <RCC_APB2PeriphClockCmd>

	/* GPIO  PB3*/
	GPIO_InitTypeDef_Struct.GPIO_Pin = GPIO_Pin_3;	//TIM2_CH2
 8001f12:	2308      	movs	r3, #8
 8001f14:	84bb      	strh	r3, [r7, #36]	; 0x24
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8001f16:	2303      	movs	r3, #3
 8001f18:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_AF_PP;
 8001f1c:	2318      	movs	r3, #24
 8001f1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOB, &GPIO_InitTypeDef_Struct);
 8001f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f26:	4619      	mov	r1, r3
 8001f28:	4831      	ldr	r0, [pc, #196]	; (8001ff0 <DS_TimerInit+0xf4>)
 8001f2a:	f7fe fd33 	bl	8000994 <GPIO_Init>

	/* TIM2-PWM */
	TIM_TimeBaseInitTypeDef_Struct.TIM_Period = 1000 - 1;
 8001f2e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001f32:	83bb      	strh	r3, [r7, #28]
	TIM_TimeBaseInitTypeDef_Struct.TIM_ClockDivision = TIM_CKD_DIV1;
 8001f34:	2300      	movs	r3, #0
 8001f36:	83fb      	strh	r3, [r7, #30]
	TIM_TimeBaseInitTypeDef_Struct.TIM_Prescaler = 72 - 1;
 8001f38:	2347      	movs	r3, #71	; 0x47
 8001f3a:	833b      	strh	r3, [r7, #24]
	TIM_TimeBaseInitTypeDef_Struct.TIM_CounterMode = TIM_CounterMode_Up;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	837b      	strh	r3, [r7, #26]
	TIM_TimeBaseInit(TIM2,&TIM_TimeBaseInitTypeDef_Struct);
 8001f40:	f107 0318 	add.w	r3, r7, #24
 8001f44:	4619      	mov	r1, r3
 8001f46:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f4a:	f7fe ff31 	bl	8000db0 <TIM_TimeBaseInit>
	TIM_OCInitTypeDef_Struct.TIM_OCMode = TIM_OCMode_PWM1;
 8001f4e:	2360      	movs	r3, #96	; 0x60
 8001f50:	813b      	strh	r3, [r7, #8]
	TIM_OCInitTypeDef_Struct.TIM_OutputState = TIM_OutputState_Enable;
 8001f52:	2301      	movs	r3, #1
 8001f54:	817b      	strh	r3, [r7, #10]
	TIM_OCInitTypeDef_Struct.TIM_Pulse = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	81fb      	strh	r3, [r7, #14]
	TIM_OCInitTypeDef_Struct.TIM_OCPolarity = TIM_OCPolarity_High;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	823b      	strh	r3, [r7, #16]
	TIM_OC2Init(TIM2,&TIM_OCInitTypeDef_Struct);
 8001f5e:	f107 0308 	add.w	r3, r7, #8
 8001f62:	4619      	mov	r1, r3
 8001f64:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f68:	f7fe ff9e 	bl	8000ea8 <TIM_OC2Init>
	TIM_SetCompare2(TIM2,500);
 8001f6c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001f70:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f74:	f7ff f8c3 	bl	80010fe <TIM_SetCompare2>
	TIM_CtrlPWMOutputs(TIM2, ENABLE);
 8001f78:	2101      	movs	r1, #1
 8001f7a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f7e:	f7ff f83a 	bl	8000ff6 <TIM_CtrlPWMOutputs>
	TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8001f82:	2108      	movs	r1, #8
 8001f84:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f88:	f7ff f89c 	bl	80010c4 <TIM_OC2PreloadConfig>
	TIM_ARRPreloadConfig(TIM2,ENABLE);
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f92:	f7ff f878 	bl	8001086 <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM2,ENABLE);
 8001f96:	2101      	movs	r1, #1
 8001f98:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f9c:	f7ff f80c 	bl	8000fb8 <TIM_Cmd>


	/*  */
	TIM_TimeBaseInitTypeDef_Struct.TIM_Period = 1000 - 1;
 8001fa0:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001fa4:	83bb      	strh	r3, [r7, #28]
	TIM_TimeBaseInitTypeDef_Struct.TIM_Prescaler = 72 - 1;
 8001fa6:	2347      	movs	r3, #71	; 0x47
 8001fa8:	833b      	strh	r3, [r7, #24]
	TIM_TimeBaseInitTypeDef_Struct.TIM_CounterMode = TIM_CounterMode_Up;
 8001faa:	2300      	movs	r3, #0
 8001fac:	837b      	strh	r3, [r7, #26]
	TIM_TimeBaseInitTypeDef_Struct.TIM_ClockDivision = TIM_CKD_DIV1;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	83fb      	strh	r3, [r7, #30]
	//TIM_TimeBaseInitTypeDef_Struct.TIM_RepetitionCounter = 1000 - 1;
	TIM_TimeBaseInit(TIM3,&TIM_TimeBaseInitTypeDef_Struct);
 8001fb2:	f107 0318 	add.w	r3, r7, #24
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	480e      	ldr	r0, [pc, #56]	; (8001ff4 <DS_TimerInit+0xf8>)
 8001fba:	f7fe fef9 	bl	8000db0 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM3,TIM_IT_Update, ENABLE);
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	480c      	ldr	r0, [pc, #48]	; (8001ff4 <DS_TimerInit+0xf8>)
 8001fc4:	f7ff f83c 	bl	8001040 <TIM_ITConfig>

	/* NVIC  */
	NVIC_InitTypeDef_Struct.NVIC_IRQChannel = TIM3_IRQn;
 8001fc8:	231d      	movs	r3, #29
 8001fca:	713b      	strb	r3, [r7, #4]
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelPreemptionPriority = 0;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	717b      	strb	r3, [r7, #5]
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelSubPriority = 3;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	71bb      	strb	r3, [r7, #6]
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelCmd = ENABLE;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitTypeDef_Struct);
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe f922 	bl	8000224 <NVIC_Init>

	TIM_Cmd(TIM3,ENABLE);
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	4804      	ldr	r0, [pc, #16]	; (8001ff4 <DS_TimerInit+0xf8>)
 8001fe4:	f7fe ffe8 	bl	8000fb8 <TIM_Cmd>
}
 8001fe8:	bf00      	nop
 8001fea:	3728      	adds	r7, #40	; 0x28
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40010c00 	.word	0x40010c00
 8001ff4:	40000400 	.word	0x40000400

08001ff8 <DS_LeftBoardUsartReceive_IDLE>:

USARTRECIVETYPE CoreBoardUsartType;
USARTRECIVETYPE	LeftBoardUsartType;

void DS_LeftBoardUsartReceive_IDLE()
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
	if(RESET != USART_GetITStatus(USART2,USART_IT_IDLE))
 8001ffc:	f240 4124 	movw	r1, #1060	; 0x424
 8002000:	4814      	ldr	r0, [pc, #80]	; (8002054 <DS_LeftBoardUsartReceive_IDLE+0x5c>)
 8002002:	f7ff fa26 	bl	8001452 <USART_GetITStatus>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d021      	beq.n	8002050 <DS_LeftBoardUsartReceive_IDLE+0x58>
	{
		DMA_Cmd(DMA1_Channel6,DISABLE);
 800200c:	2100      	movs	r1, #0
 800200e:	4812      	ldr	r0, [pc, #72]	; (8002058 <DS_LeftBoardUsartReceive_IDLE+0x60>)
 8002010:	f7fe fc56 	bl	80008c0 <DMA_Cmd>
		DMA_ClearFlag(DMA1_FLAG_GL3);
 8002014:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002018:	f7fe fc88 	bl	800092c <DMA_ClearFlag>
		LeftBoardUsartType.RX_Size = USART_RX_BUF_LEN - DMA_GetCurrDataCounter(DMA1_Channel6);
 800201c:	480e      	ldr	r0, [pc, #56]	; (8002058 <DS_LeftBoardUsartReceive_IDLE+0x60>)
 800201e:	f7fe fc79 	bl	8000914 <DMA_GetCurrDataCounter>
 8002022:	4603      	mov	r3, r0
 8002024:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002028:	b29a      	uxth	r2, r3
 800202a:	4b0c      	ldr	r3, [pc, #48]	; (800205c <DS_LeftBoardUsartReceive_IDLE+0x64>)
 800202c:	805a      	strh	r2, [r3, #2]
		LeftBoardUsartType.RX_Flag = 1;
 800202e:	4a0b      	ldr	r2, [pc, #44]	; (800205c <DS_LeftBoardUsartReceive_IDLE+0x64>)
 8002030:	7813      	ldrb	r3, [r2, #0]
 8002032:	f043 0301 	orr.w	r3, r3, #1
 8002036:	7013      	strb	r3, [r2, #0]
		DMA_SetCurrDataCounter(DMA1_Channel6,USART_RX_BUF_LEN);
 8002038:	f44f 7100 	mov.w	r1, #512	; 0x200
 800203c:	4806      	ldr	r0, [pc, #24]	; (8002058 <DS_LeftBoardUsartReceive_IDLE+0x60>)
 800203e:	f7fe fc5b 	bl	80008f8 <DMA_SetCurrDataCounter>
		DMA_Cmd(DMA1_Channel6,ENABLE);
 8002042:	2101      	movs	r1, #1
 8002044:	4804      	ldr	r0, [pc, #16]	; (8002058 <DS_LeftBoardUsartReceive_IDLE+0x60>)
 8002046:	f7fe fc3b 	bl	80008c0 <DMA_Cmd>
		USART_ReceiveData(USART2);
 800204a:	4802      	ldr	r0, [pc, #8]	; (8002054 <DS_LeftBoardUsartReceive_IDLE+0x5c>)
 800204c:	f7ff f9f2 	bl	8001434 <USART_ReceiveData>
	}
}
 8002050:	bf00      	nop
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40004400 	.word	0x40004400
 8002058:	4002006c 	.word	0x4002006c
 800205c:	2000050c 	.word	0x2000050c

08002060 <DS_CoreBoardUsartReceive_IDLE>:

void DS_CoreBoardUsartReceive_IDLE()
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
	if(RESET != USART_GetITStatus(USART1,USART_IT_IDLE))
 8002064:	f240 4124 	movw	r1, #1060	; 0x424
 8002068:	4814      	ldr	r0, [pc, #80]	; (80020bc <DS_CoreBoardUsartReceive_IDLE+0x5c>)
 800206a:	f7ff f9f2 	bl	8001452 <USART_GetITStatus>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d021      	beq.n	80020b8 <DS_CoreBoardUsartReceive_IDLE+0x58>
	{
		DMA_Cmd(DMA1_Channel5,DISABLE);
 8002074:	2100      	movs	r1, #0
 8002076:	4812      	ldr	r0, [pc, #72]	; (80020c0 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 8002078:	f7fe fc22 	bl	80008c0 <DMA_Cmd>
		DMA_ClearFlag(DMA1_FLAG_GL3);
 800207c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002080:	f7fe fc54 	bl	800092c <DMA_ClearFlag>
		CoreBoardUsartType.RX_Size = USART_RX_BUF_LEN - DMA_GetCurrDataCounter(DMA1_Channel5);
 8002084:	480e      	ldr	r0, [pc, #56]	; (80020c0 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 8002086:	f7fe fc45 	bl	8000914 <DMA_GetCurrDataCounter>
 800208a:	4603      	mov	r3, r0
 800208c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002090:	b29a      	uxth	r2, r3
 8002092:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <DS_CoreBoardUsartReceive_IDLE+0x64>)
 8002094:	805a      	strh	r2, [r3, #2]
		CoreBoardUsartType.RX_Flag = 1;
 8002096:	4a0b      	ldr	r2, [pc, #44]	; (80020c4 <DS_CoreBoardUsartReceive_IDLE+0x64>)
 8002098:	7813      	ldrb	r3, [r2, #0]
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	7013      	strb	r3, [r2, #0]
		DMA_SetCurrDataCounter(DMA1_Channel5,USART_RX_BUF_LEN);
 80020a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020a4:	4806      	ldr	r0, [pc, #24]	; (80020c0 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 80020a6:	f7fe fc27 	bl	80008f8 <DMA_SetCurrDataCounter>
		DMA_Cmd(DMA1_Channel5,ENABLE);
 80020aa:	2101      	movs	r1, #1
 80020ac:	4804      	ldr	r0, [pc, #16]	; (80020c0 <DS_CoreBoardUsartReceive_IDLE+0x60>)
 80020ae:	f7fe fc07 	bl	80008c0 <DMA_Cmd>
		USART_ReceiveData(USART1);
 80020b2:	4802      	ldr	r0, [pc, #8]	; (80020bc <DS_CoreBoardUsartReceive_IDLE+0x5c>)
 80020b4:	f7ff f9be 	bl	8001434 <USART_ReceiveData>
	}
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40013800 	.word	0x40013800
 80020c0:	40020058 	.word	0x40020058
 80020c4:	20000710 	.word	0x20000710

080020c8 <MX_USART1_Init>:


void MX_USART1_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b092      	sub	sp, #72	; 0x48
 80020cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitTypeDef_Struct;
	NVIC_InitTypeDef NVIC_InitTypeDef_Struct;
	DMA_InitTypeDef DMA_InitTypeDef_Struct;

	/*  */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA,ENABLE);
 80020ce:	2101      	movs	r1, #1
 80020d0:	f244 0004 	movw	r0, #16388	; 0x4004
 80020d4:	f7fe fe12 	bl	8000cfc <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 80020d8:	2101      	movs	r1, #1
 80020da:	2001      	movs	r0, #1
 80020dc:	f7fe fdf0 	bl	8000cc0 <RCC_AHBPeriphClockCmd>

	/* TX GPIOA.9 */
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_AF_PP;
 80020e0:	2318      	movs	r3, #24
 80020e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART1_TX_Pin;
 80020e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ea:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 80020ec:	2303      	movs	r3, #3
 80020ee:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_Init(USART1_TX_Port,&GPIO_InitTypeDef_Struct);
 80020f2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80020f6:	4619      	mov	r1, r3
 80020f8:	4837      	ldr	r0, [pc, #220]	; (80021d8 <MX_USART1_Init+0x110>)
 80020fa:	f7fe fc4b 	bl	8000994 <GPIO_Init>

	/* RX GPIOA.10 */
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART1_RX_Pin;
 80020fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002102:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8002104:	2303      	movs	r3, #3
 8002106:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800210a:	2304      	movs	r3, #4
 800210c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_Init(USART1_RX_Port,&GPIO_InitTypeDef_Struct);
 8002110:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002114:	4619      	mov	r1, r3
 8002116:	4830      	ldr	r0, [pc, #192]	; (80021d8 <MX_USART1_Init+0x110>)
 8002118:	f7fe fc3c 	bl	8000994 <GPIO_Init>

	/* USART1 NVIC  */
	NVIC_InitTypeDef_Struct.NVIC_IRQChannel = USART1_IRQn;
 800211c:	2325      	movs	r3, #37	; 0x25
 800211e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelPreemptionPriority = 3;
 8002122:	2303      	movs	r3, #3
 8002124:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelSubPriority = 3;
 8002128:	2303      	movs	r3, #3
 800212a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelCmd = ENABLE;
 800212e:	2301      	movs	r3, #1
 8002130:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	NVIC_Init(&NVIC_InitTypeDef_Struct);
 8002134:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002138:	4618      	mov	r0, r3
 800213a:	f7fe f873 	bl	8000224 <NVIC_Init>


	/* USART1 DMA  */
	DMA_DeInit(DMA1_Channel5);
 800213e:	4827      	ldr	r0, [pc, #156]	; (80021dc <MX_USART1_Init+0x114>)
 8002140:	f7fe fac4 	bl	80006cc <DMA_DeInit>
	DMA_InitTypeDef_Struct.DMA_DIR = DMA_DIR_PeripheralSRC;
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]
	DMA_InitTypeDef_Struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]
	DMA_InitTypeDef_Struct.DMA_MemoryInc= DMA_MemoryInc_Enable;
 800214c:	2380      	movs	r3, #128	; 0x80
 800214e:	61bb      	str	r3, [r7, #24]
	DMA_InitTypeDef_Struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8002150:	2300      	movs	r3, #0
 8002152:	61fb      	str	r3, [r7, #28]
	DMA_InitTypeDef_Struct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8002154:	2300      	movs	r3, #0
 8002156:	623b      	str	r3, [r7, #32]
	DMA_InitTypeDef_Struct.DMA_Mode = DMA_Mode_Normal;
 8002158:	2300      	movs	r3, #0
 800215a:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitTypeDef_Struct.DMA_Priority = DMA_Priority_Low;
 800215c:	2300      	movs	r3, #0
 800215e:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitTypeDef_Struct.DMA_M2M = DMA_M2M_Disable;
 8002160:	2300      	movs	r3, #0
 8002162:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitTypeDef_Struct.DMA_PeripheralBaseAddr = (uint32_t)&(USART1->DR);
 8002164:	4b1e      	ldr	r3, [pc, #120]	; (80021e0 <MX_USART1_Init+0x118>)
 8002166:	607b      	str	r3, [r7, #4]
	DMA_InitTypeDef_Struct.DMA_BufferSize = USART_RX_BUF_LEN;
 8002168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800216c:	613b      	str	r3, [r7, #16]
	DMA_InitTypeDef_Struct.DMA_MemoryBaseAddr =  (uint32_t)&(CoreBoardUsartType.RX_pData);
 800216e:	4b1d      	ldr	r3, [pc, #116]	; (80021e4 <MX_USART1_Init+0x11c>)
 8002170:	60bb      	str	r3, [r7, #8]
	DMA_Init(DMA1_Channel5,&DMA_InitTypeDef_Struct);
 8002172:	1d3b      	adds	r3, r7, #4
 8002174:	4619      	mov	r1, r3
 8002176:	4819      	ldr	r0, [pc, #100]	; (80021dc <MX_USART1_Init+0x114>)
 8002178:	f7fe fb64 	bl	8000844 <DMA_Init>
	DMA_Cmd(DMA1_Channel5,ENABLE);
 800217c:	2101      	movs	r1, #1
 800217e:	4817      	ldr	r0, [pc, #92]	; (80021dc <MX_USART1_Init+0x114>)
 8002180:	f7fe fb9e 	bl	80008c0 <DMA_Cmd>
	USART_DMACmd(USART1,USART_DMAReq_Rx,ENABLE);
 8002184:	2201      	movs	r2, #1
 8002186:	2140      	movs	r1, #64	; 0x40
 8002188:	4817      	ldr	r0, [pc, #92]	; (80021e8 <MX_USART1_Init+0x120>)
 800218a:	f7ff f91f 	bl	80013cc <USART_DMACmd>

	/* USART1  */
	USART_InitTypeDef_Struct.USART_BaudRate = USARTBAUDRATE;
 800218e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002192:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitTypeDef_Struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8002194:	2300      	movs	r3, #0
 8002196:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	USART_InitTypeDef_Struct.USART_Parity = USART_Parity_No;
 800219a:	2300      	movs	r3, #0
 800219c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	USART_InitTypeDef_Struct.USART_StopBits = USART_StopBits_1;
 80021a0:	2300      	movs	r3, #0
 80021a2:	87fb      	strh	r3, [r7, #62]	; 0x3e
	USART_InitTypeDef_Struct.USART_WordLength = USART_WordLength_8b;
 80021a4:	2300      	movs	r3, #0
 80021a6:	87bb      	strh	r3, [r7, #60]	; 0x3c
	USART_InitTypeDef_Struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80021a8:	230c      	movs	r3, #12
 80021aa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	USART_Init(USART1, &USART_InitTypeDef_Struct);
 80021ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80021b2:	4619      	mov	r1, r3
 80021b4:	480c      	ldr	r0, [pc, #48]	; (80021e8 <MX_USART1_Init+0x120>)
 80021b6:	f7fe ffe9 	bl	800118c <USART_Init>
	USART_Cmd(USART1,ENABLE);
 80021ba:	2101      	movs	r1, #1
 80021bc:	480a      	ldr	r0, [pc, #40]	; (80021e8 <MX_USART1_Init+0x120>)
 80021be:	f7ff f89f 	bl	8001300 <USART_Cmd>
	USART_ITConfig(USART1, USART_IT_IDLE, ENABLE);
 80021c2:	2201      	movs	r2, #1
 80021c4:	f240 4124 	movw	r1, #1060	; 0x424
 80021c8:	4807      	ldr	r0, [pc, #28]	; (80021e8 <MX_USART1_Init+0x120>)
 80021ca:	f7ff f8b8 	bl	800133e <USART_ITConfig>
}
 80021ce:	bf00      	nop
 80021d0:	3748      	adds	r7, #72	; 0x48
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40010800 	.word	0x40010800
 80021dc:	40020058 	.word	0x40020058
 80021e0:	40013804 	.word	0x40013804
 80021e4:	20000714 	.word	0x20000714
 80021e8:	40013800 	.word	0x40013800

080021ec <MX_USART2_Init>:
void MX_USART2_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b092      	sub	sp, #72	; 0x48
 80021f0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitTypeDef_Struct;
	NVIC_InitTypeDef NVIC_InitTypeDef_Struct;
	DMA_InitTypeDef DMA_InitTypeDef_Struct;

	/*  */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA,ENABLE);
 80021f2:	2101      	movs	r1, #1
 80021f4:	2004      	movs	r0, #4
 80021f6:	f7fe fd81 	bl	8000cfc <RCC_APB2PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 80021fa:	2101      	movs	r1, #1
 80021fc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002200:	f7fe fd9a 	bl	8000d38 <RCC_APB1PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8002204:	2101      	movs	r1, #1
 8002206:	2001      	movs	r0, #1
 8002208:	f7fe fd5a 	bl	8000cc0 <RCC_AHBPeriphClockCmd>

	/* GPIOA.02 TX */
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART2_TX_Pin;
 800220c:	2304      	movs	r3, #4
 800220e:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_AF_PP;
 8002210:	2318      	movs	r3, #24
 8002212:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8002216:	2303      	movs	r3, #3
 8002218:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_Init(USART2_TX_Port,&GPIO_InitTypeDef_Struct);
 800221c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002220:	4619      	mov	r1, r3
 8002222:	4839      	ldr	r0, [pc, #228]	; (8002308 <MX_USART2_Init+0x11c>)
 8002224:	f7fe fbb6 	bl	8000994 <GPIO_Init>

	/* GPIOA.03 RX */
	GPIO_InitTypeDef_Struct.GPIO_Pin = USART2_RX_Pin;
 8002228:	2308      	movs	r3, #8
 800222a:	86bb      	strh	r3, [r7, #52]	; 0x34
	GPIO_InitTypeDef_Struct.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800222c:	2304      	movs	r3, #4
 800222e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	GPIO_InitTypeDef_Struct.GPIO_Speed = GPIO_Speed_50MHz;
 8002232:	2303      	movs	r3, #3
 8002234:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	GPIO_Init(USART2_RX_Port,&GPIO_InitTypeDef_Struct);
 8002238:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800223c:	4619      	mov	r1, r3
 800223e:	4832      	ldr	r0, [pc, #200]	; (8002308 <MX_USART2_Init+0x11c>)
 8002240:	f7fe fba8 	bl	8000994 <GPIO_Init>

	/* USART2 NVIC */
	NVIC_InitTypeDef_Struct.NVIC_IRQChannel = USART2_IRQn;
 8002244:	2326      	movs	r3, #38	; 0x26
 8002246:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelPreemptionPriority = 3;
 800224a:	2303      	movs	r3, #3
 800224c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelSubPriority = 2;
 8002250:	2302      	movs	r3, #2
 8002252:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	NVIC_InitTypeDef_Struct.NVIC_IRQChannelCmd = ENABLE;
 8002256:	2301      	movs	r3, #1
 8002258:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	NVIC_Init(&NVIC_InitTypeDef_Struct);
 800225c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002260:	4618      	mov	r0, r3
 8002262:	f7fd ffdf 	bl	8000224 <NVIC_Init>

	/* USART2 DMA */
	DMA_DeInit(DMA1_Channel6);
 8002266:	4829      	ldr	r0, [pc, #164]	; (800230c <MX_USART2_Init+0x120>)
 8002268:	f7fe fa30 	bl	80006cc <DMA_DeInit>
	DMA_InitTypeDef_Struct.DMA_DIR = DMA_DIR_PeripheralSRC;
 800226c:	2300      	movs	r3, #0
 800226e:	60fb      	str	r3, [r7, #12]
	DMA_InitTypeDef_Struct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002270:	2300      	movs	r3, #0
 8002272:	617b      	str	r3, [r7, #20]
	DMA_InitTypeDef_Struct.DMA_MemoryInc= DMA_MemoryInc_Enable;
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	61bb      	str	r3, [r7, #24]
	DMA_InitTypeDef_Struct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8002278:	2300      	movs	r3, #0
 800227a:	61fb      	str	r3, [r7, #28]
	DMA_InitTypeDef_Struct.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800227c:	2300      	movs	r3, #0
 800227e:	623b      	str	r3, [r7, #32]
	DMA_InitTypeDef_Struct.DMA_Mode = DMA_Mode_Normal;
 8002280:	2300      	movs	r3, #0
 8002282:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitTypeDef_Struct.DMA_Priority = DMA_Priority_Low;
 8002284:	2300      	movs	r3, #0
 8002286:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitTypeDef_Struct.DMA_M2M = DMA_M2M_Disable;
 8002288:	2300      	movs	r3, #0
 800228a:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitTypeDef_Struct.DMA_PeripheralBaseAddr = (uint32_t)&(USART2->DR);
 800228c:	4b20      	ldr	r3, [pc, #128]	; (8002310 <MX_USART2_Init+0x124>)
 800228e:	607b      	str	r3, [r7, #4]
	DMA_InitTypeDef_Struct.DMA_BufferSize = USART_RX_BUF_LEN;
 8002290:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002294:	613b      	str	r3, [r7, #16]
	DMA_InitTypeDef_Struct.DMA_MemoryBaseAddr =  (uint32_t)&(LeftBoardUsartType.RX_pData);
 8002296:	4b1f      	ldr	r3, [pc, #124]	; (8002314 <MX_USART2_Init+0x128>)
 8002298:	60bb      	str	r3, [r7, #8]
	DMA_Init(DMA1_Channel6,&DMA_InitTypeDef_Struct);
 800229a:	1d3b      	adds	r3, r7, #4
 800229c:	4619      	mov	r1, r3
 800229e:	481b      	ldr	r0, [pc, #108]	; (800230c <MX_USART2_Init+0x120>)
 80022a0:	f7fe fad0 	bl	8000844 <DMA_Init>
	DMA_Cmd(DMA1_Channel6,ENABLE);
 80022a4:	2101      	movs	r1, #1
 80022a6:	4819      	ldr	r0, [pc, #100]	; (800230c <MX_USART2_Init+0x120>)
 80022a8:	f7fe fb0a 	bl	80008c0 <DMA_Cmd>
	USART_DMACmd(USART2,USART_DMAReq_Rx,ENABLE);
 80022ac:	2201      	movs	r2, #1
 80022ae:	2140      	movs	r1, #64	; 0x40
 80022b0:	4819      	ldr	r0, [pc, #100]	; (8002318 <MX_USART2_Init+0x12c>)
 80022b2:	f7ff f88b 	bl	80013cc <USART_DMACmd>

	/* USART2 */
	USART_InitTypeDef_Struct.USART_BaudRate = USARTBAUDRATE;
 80022b6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80022ba:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitTypeDef_Struct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80022bc:	2300      	movs	r3, #0
 80022be:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	USART_InitTypeDef_Struct.USART_Parity = USART_Parity_No;
 80022c2:	2300      	movs	r3, #0
 80022c4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	USART_InitTypeDef_Struct.USART_StopBits = USART_StopBits_1;
 80022c8:	2300      	movs	r3, #0
 80022ca:	87fb      	strh	r3, [r7, #62]	; 0x3e
	USART_InitTypeDef_Struct.USART_WordLength = USART_WordLength_8b;
 80022cc:	2300      	movs	r3, #0
 80022ce:	87bb      	strh	r3, [r7, #60]	; 0x3c
	USART_InitTypeDef_Struct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80022d0:	230c      	movs	r3, #12
 80022d2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	USART_Init(USART2,&USART_InitTypeDef_Struct);
 80022d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80022da:	4619      	mov	r1, r3
 80022dc:	480e      	ldr	r0, [pc, #56]	; (8002318 <MX_USART2_Init+0x12c>)
 80022de:	f7fe ff55 	bl	800118c <USART_Init>
	USART_Cmd(USART2,ENABLE);
 80022e2:	2101      	movs	r1, #1
 80022e4:	480c      	ldr	r0, [pc, #48]	; (8002318 <MX_USART2_Init+0x12c>)
 80022e6:	f7ff f80b 	bl	8001300 <USART_Cmd>
	USART_ITConfig(USART2, USART_IT_IDLE, ENABLE);
 80022ea:	2201      	movs	r2, #1
 80022ec:	f240 4124 	movw	r1, #1060	; 0x424
 80022f0:	4809      	ldr	r0, [pc, #36]	; (8002318 <MX_USART2_Init+0x12c>)
 80022f2:	f7ff f824 	bl	800133e <USART_ITConfig>
	GPIO_ResetBits(CTR485A_EN_Port,CTR485A_EN_Pin);
 80022f6:	2102      	movs	r1, #2
 80022f8:	4808      	ldr	r0, [pc, #32]	; (800231c <MX_USART2_Init+0x130>)
 80022fa:	f7fe fc07 	bl	8000b0c <GPIO_ResetBits>
}
 80022fe:	bf00      	nop
 8002300:	3748      	adds	r7, #72	; 0x48
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40010800 	.word	0x40010800
 800230c:	4002006c 	.word	0x4002006c
 8002310:	40004404 	.word	0x40004404
 8002314:	20000510 	.word	0x20000510
 8002318:	40004400 	.word	0x40004400
 800231c:	40011000 	.word	0x40011000

08002320 <__libc_init_array>:
 8002320:	b570      	push	{r4, r5, r6, lr}
 8002322:	2500      	movs	r5, #0
 8002324:	4e0c      	ldr	r6, [pc, #48]	; (8002358 <__libc_init_array+0x38>)
 8002326:	4c0d      	ldr	r4, [pc, #52]	; (800235c <__libc_init_array+0x3c>)
 8002328:	1ba4      	subs	r4, r4, r6
 800232a:	10a4      	asrs	r4, r4, #2
 800232c:	42a5      	cmp	r5, r4
 800232e:	d109      	bne.n	8002344 <__libc_init_array+0x24>
 8002330:	f000 f81a 	bl	8002368 <_init>
 8002334:	2500      	movs	r5, #0
 8002336:	4e0a      	ldr	r6, [pc, #40]	; (8002360 <__libc_init_array+0x40>)
 8002338:	4c0a      	ldr	r4, [pc, #40]	; (8002364 <__libc_init_array+0x44>)
 800233a:	1ba4      	subs	r4, r4, r6
 800233c:	10a4      	asrs	r4, r4, #2
 800233e:	42a5      	cmp	r5, r4
 8002340:	d105      	bne.n	800234e <__libc_init_array+0x2e>
 8002342:	bd70      	pop	{r4, r5, r6, pc}
 8002344:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002348:	4798      	blx	r3
 800234a:	3501      	adds	r5, #1
 800234c:	e7ee      	b.n	800232c <__libc_init_array+0xc>
 800234e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002352:	4798      	blx	r3
 8002354:	3501      	adds	r5, #1
 8002356:	e7f2      	b.n	800233e <__libc_init_array+0x1e>
 8002358:	08002380 	.word	0x08002380
 800235c:	08002380 	.word	0x08002380
 8002360:	08002380 	.word	0x08002380
 8002364:	08002384 	.word	0x08002384

08002368 <_init>:
 8002368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800236a:	bf00      	nop
 800236c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800236e:	bc08      	pop	{r3}
 8002370:	469e      	mov	lr, r3
 8002372:	4770      	bx	lr

08002374 <_fini>:
 8002374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002376:	bf00      	nop
 8002378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800237a:	bc08      	pop	{r3}
 800237c:	469e      	mov	lr, r3
 800237e:	4770      	bx	lr
