Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Lab5/Q1/Synth/l5q1/l5q1etb_isim_beh.exe -prj E:/Lab5/Q1/Synth/l5q1/l5q1etb_beh.prj work.l5q1etb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Lab5/Q1/Synth/l5q1/ipcore_dir/l5q1e.v" into library work
Analyzing Verilog file "E:/Lab5/Q1/Synth/l5q1/l5q1e.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105508 KB
Fuse CPU Usage: 389 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_AXI_TYPE=1,C_...
Compiling module l5q1e
Compiling module l5q1etb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable E:/Lab5/Q1/Synth/l5q1/l5q1etb_isim_beh.exe
Fuse Memory Usage: 112852 KB
Fuse CPU Usage: 405 ms
