# do tb_RippleCarryAdder.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# Name of test bench entity
# set TestBench "tb_RippleCarryAdder"
# tb_RippleCarryAdder
# 
# Add 
# vcom -93 -work work {tb_RippleCarryAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:16:29 on Apr 23,2021
# vcom -reportprogress 300 -93 -work work tb_RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_RippleCarryAdder
# -- Compiling architecture RippleCarryAdder_arch of tb_RippleCarryAdder
# End time: 09:16:29 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {RippleCarryAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:16:29 on Apr 23,2021
# vcom -reportprogress 300 -93 -work work RippleCarryAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RippleCarryAdder
# -- Compiling architecture bdf_type of RippleCarryAdder
# End time: 09:16:29 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {FullAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:16:29 on Apr 23,2021
# vcom -reportprogress 300 -93 -work work FullAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder
# -- Compiling architecture FullAdder_arch of FullAdder
# End time: 09:16:29 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_RippleCarryAdder 
# Start time: 09:16:29 on Apr 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ripplecarryadder(ripplecarryadder_arch)
# Loading work.ripplecarryadder(bdf_type)
# Loading work.fulladd# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errn# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: persie  Hostname: x503vd  ProcessID: 22258
#           Attempt# 
# <EOF>
# End time: 09:20:19 on Apr 23,2021, Elapsed time: 0:10:42
# Errors: 0, Warnings: 0
file: vsim.wlf
#           Using alternate file: ./wlftJvfMmQ
# add wave -label "A2" A2
# add wave -label "A1" A1
# add wave -label "A0" A0
# virtual signal {A3 & A2 & A1 & A0} A
# /tb_ripplecarryadder/A
# add wave -label "A" A
# 
# add wave -label "B3" B3
# add wave -label "B2" B2
# add wave -label "B1" B1
# add wave -label "B0" B0
# virtual signal {B3 & B2 & B1 & B0} B
# /tb_ripplecarryadder/B
# add wave -label "B" B
# 
# add wave -label "CO" CO
# add wave -label "SUM3" SUM3
# add wave -label "SUM2" SUM2
# add wave -label "SUM1" SUM1
# add wave -label "SUM0" SUM0
# 
# virtual signal { CO & SUM3 & SUM2 & SUM1 & SUM0} SUM
# /tb_ripplecarryadder/SUM
# add wave -label "SUM" SUM
# 
# view structure
# .main_pane.structure.inter# *# 
# <EOF>
# End time: 09:20:19 on Apr 23,2021, Elapsed time: 0:03:53
# Errors: 0, Warnings: 2
 End time: 09:18:33 on Apr 23,2021, Elapsed time: 0:05:00
# Errors: 0, Warnings: 2
