set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {sinepin.vo sinepin_v.sdo}}
	{{"Fast Model"} {sinepin_fast.vo sinepin_v_fast.sdo}}
}
