Loading plugins phase: Elapsed time ==> 3s.272ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.504ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.292ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Generic.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -dcpsoc3 Generic.v -verilog
======================================================================

======================================================================
Compiling:  Generic.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -dcpsoc3 Generic.v -verilog
======================================================================

======================================================================
Compiling:  Generic.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -dcpsoc3 -verilog Generic.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 21 14:36:47 2021


======================================================================
Compiling:  Generic.v
Program  :   vpp
Options  :    -yv2 -q10 Generic.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 21 14:36:47 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Generic.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Generic.v (line 2741, col 55):  Note: Substituting module 'cmp_vv_vv' for '='.
Generic.v (line 2774, col 79):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Generic.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -dcpsoc3 -verilog Generic.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 21 14:36:52 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\codegentemp\Generic.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\codegentemp\Generic.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Generic.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -dcpsoc3 -verilog Generic.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 21 14:36:59 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\codegentemp\Generic.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\codegentemp\Generic.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\BasicCounter:MODULE_1:b_31\
	\BasicCounter:MODULE_1:b_30\
	\BasicCounter:MODULE_1:b_29\
	\BasicCounter:MODULE_1:b_28\
	\BasicCounter:MODULE_1:b_27\
	\BasicCounter:MODULE_1:b_26\
	\BasicCounter:MODULE_1:b_25\
	\BasicCounter:MODULE_1:b_24\
	\BasicCounter:MODULE_1:b_23\
	\BasicCounter:MODULE_1:b_22\
	\BasicCounter:MODULE_1:b_21\
	\BasicCounter:MODULE_1:b_20\
	\BasicCounter:MODULE_1:b_19\
	\BasicCounter:MODULE_1:b_18\
	\BasicCounter:MODULE_1:b_17\
	\BasicCounter:MODULE_1:b_16\
	\BasicCounter:MODULE_1:b_15\
	\BasicCounter:MODULE_1:b_14\
	\BasicCounter:MODULE_1:b_13\
	\BasicCounter:MODULE_1:b_12\
	\BasicCounter:MODULE_1:b_11\
	\BasicCounter:MODULE_1:b_10\
	\BasicCounter:MODULE_1:b_9\
	\BasicCounter:MODULE_1:b_8\
	\BasicCounter:MODULE_1:b_7\
	\BasicCounter:MODULE_1:b_6\
	\BasicCounter:MODULE_1:b_5\
	\BasicCounter:MODULE_1:b_4\
	\BasicCounter:MODULE_1:b_3\
	\BasicCounter:MODULE_1:b_2\
	\BasicCounter:MODULE_1:b_1\
	\BasicCounter:MODULE_1:b_0\
	\BasicCounter:MODULE_1:g2:a0:a_31\
	\BasicCounter:MODULE_1:g2:a0:a_30\
	\BasicCounter:MODULE_1:g2:a0:a_29\
	\BasicCounter:MODULE_1:g2:a0:a_28\
	\BasicCounter:MODULE_1:g2:a0:a_27\
	\BasicCounter:MODULE_1:g2:a0:a_26\
	\BasicCounter:MODULE_1:g2:a0:a_25\
	\BasicCounter:MODULE_1:g2:a0:a_24\
	\BasicCounter:MODULE_1:g2:a0:b_31\
	\BasicCounter:MODULE_1:g2:a0:b_30\
	\BasicCounter:MODULE_1:g2:a0:b_29\
	\BasicCounter:MODULE_1:g2:a0:b_28\
	\BasicCounter:MODULE_1:g2:a0:b_27\
	\BasicCounter:MODULE_1:g2:a0:b_26\
	\BasicCounter:MODULE_1:g2:a0:b_25\
	\BasicCounter:MODULE_1:g2:a0:b_24\
	\BasicCounter:MODULE_1:g2:a0:b_23\
	\BasicCounter:MODULE_1:g2:a0:b_22\
	\BasicCounter:MODULE_1:g2:a0:b_21\
	\BasicCounter:MODULE_1:g2:a0:b_20\
	\BasicCounter:MODULE_1:g2:a0:b_19\
	\BasicCounter:MODULE_1:g2:a0:b_18\
	\BasicCounter:MODULE_1:g2:a0:b_17\
	\BasicCounter:MODULE_1:g2:a0:b_16\
	\BasicCounter:MODULE_1:g2:a0:b_15\
	\BasicCounter:MODULE_1:g2:a0:b_14\
	\BasicCounter:MODULE_1:g2:a0:b_13\
	\BasicCounter:MODULE_1:g2:a0:b_12\
	\BasicCounter:MODULE_1:g2:a0:b_11\
	\BasicCounter:MODULE_1:g2:a0:b_10\
	\BasicCounter:MODULE_1:g2:a0:b_9\
	\BasicCounter:MODULE_1:g2:a0:b_8\
	\BasicCounter:MODULE_1:g2:a0:b_7\
	\BasicCounter:MODULE_1:g2:a0:b_6\
	\BasicCounter:MODULE_1:g2:a0:b_5\
	\BasicCounter:MODULE_1:g2:a0:b_4\
	\BasicCounter:MODULE_1:g2:a0:b_3\
	\BasicCounter:MODULE_1:g2:a0:b_2\
	\BasicCounter:MODULE_1:g2:a0:b_1\
	\BasicCounter:MODULE_1:g2:a0:b_0\
	\BasicCounter:MODULE_1:g2:a0:s_31\
	\BasicCounter:MODULE_1:g2:a0:s_30\
	\BasicCounter:MODULE_1:g2:a0:s_29\
	\BasicCounter:MODULE_1:g2:a0:s_28\
	\BasicCounter:MODULE_1:g2:a0:s_27\
	\BasicCounter:MODULE_1:g2:a0:s_26\
	\BasicCounter:MODULE_1:g2:a0:s_25\
	\BasicCounter:MODULE_1:g2:a0:s_24\
	\BasicCounter:MODULE_1:g2:a0:s_23\
	\BasicCounter:MODULE_1:g2:a0:s_22\
	\BasicCounter:MODULE_1:g2:a0:s_21\
	\BasicCounter:MODULE_1:g2:a0:s_20\
	\BasicCounter:MODULE_1:g2:a0:s_19\
	\BasicCounter:MODULE_1:g2:a0:s_18\
	\BasicCounter:MODULE_1:g2:a0:s_17\
	\BasicCounter:MODULE_1:g2:a0:s_16\
	\BasicCounter:MODULE_1:g2:a0:s_15\
	\BasicCounter:MODULE_1:g2:a0:s_14\
	\BasicCounter:MODULE_1:g2:a0:s_13\
	\BasicCounter:MODULE_1:g2:a0:s_12\
	\BasicCounter:MODULE_1:g2:a0:s_11\
	\BasicCounter:MODULE_1:g2:a0:s_10\
	\BasicCounter:MODULE_1:g2:a0:s_9\
	\BasicCounter:MODULE_1:g2:a0:s_8\
	\BasicCounter:MODULE_1:g2:a0:s_7\
	\BasicCounter:MODULE_1:g2:a0:s_6\
	\BasicCounter:MODULE_1:g2:a0:s_5\
	\BasicCounter:MODULE_1:g2:a0:s_4\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1457
	\Chip_Select_IMU:control_bus_7\
	\Chip_Select_IMU:control_bus_6\
	\Chip_Select_IMU:control_bus_5\
	\Chip_Select_IMU:control_bus_4\
	\Chip_Select_IMU:control_bus_3\
	Net_2621
	Net_2622
	Net_2623
	Net_2624
	Net_2625
	Net_2626
	Net_2628
	\PWM_MOTORS:PWMUDB:km_run\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS:PWMUDB:capt_rising\
	\PWM_MOTORS:PWMUDB:capt_falling\
	\PWM_MOTORS:PWMUDB:trig_rise\
	\PWM_MOTORS:PWMUDB:trig_fall\
	\PWM_MOTORS:PWMUDB:sc_kill\
	\PWM_MOTORS:PWMUDB:min_kill\
	\PWM_MOTORS:PWMUDB:km_tc\
	\PWM_MOTORS:PWMUDB:db_tc\
	\PWM_MOTORS:PWMUDB:dith_sel\
	\PWM_MOTORS:Net_101\
	\PWM_MOTORS:Net_96\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_2:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10292
	Net_10286
	Net_10285
	\PWM_MOTORS:Net_113\
	\PWM_MOTORS:Net_107\
	\PWM_MOTORS:Net_114\
	Net_297
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_322
	Net_327
	\UART_RS485:BUART:reset_sr\
	Net_10640
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_10639
	\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_4:lt\
	\UART_RS485:BUART:sRX:MODULE_4:eq\
	\UART_RS485:BUART:sRX:MODULE_4:gt\
	\UART_RS485:BUART:sRX:MODULE_4:gte\
	\UART_RS485:BUART:sRX:MODULE_4:lte\
	\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_0\
	Net_3874
	\SD:SPI0:BSPIM:mosi_after_ld\
	\SD:SPI0:BSPIM:so_send\
	\SD:SPI0:BSPIM:mosi_cpha_1\
	\SD:SPI0:BSPIM:pre_mosi\
	\SD:SPI0:BSPIM:dpcounter_zero\
	\SD:SPI0:BSPIM:control_7\
	\SD:SPI0:BSPIM:control_6\
	\SD:SPI0:BSPIM:control_5\
	\SD:SPI0:BSPIM:control_4\
	\SD:SPI0:BSPIM:control_3\
	\SD:SPI0:BSPIM:control_2\
	\SD:SPI0:BSPIM:control_1\
	\SD:SPI0:BSPIM:control_0\
	\SD:SPI0:Net_253\
	\SD:Net_2\
	\SPI_IMU:BSPIM:mosi_after_ld\
	\SPI_IMU:BSPIM:mosi_cpha_0\
	\SPI_IMU:BSPIM:pre_mosi\
	\SPI_IMU:BSPIM:dpcounter_zero\
	\SPI_IMU:BSPIM:control_7\
	\SPI_IMU:BSPIM:control_6\
	\SPI_IMU:BSPIM:control_5\
	\SPI_IMU:BSPIM:control_4\
	\SPI_IMU:BSPIM:control_3\
	\SPI_IMU:BSPIM:control_2\
	\SPI_IMU:BSPIM:control_1\
	\SPI_IMU:BSPIM:control_0\
	\SPI_IMU:Net_294\
	Net_3027
	Net_3028
	Net_3029
	Net_3031
	Net_3032
	Net_3033
	Net_3034
	\demux_2:tmp__demux_2_5_reg\
	\demux_2:tmp__demux_2_6_reg\
	\demux_2:tmp__demux_2_7_reg\
	Net_3057
	Net_3056
	Net_3052
	\BLINK_05HZ:PWMUDB:km_run\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_05HZ:PWMUDB:capt_rising\
	\BLINK_05HZ:PWMUDB:capt_falling\
	\BLINK_05HZ:PWMUDB:trig_rise\
	\BLINK_05HZ:PWMUDB:trig_fall\
	\BLINK_05HZ:PWMUDB:sc_kill\
	\BLINK_05HZ:PWMUDB:min_kill\
	\BLINK_05HZ:PWMUDB:km_tc\
	\BLINK_05HZ:PWMUDB:db_tc\
	\BLINK_05HZ:PWMUDB:dith_sel\
	\BLINK_05HZ:PWMUDB:compare2\
	\BLINK_05HZ:Net_101\
	Net_8886
	Net_8887
	\BLINK_05HZ:PWMUDB:cmp2\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_6:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_25\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_24\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_23\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_22\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_21\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_20\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_19\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_18\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_17\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_16\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_15\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_14\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_13\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_12\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_11\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_10\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_9\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_8\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_7\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_6\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_5\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_4\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_3\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_2\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8888
	Net_8885
	\BLINK_05HZ:Net_113\
	\BLINK_05HZ:Net_107\
	\BLINK_05HZ:Net_114\
	Net_7337
	Net_7338
	Net_7339
	Net_7340
	Net_7341
	Net_7342
	Net_7345
	Net_7346
	Net_7347
	Net_7348
	Net_7349
	Net_7350
	\BLINK_25HZ:PWMUDB:km_run\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_25HZ:PWMUDB:capt_rising\
	\BLINK_25HZ:PWMUDB:capt_falling\
	\BLINK_25HZ:PWMUDB:trig_rise\
	\BLINK_25HZ:PWMUDB:trig_fall\
	\BLINK_25HZ:PWMUDB:sc_kill\
	\BLINK_25HZ:PWMUDB:min_kill\
	\BLINK_25HZ:PWMUDB:km_tc\
	\BLINK_25HZ:PWMUDB:db_tc\
	\BLINK_25HZ:PWMUDB:dith_sel\
	\BLINK_25HZ:PWMUDB:compare2\
	\BLINK_25HZ:Net_101\
	Net_8896
	Net_8897
	\BLINK_25HZ:PWMUDB:cmp2\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_7:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_25\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_24\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_23\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_22\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_21\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_20\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_19\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_18\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_17\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_16\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_15\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_14\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_13\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_12\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_11\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_10\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_9\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_8\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_7\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_6\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_5\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_4\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_3\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_2\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8898
	Net_8895
	\BLINK_25HZ:Net_113\
	\BLINK_25HZ:Net_107\
	\BLINK_25HZ:Net_114\
	\ADC_N_CHANNELS_USED:control_bus_7\
	\ADC_N_CHANNELS_USED:control_bus_6\
	\ADC_N_CHANNELS_USED:control_bus_5\
	\ADC_N_CHANNELS_USED:control_bus_4\
	Net_10322
	Net_2792
	Net_2793
	Net_2794
	Net_2795
	Net_2796
	Net_2797
	\ADC:Net_268\
	\ADC:Net_270\
	Net_7157
	\COUNTER_ENC:Net_82\
	\COUNTER_ENC:Net_95\
	\COUNTER_ENC:Net_91\
	\COUNTER_ENC:Net_102\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_2\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_1\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_0\
	\SHIFTREG_ENC_3:Net_1\
	\SHIFTREG_ENC_3:Net_2\
	\SHIFTREG_ENC_3:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_2:Net_1\
	\SHIFTREG_ENC_2:Net_2\
	\SHIFTREG_ENC_2:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_1:Net_1\
	\SHIFTREG_ENC_1:Net_2\
	\SHIFTREG_ENC_1:bSR:ctrl_f0_full\
	Net_7172
	Net_7174
	Net_7175
	Net_7176
	Net_7177
	Net_7178
	Net_7179
	Net_7180
	Net_7970
	Net_7971
	Net_7972
	Net_7974
	Net_7975
	Net_7976
	Net_7977
	Net_8135
	Net_8136
	Net_8137
	Net_8139
	Net_8140
	Net_8141
	Net_8142
	Net_10184
	Net_10185
	Net_10186
	Net_10187
	Net_10188
	Net_10189
	Net_10323
	Net_10324
	Net_10325
	Net_10327
	Net_10328
	Net_10329
	Net_10330
	Net_10594
	Net_10595
	Net_10596
	Net_10597
	Net_10598
	Net_10599
	Net_10600
	\MODULE_8:g1:a0:gx:u0:albi_2\
	\MODULE_8:g1:a0:gx:u0:agbi_2\
	\MODULE_8:g1:a0:gx:u0:lt_3\
	\MODULE_8:g1:a0:gx:u0:gt_3\
	\MODULE_8:g1:a0:gx:u0:lti_1\
	\MODULE_8:g1:a0:gx:u0:gti_1\
	\MODULE_8:g1:a0:gx:u0:albi_1\
	\MODULE_8:g1:a0:gx:u0:agbi_1\
	\MODULE_8:g1:a0:gx:u0:albi_0\
	\MODULE_8:g1:a0:gx:u0:agbi_0\
	\MODULE_8:g1:a0:xneq\
	\MODULE_8:g1:a0:xlt\
	\MODULE_8:g1:a0:xlte\
	\MODULE_8:g1:a0:xgt\
	\MODULE_8:g1:a0:xgte\
	\MODULE_8:lt\
	\MODULE_8:gt\
	\MODULE_8:gte\
	\MODULE_8:lte\
	\MODULE_8:neq\
	\MODULE_9:g1:a0:gx:u0:albi_2\
	\MODULE_9:g1:a0:gx:u0:agbi_2\
	\MODULE_9:g1:a0:gx:u0:lt_3\
	\MODULE_9:g1:a0:gx:u0:gt_3\
	\MODULE_9:g1:a0:gx:u0:lti_1\
	\MODULE_9:g1:a0:gx:u0:gti_1\
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\

    Synthesized names
	\BasicCounter:add_vi_vv_MODGEN_1_31\
	\BasicCounter:add_vi_vv_MODGEN_1_30\
	\BasicCounter:add_vi_vv_MODGEN_1_29\
	\BasicCounter:add_vi_vv_MODGEN_1_28\
	\BasicCounter:add_vi_vv_MODGEN_1_27\
	\BasicCounter:add_vi_vv_MODGEN_1_26\
	\BasicCounter:add_vi_vv_MODGEN_1_25\
	\BasicCounter:add_vi_vv_MODGEN_1_24\
	\BasicCounter:add_vi_vv_MODGEN_1_23\
	\BasicCounter:add_vi_vv_MODGEN_1_22\
	\BasicCounter:add_vi_vv_MODGEN_1_21\
	\BasicCounter:add_vi_vv_MODGEN_1_20\
	\BasicCounter:add_vi_vv_MODGEN_1_19\
	\BasicCounter:add_vi_vv_MODGEN_1_18\
	\BasicCounter:add_vi_vv_MODGEN_1_17\
	\BasicCounter:add_vi_vv_MODGEN_1_16\
	\BasicCounter:add_vi_vv_MODGEN_1_15\
	\BasicCounter:add_vi_vv_MODGEN_1_14\
	\BasicCounter:add_vi_vv_MODGEN_1_13\
	\BasicCounter:add_vi_vv_MODGEN_1_12\
	\BasicCounter:add_vi_vv_MODGEN_1_11\
	\BasicCounter:add_vi_vv_MODGEN_1_10\
	\BasicCounter:add_vi_vv_MODGEN_1_9\
	\BasicCounter:add_vi_vv_MODGEN_1_8\
	\BasicCounter:add_vi_vv_MODGEN_1_7\
	\BasicCounter:add_vi_vv_MODGEN_1_6\
	\BasicCounter:add_vi_vv_MODGEN_1_5\
	\BasicCounter:add_vi_vv_MODGEN_1_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_2\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_31\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_30\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_29\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_28\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_27\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_26\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_25\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_24\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_23\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_22\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_21\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_20\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_19\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_18\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_17\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_16\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_15\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_14\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_13\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_12\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_11\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_10\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_9\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_8\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_7\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_6\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_5\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_4\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_3\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_2\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_31\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_30\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_29\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_28\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_27\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_26\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_25\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_24\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_23\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_22\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_21\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_20\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_19\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_18\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_17\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_16\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_15\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_14\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_13\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_12\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_11\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_10\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_9\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_8\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_7\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_6\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_5\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_4\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_3\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 724 User equations/components.
Deleted 118 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__EMG_1_net_0
Aliasing tmpOE__EMG_2_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__EMG_3_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__EMG_4_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__EMG_5_net_0 to tmpOE__EMG_1_net_0
Aliasing \BasicCounter:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_7\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_6\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_5\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:a_4\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMG_1_net_0
Aliasing AMuxHw_Decoder_enable to tmpOE__EMG_1_net_0
Aliasing tmpOE__EMG_6_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__VOLTAGE_SENSE_2_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__CURRENT_SENSE_2_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__VOLTAGE_SENSE_1_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__CURRENT_SENSE_1_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__EMG_A_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__EMG_1_net_0
Aliasing \Chip_Select_IMU:clk\ to zero
Aliasing \Chip_Select_IMU:rst\ to zero
Aliasing tmpOE__EMG_B_net_0 to tmpOE__EMG_1_net_0
Aliasing \MOTOR_DIR_1:clk\ to zero
Aliasing \MOTOR_DIR_1:rst\ to zero
Aliasing tmpOE__MOTOR_1B_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__RS485_CTS_net_0 to tmpOE__EMG_1_net_0
Aliasing Net_9919 to zero
Aliasing \PWM_MOTORS:PWMUDB:hwCapture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_out\ to tmpOE__EMG_1_net_0
Aliasing \PWM_MOTORS:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_kill\ to tmpOE__EMG_1_net_0
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_MOTORS:PWMUDB:cs_addr_0\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMG_1_net_0
Aliasing tmpOE__CS3_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MOTOR_1A_net_0 to tmpOE__EMG_1_net_0
Aliasing \PACER_TIMER:Net_260\ to zero
Aliasing Net_3249 to zero
Aliasing \PACER_TIMER:Net_102\ to tmpOE__EMG_1_net_0
Aliasing \RESET_FF:clk\ to zero
Aliasing \RESET_FF:rst\ to zero
Aliasing \FF_STATUS:status_1\ to zero
Aliasing \FF_STATUS:status_2\ to zero
Aliasing \FF_STATUS:status_3\ to zero
Aliasing \FF_STATUS:status_4\ to zero
Aliasing \FF_STATUS:status_5\ to zero
Aliasing \FF_STATUS:status_6\ to zero
Aliasing \FF_STATUS:status_7\ to zero
Aliasing \MY_TIMER:Net_260\ to zero
Aliasing \MY_TIMER:Net_102\ to tmpOE__EMG_1_net_0
Aliasing Net_332 to zero
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_1\ to zero
Aliasing \UART_RS485:BUART:FinalParityType_0\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RS485:BUART:tx_status_6\ to zero
Aliasing \UART_RS485:BUART:tx_status_5\ to zero
Aliasing \UART_RS485:BUART:tx_status_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__EMG_1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ to tmpOE__EMG_1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__EMG_1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODIN4_6\ to \UART_RS485:BUART:sRX:MODIN3_6\
Aliasing \UART_RS485:BUART:sRX:MODIN4_5\ to \UART_RS485:BUART:sRX:MODIN3_5\
Aliasing \UART_RS485:BUART:sRX:MODIN4_4\ to \UART_RS485:BUART:sRX:MODIN3_4\
Aliasing \UART_RS485:BUART:sRX:MODIN4_3\ to \UART_RS485:BUART:sRX:MODIN3_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_2\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_1\ to zero
Aliasing \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_0\ to tmpOE__EMG_1_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__EMG_1_net_0
Aliasing \CYCLES_TIMER:Net_260\ to zero
Aliasing Net_3872 to zero
Aliasing \CYCLES_TIMER:Net_102\ to tmpOE__EMG_1_net_0
Aliasing \SD:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \SD:SPI0:BSPIM:tx_status_3\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \SD:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \SD:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \SD:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \SD:SPI0:Net_274\ to zero
Aliasing \SD:tmpOE__mosi0_net_0\ to tmpOE__EMG_1_net_0
Aliasing \SD:tmpOE__miso0_net_0\ to tmpOE__EMG_1_net_0
Aliasing \SD:tmpOE__sclk0_net_0\ to tmpOE__EMG_1_net_0
Aliasing \SD:tmpOE__SPI0_CS_net_0\ to tmpOE__EMG_1_net_0
Aliasing tmpOE__CS_on_board_IMU_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__CS_RTC_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__CLK_RTC_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MOSI_RTC_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MISO_RTC_net_0 to tmpOE__EMG_1_net_0
Aliasing \SPI_IMU:BSPIM:pol_supprt\ to tmpOE__EMG_1_net_0
Aliasing \SPI_IMU:BSPIM:tx_status_6\ to zero
Aliasing \SPI_IMU:BSPIM:tx_status_5\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_3\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_2\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_1\ to zero
Aliasing \SPI_IMU:BSPIM:rx_status_0\ to zero
Aliasing \SPI_IMU:Net_289\ to zero
Aliasing tmpOE__CS1_net_0 to tmpOE__EMG_1_net_0
Aliasing \MOTOR_DIR_2:clk\ to zero
Aliasing \MOTOR_DIR_2:rst\ to zero
Aliasing tmpOE__CS0_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__EMG_1_net_0
Aliasing \BLINK_05HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_out\ to tmpOE__EMG_1_net_0
Aliasing Net_7326 to zero
Aliasing \BLINK_05HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_kill\ to tmpOE__EMG_1_net_0
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_05HZ:PWMUDB:cs_addr_0\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMG_1_net_0
Aliasing \LED_CTRL:clk\ to zero
Aliasing \LED_CTRL:rst\ to zero
Aliasing \BLINK_CTRL_EN:clk\ to zero
Aliasing \BLINK_CTRL_EN:rst\ to zero
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__EMG_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:hwCapture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_out\ to tmpOE__EMG_1_net_0
Aliasing Net_7185 to zero
Aliasing \BLINK_25HZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_kill\ to tmpOE__EMG_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BLINK_25HZ:PWMUDB:cs_addr_0\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:pwm1_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:pwm2_i\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMG_1_net_0
Aliasing \ADC_N_CHANNELS_USED:clk\ to zero
Aliasing \ADC_N_CHANNELS_USED:rst\ to zero
Aliasing tmpOE__CS2_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MOTOR_2A_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MOTOR_2B_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MOTOR_EN_1_net_0 to tmpOE__EMG_1_net_0
Aliasing \MOTOR_ON_OFF_1:clk\ to zero
Aliasing \MOTOR_ON_OFF_1:rst\ to zero
Aliasing tmpOE__MOTOR_EN_2_net_0 to tmpOE__EMG_1_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing tmpOE__CS_ENCODER1_net_0 to tmpOE__EMG_1_net_0
Aliasing \COUNTER_ENC:Net_89\ to tmpOE__EMG_1_net_0
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \COUNTER_ENC:CounterUDB:capt_rising\ to zero
Aliasing \COUNTER_ENC:CounterUDB:tc_i\ to \COUNTER_ENC:CounterUDB:reload_tc\
Aliasing Net_3492 to zero
Aliasing \SHIFTREG_ENC_3:bSR:final_load\ to zero
Aliasing Net_1317 to Net_3419
Aliasing Net_8906 to zero
Aliasing \SHIFTREG_ENC_2:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_2:bSR:status_1\ to \SHIFTREG_ENC_3:bSR:status_1\
Aliasing tmpOE__CLK_ENCODER_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__MISO_ENCODER_net_0 to tmpOE__EMG_1_net_0
Aliasing tmpOE__CS_ENCODER0_net_0 to tmpOE__EMG_1_net_0
Aliasing Net_8905 to zero
Aliasing \SHIFTREG_ENC_1:bSR:final_load\ to zero
Aliasing \SHIFTREG_ENC_1:bSR:status_1\ to \SHIFTREG_ENC_3:bSR:status_1\
Aliasing \RESET_COUNTERS:clk\ to zero
Aliasing \RESET_COUNTERS:rst\ to zero
Aliasing \Chip_Select_ENCODER_LINE:clk\ to zero
Aliasing \Chip_Select_ENCODER_LINE:rst\ to zero
Aliasing \MY_TIMER_REG:clk\ to zero
Aliasing \MY_TIMER_REG:rst\ to zero
Aliasing \MOTOR_DRIVER_TYPE:clk\ to zero
Aliasing \MOTOR_DRIVER_TYPE:rst\ to zero
Aliasing \MOTOR_ON_OFF_2:clk\ to zero
Aliasing \MOTOR_ON_OFF_2:rst\ to zero
Aliasing \ADC_STATUS:status_1\ to zero
Aliasing \ADC_STATUS:status_2\ to zero
Aliasing \ADC_STATUS:status_3\ to zero
Aliasing \ADC_STATUS:status_4\ to zero
Aliasing \ADC_STATUS:status_5\ to zero
Aliasing \ADC_STATUS:status_6\ to zero
Aliasing \ADC_STATUS:status_7\ to zero
Aliasing \ADC_SOC:clk\ to zero
Aliasing \ADC_SOC:rst\ to zero
Aliasing MODIN7_3 to \BasicCounter:MODIN1_3\
Aliasing MODIN7_2 to \BasicCounter:MODIN1_2\
Aliasing MODIN7_1 to \BasicCounter:MODIN1_1\
Aliasing MODIN7_0 to \BasicCounter:MODIN1_0\
Aliasing \MODULE_8:g1:a0:gx:u0:aeqb_0\ to tmpOE__EMG_1_net_0
Aliasing MODIN9_3 to \BasicCounter:MODIN1_3\
Aliasing MODIN9_2 to \BasicCounter:MODIN1_2\
Aliasing MODIN9_1 to \BasicCounter:MODIN1_1\
Aliasing MODIN9_0 to \BasicCounter:MODIN1_0\
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__EMG_1_net_0
Aliasing AMuxHw_Decoder_old_id_3D to \BasicCounter:MODIN1_3\
Aliasing AMuxHw_Decoder_old_id_2D to \BasicCounter:MODIN1_2\
Aliasing AMuxHw_Decoder_old_id_1D to \BasicCounter:MODIN1_1\
Aliasing AMuxHw_Decoder_old_id_0D to \BasicCounter:MODIN1_0\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ to tmpOE__EMG_1_net_0
Aliasing \PWM_MOTORS:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMG_1_net_0
Aliasing \SD:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \SD:SPI0:BSPIM:dpcounter_one_reg\\D\ to \SD:SPI0:BSPIM:load_rx_data\
Aliasing \SPI_IMU:BSPIM:dpcounter_one_reg\\D\ to \SPI_IMU:BSPIM:tx_status_3\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__EMG_1_net_0
Aliasing \BLINK_05HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMG_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__EMG_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:trig_last\\D\ to zero
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMG_1_net_0
Aliasing \COUNTER_ENC:CounterUDB:prevCapture\\D\ to zero
Aliasing \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ to \COUNTER_ENC:CounterUDB:prevCompare\\D\
Aliasing \SHIFTREG_ENC_3:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_2:bSR:load_reg\\D\ to zero
Aliasing \SHIFTREG_ENC_1:bSR:load_reg\\D\ to zero
Removing Rhs of wire Net_5205[2] = cy_srff_3[252]
Removing Lhs of wire one[10] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__EMG_2_net_0[13] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__EMG_3_net_0[20] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__EMG_4_net_0[27] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__EMG_5_net_0[34] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_5460[41] = cmp_vv_vv_MODGEN_2[248]
Removing Rhs of wire Net_5460[41] = \MODULE_8:g1:a0:xeq\[3397]
Removing Rhs of wire Net_5460[41] = \MODULE_8:g1:a0:gx:u0:aeqb_1\[3376]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_1_3\[42] = \BasicCounter:MODULE_1:g2:a0:s_3\[205]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_1_2\[44] = \BasicCounter:MODULE_1:g2:a0:s_2\[206]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_1_1\[46] = \BasicCounter:MODULE_1:g2:a0:s_1\[207]
Removing Lhs of wire \BasicCounter:add_vi_vv_MODGEN_1_0\[48] = \BasicCounter:MODULE_1:g2:a0:s_0\[208]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_23\[89] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_22\[90] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_21\[91] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_20\[92] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_19\[93] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_18\[94] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_17\[95] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_16\[96] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_15\[97] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_14\[98] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_13\[99] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_12\[100] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_11\[101] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_10\[102] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_9\[103] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_8\[104] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_7\[105] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_6\[106] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_5\[107] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_4\[108] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_3\[109] = \BasicCounter:MODIN1_3\[110]
Removing Lhs of wire \BasicCounter:MODIN1_3\[110] = Net_5190_3[40]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_2\[111] = \BasicCounter:MODIN1_2\[112]
Removing Lhs of wire \BasicCounter:MODIN1_2\[112] = Net_5190_2[43]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_1\[113] = \BasicCounter:MODIN1_1\[114]
Removing Lhs of wire \BasicCounter:MODIN1_1\[114] = Net_5190_1[45]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:a_0\[115] = \BasicCounter:MODIN1_0\[116]
Removing Lhs of wire \BasicCounter:MODIN1_0\[116] = Net_5190_0[47]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[246] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[247] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_4627[250] = \ADC_SOC:control_out_0\[3310]
Removing Rhs of wire Net_4627[250] = \ADC_SOC:control_0\[3333]
Removing Lhs of wire AMuxHw_Decoder_enable[255] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[257] = \MODULE_9:g1:a0:xeq\[3471]
Removing Lhs of wire tmpOE__EMG_6_net_0[284] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__VOLTAGE_SENSE_2_net_0[290] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__CURRENT_SENSE_2_net_0[296] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__VOLTAGE_SENSE_1_net_0[302] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__CURRENT_SENSE_1_net_0[308] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__EMG_A_net_0[314] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__MOSI_net_0[321] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_1458[322] = \SPI_IMU:BSPIM:mosi_fin\[1353]
Removing Rhs of wire Net_1458[322] = \SPI_IMU:BSPIM:mosi_cpha_1\[1354]
Removing Lhs of wire tmpOE__SCLK_net_0[328] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \Chip_Select_IMU:clk\[334] = zero[5]
Removing Lhs of wire \Chip_Select_IMU:rst\[335] = zero[5]
Removing Rhs of wire Net_3063_2[346] = \Chip_Select_IMU:control_out_2\[347]
Removing Rhs of wire Net_3063_2[346] = \Chip_Select_IMU:control_2\[358]
Removing Rhs of wire Net_3063_1[348] = \Chip_Select_IMU:control_out_1\[349]
Removing Rhs of wire Net_3063_1[348] = \Chip_Select_IMU:control_1\[359]
Removing Rhs of wire Net_3063_0[350] = \Chip_Select_IMU:control_out_0\[351]
Removing Rhs of wire Net_3063_0[350] = \Chip_Select_IMU:control_0\[360]
Removing Lhs of wire tmpOE__EMG_B_net_0[362] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_2982[368] = \MOTOR_DIR_1:control_out_0\[374]
Removing Rhs of wire Net_2982[368] = \MOTOR_DIR_1:control_0\[397]
Removing Rhs of wire Net_9969[370] = \PWM_MOTORS:PWMUDB:pwm1_i_reg\[562]
Removing Lhs of wire \MOTOR_DIR_1:clk\[372] = zero[5]
Removing Lhs of wire \MOTOR_DIR_1:rst\[373] = zero[5]
Removing Lhs of wire tmpOE__MOTOR_1B_net_0[399] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_9767[400] = \mux_3:tmp__mux_3_reg\[3238]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[406] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__RS485_CTS_net_0[412] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire Net_9919[417] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ctrl_enable\[433] = \PWM_MOTORS:PWMUDB:control_7\[425]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwCapture\[443] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwEnable\[444] = \PWM_MOTORS:PWMUDB:control_7\[425]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_out\[448] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\R\[450] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\S\[451] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_enable\[452] = \PWM_MOTORS:PWMUDB:runmode_enable\[449]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\[456] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\[457] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\R\[458] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\S\[459] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_kill\[462] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_1\[466] = \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_1\[731]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_0\[468] = \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_0\[732]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\R\[469] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\S\[470] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\R\[471] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\S\[472] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_2\[474] = \PWM_MOTORS:PWMUDB:tc_i\[454]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_1\[475] = \PWM_MOTORS:PWMUDB:runmode_enable\[449]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_0\[476] = zero[5]
Removing Rhs of wire Net_9990[569] = \PWM_MOTORS:PWMUDB:pwm2_i_reg\[564]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_temp\[570] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_23\[613] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_22\[614] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_21\[615] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_20\[616] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_19\[617] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_18\[618] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_17\[619] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_16\[620] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_15\[621] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_14\[622] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_13\[623] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_12\[624] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_11\[625] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_10\[626] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_9\[627] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_8\[628] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_7\[629] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_6\[630] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_5\[631] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_4\[632] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_3\[633] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_2\[634] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_1\[635] = \PWM_MOTORS:PWMUDB:MODIN2_1\[636]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN2_1\[636] = \PWM_MOTORS:PWMUDB:dith_count_1\[465]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_0\[637] = \PWM_MOTORS:PWMUDB:MODIN2_0\[638]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN2_0\[638] = \PWM_MOTORS:PWMUDB:dith_count_0\[467]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[770] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[771] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__CS3_net_0[780] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__MOTOR_1A_net_0[787] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_9772[788] = \mux_4:tmp__mux_4_reg\[3267]
Removing Lhs of wire \PACER_TIMER:Net_260\[795] = zero[5]
Removing Lhs of wire \PACER_TIMER:Net_266\[796] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire Net_3249[797] = zero[5]
Removing Rhs of wire Net_3264[802] = \PACER_TIMER:Net_51\[798]
Removing Lhs of wire \PACER_TIMER:Net_102\[803] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire Net_3018[807] = cy_srff_1[805]
Removing Rhs of wire Net_3334[808] = \RESET_FF:control_out_0\[811]
Removing Rhs of wire Net_3334[808] = \RESET_FF:control_0\[834]
Removing Lhs of wire \RESET_FF:clk\[809] = zero[5]
Removing Lhs of wire \RESET_FF:rst\[810] = zero[5]
Removing Lhs of wire \FF_STATUS:status_0\[835] = cy_srff_1[805]
Removing Lhs of wire \FF_STATUS:status_1\[836] = zero[5]
Removing Lhs of wire \FF_STATUS:status_2\[837] = zero[5]
Removing Lhs of wire \FF_STATUS:status_3\[838] = zero[5]
Removing Lhs of wire \FF_STATUS:status_4\[839] = zero[5]
Removing Lhs of wire \FF_STATUS:status_5\[840] = zero[5]
Removing Lhs of wire \FF_STATUS:status_6\[841] = zero[5]
Removing Lhs of wire \FF_STATUS:status_7\[842] = zero[5]
Removing Lhs of wire \MY_TIMER:Net_260\[846] = zero[5]
Removing Lhs of wire \MY_TIMER:Net_266\[847] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_4386[848] = \MY_TIMER_REG:control_out_0\[3214]
Removing Rhs of wire Net_4386[848] = \MY_TIMER_REG:control_0\[3237]
Removing Lhs of wire \MY_TIMER:Net_102\[854] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_6117[858] = \UART_RS485:BUART:rx_interrupt_out\[879]
Removing Lhs of wire \UART_RS485:Net_61\[859] = Net_124[860]
Removing Lhs of wire Net_332[864] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[865] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[866] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[867] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[868] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[869] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[870] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[871] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[872] = zero[5]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[883] = \UART_RS485:BUART:tx_bitclk_dp\[919]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[929] = \UART_RS485:BUART:tx_counter_dp\[920]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[930] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[931] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[932] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[934] = \UART_RS485:BUART:tx_fifo_empty\[897]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[936] = \UART_RS485:BUART:tx_fifo_notfull\[896]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[950] = Net_6196[999]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[1002] = \UART_RS485:BUART:rx_break_status\[1003]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[1004] = \UART_RS485:BUART:rx_parity_error_status\[1005]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[1006] = \UART_RS485:BUART:rx_stop_bit_error\[1007]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_7\[1016] = \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_0\[1143]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_5\[1018] = \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\[1067]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_6\[1022] = \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xneq\[1089]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\[1023] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\[1024] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\[1025] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\[1026] = \UART_RS485:BUART:sRX:MODIN3_6\[1027]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_6\[1027] = \UART_RS485:BUART:rx_count_6\[991]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\[1028] = \UART_RS485:BUART:sRX:MODIN3_5\[1029]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_5\[1029] = \UART_RS485:BUART:rx_count_5\[992]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\[1030] = \UART_RS485:BUART:sRX:MODIN3_4\[1031]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_4\[1031] = \UART_RS485:BUART:rx_count_4\[993]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\[1032] = \UART_RS485:BUART:sRX:MODIN3_3\[1033]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_3\[1033] = \UART_RS485:BUART:rx_count_3\[994]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\[1034] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\[1035] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\[1036] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\[1037] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\[1038] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\[1039] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\[1040] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\[1041] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\[1042] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\[1043] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\[1044] = \UART_RS485:BUART:rx_count_6\[991]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\[1045] = \UART_RS485:BUART:rx_count_5\[992]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\[1046] = \UART_RS485:BUART:rx_count_4\[993]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\[1047] = \UART_RS485:BUART:rx_count_3\[994]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\[1048] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\[1049] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\[1050] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\[1051] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\[1052] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\[1053] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\[1054] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:newa_0\[1069] = Net_6196[999]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:newb_0\[1070] = \UART_RS485:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:dataa_0\[1071] = Net_6196[999]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:datab_0\[1072] = \UART_RS485:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[1073] = Net_6196[999]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[1074] = \UART_RS485:BUART:rx_parity_bit\[1021]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[1076] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[1077] = \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1075]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[1078] = \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1075]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_6\[1099] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_5\[1100] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_4\[1101] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_3\[1102] = \UART_RS485:BUART:rx_count_6\[991]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_6\[1103] = \UART_RS485:BUART:rx_count_6\[991]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_2\[1104] = \UART_RS485:BUART:rx_count_5\[992]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_5\[1105] = \UART_RS485:BUART:rx_count_5\[992]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_1\[1106] = \UART_RS485:BUART:rx_count_4\[993]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_4\[1107] = \UART_RS485:BUART:rx_count_4\[993]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_0\[1108] = \UART_RS485:BUART:rx_count_3\[994]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN4_3\[1109] = \UART_RS485:BUART:rx_count_3\[994]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_6\[1110] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_5\[1111] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_4\[1112] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_3\[1113] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_2\[1114] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_1\[1115] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_0\[1116] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1117] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1118] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1119] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1120] = \UART_RS485:BUART:rx_count_6\[991]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1121] = \UART_RS485:BUART:rx_count_5\[992]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1122] = \UART_RS485:BUART:rx_count_4\[993]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1123] = \UART_RS485:BUART:rx_count_3\[994]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_6\[1124] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_5\[1125] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_4\[1126] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_3\[1127] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_2\[1128] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_1\[1129] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_0\[1130] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__RS485_RX_net_0[1146] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__RS485_TX_net_0[1151] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[1157] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \CYCLES_TIMER:Net_260\[1166] = zero[5]
Removing Lhs of wire \CYCLES_TIMER:Net_266\[1167] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire Net_3872[1168] = zero[5]
Removing Rhs of wire Net_345[1173] = \CYCLES_TIMER:Net_51\[1169]
Removing Lhs of wire \CYCLES_TIMER:Net_102\[1174] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \SD:SPI0:Net_276\[1177] = \SD:Net_19\[1178]
Removing Rhs of wire \SD:SPI0:BSPIM:load_rx_data\[1181] = \SD:SPI0:BSPIM:dpcounter_one\[1182]
Removing Lhs of wire \SD:SPI0:BSPIM:pol_supprt\[1183] = zero[5]
Removing Lhs of wire \SD:SPI0:BSPIM:miso_to_dp\[1184] = \SD:SPI0:Net_244\[1185]
Removing Lhs of wire \SD:SPI0:Net_244\[1185] = \SD:Net_16\[1278]
Removing Rhs of wire \SD:Net_10\[1189] = \SD:SPI0:BSPIM:mosi_fin\[1190]
Removing Rhs of wire \SD:Net_10\[1189] = \SD:SPI0:BSPIM:mosi_cpha_0\[1191]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_1\[1212] = \SD:SPI0:BSPIM:dpMOSI_fifo_empty\[1213]
Removing Rhs of wire \SD:SPI0:BSPIM:tx_status_2\[1214] = \SD:SPI0:BSPIM:dpMOSI_fifo_not_full\[1215]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_3\[1216] = \SD:SPI0:BSPIM:load_rx_data\[1181]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_4\[1218] = \SD:SPI0:BSPIM:dpMISO_fifo_full\[1219]
Removing Rhs of wire \SD:SPI0:BSPIM:rx_status_5\[1220] = \SD:SPI0:BSPIM:dpMISO_fifo_not_empty\[1221]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_6\[1223] = zero[5]
Removing Lhs of wire \SD:SPI0:BSPIM:tx_status_5\[1224] = zero[5]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_3\[1225] = zero[5]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_2\[1226] = zero[5]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_1\[1227] = zero[5]
Removing Lhs of wire \SD:SPI0:BSPIM:rx_status_0\[1228] = zero[5]
Removing Lhs of wire \SD:SPI0:Net_273\[1238] = zero[5]
Removing Lhs of wire \SD:SPI0:Net_274\[1279] = zero[5]
Removing Lhs of wire \SD:tmpOE__mosi0_net_0\[1281] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \SD:tmpOE__miso0_net_0\[1288] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \SD:tmpOE__sclk0_net_0\[1294] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \SD:tmpOE__SPI0_CS_net_0\[1300] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__CS_on_board_IMU_net_0[1306] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__MISO_net_0[1313] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__CS_RTC_net_0[1319] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__CLK_RTC_net_0[1325] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__MOSI_RTC_net_0[1331] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__MISO_RTC_net_0[1337] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \SPI_IMU:Net_276\[1342] = Net_2334[419]
Removing Rhs of wire \SPI_IMU:BSPIM:load_rx_data\[1345] = \SPI_IMU:BSPIM:dpcounter_one_reg\[1346]
Removing Lhs of wire \SPI_IMU:BSPIM:pol_supprt\[1347] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \SPI_IMU:BSPIM:miso_to_dp\[1348] = \SPI_IMU:Net_244\[1349]
Removing Lhs of wire \SPI_IMU:Net_244\[1349] = Net_1469[1314]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_1\[1375] = \SPI_IMU:BSPIM:dpMOSI_fifo_empty\[1376]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_2\[1377] = \SPI_IMU:BSPIM:dpMOSI_fifo_not_full\[1378]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_3\[1379] = \SPI_IMU:BSPIM:dpcounter_one\[1371]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_4\[1381] = \SPI_IMU:BSPIM:dpMISO_fifo_full\[1382]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_5\[1383] = \SPI_IMU:BSPIM:dpMISO_fifo_not_empty\[1384]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_6\[1386] = zero[5]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_5\[1387] = zero[5]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_3\[1388] = zero[5]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_2\[1389] = zero[5]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_1\[1390] = zero[5]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_0\[1391] = zero[5]
Removing Lhs of wire \SPI_IMU:Net_273\[1401] = zero[5]
Removing Lhs of wire \SPI_IMU:Net_289\[1441] = zero[5]
Removing Lhs of wire tmpOE__CS1_net_0[1445] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \MOTOR_DIR_2:clk\[1451] = zero[5]
Removing Lhs of wire \MOTOR_DIR_2:rst\[1452] = zero[5]
Removing Rhs of wire Net_3021[1453] = \MOTOR_DIR_2:control_out_0\[1454]
Removing Rhs of wire Net_3021[1453] = \MOTOR_DIR_2:control_0\[1477]
Removing Rhs of wire Net_3058[1487] = \demux_2:tmp__demux_2_0_reg\[1478]
Removing Rhs of wire Net_3059[1488] = \demux_2:tmp__demux_2_1_reg\[1480]
Removing Rhs of wire Net_3060[1489] = \demux_2:tmp__demux_2_2_reg\[1481]
Removing Rhs of wire Net_3061[1490] = \demux_2:tmp__demux_2_3_reg\[1482]
Removing Rhs of wire Net_9687[1491] = \demux_2:tmp__demux_2_4_reg\[1483]
Removing Lhs of wire tmpOE__CS0_net_0[1496] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__LED_RED_net_0[1503] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ctrl_enable\[1523] = \BLINK_05HZ:PWMUDB:control_7\[1515]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:hwCapture\[1533] = zero[5]
Removing Rhs of wire Net_3925[1535] = \BLINK_CTRL_EN:control_out_0\[1901]
Removing Rhs of wire Net_3925[1535] = \BLINK_CTRL_EN:control_0\[1924]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_out\[1539] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\R\[1541] = zero[5]
Removing Lhs of wire Net_7326[1542] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\S\[1543] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_enable\[1544] = \BLINK_05HZ:PWMUDB:runmode_enable\[1540]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\[1548] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\[1549] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\R\[1550] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\S\[1551] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_kill\[1554] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_1\[1558] = \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_1\[1824]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_0\[1560] = \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_0\[1825]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\R\[1561] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\S\[1562] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\R\[1563] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\S\[1564] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_2\[1566] = \BLINK_05HZ:PWMUDB:tc_i\[1546]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_1\[1567] = \BLINK_05HZ:PWMUDB:runmode_enable\[1540]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_0\[1568] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i\[1655] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i\[1657] = zero[5]
Removing Rhs of wire \BLINK_05HZ:Net_96\[1660] = \BLINK_05HZ:PWMUDB:pwm_i_reg\[1652]
Removing Rhs of wire \BLINK_05HZ:PWMUDB:pwm_temp\[1663] = \BLINK_05HZ:PWMUDB:cmp1\[1664]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_23\[1706] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_22\[1707] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_21\[1708] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_20\[1709] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_19\[1710] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_18\[1711] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_17\[1712] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_16\[1713] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_15\[1714] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_14\[1715] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_13\[1716] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_12\[1717] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_11\[1718] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_10\[1719] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_9\[1720] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_8\[1721] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_7\[1722] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_6\[1723] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_5\[1724] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_4\[1725] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_3\[1726] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_2\[1727] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_1\[1728] = \BLINK_05HZ:PWMUDB:MODIN5_1\[1729]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN5_1\[1729] = \BLINK_05HZ:PWMUDB:dith_count_1\[1557]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_0\[1730] = \BLINK_05HZ:PWMUDB:MODIN5_0\[1731]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN5_0\[1731] = \BLINK_05HZ:PWMUDB:dith_count_0\[1559]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1863] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1864] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_5579[1865] = \BLINK_05HZ:Net_96\[1660]
Removing Lhs of wire \LED_CTRL:clk\[1872] = zero[5]
Removing Lhs of wire \LED_CTRL:rst\[1873] = zero[5]
Removing Rhs of wire Net_7450[1874] = \LED_CTRL:control_out_0\[1875]
Removing Rhs of wire Net_7450[1874] = \LED_CTRL:control_0\[1898]
Removing Rhs of wire Net_7694[1876] = \LED_CTRL:control_out_1\[1877]
Removing Rhs of wire Net_7694[1876] = \LED_CTRL:control_1\[1897]
Removing Lhs of wire \BLINK_CTRL_EN:clk\[1899] = zero[5]
Removing Lhs of wire \BLINK_CTRL_EN:rst\[1900] = zero[5]
Removing Rhs of wire Net_5930[1902] = \BLINK_CTRL_EN:control_out_1\[1903]
Removing Rhs of wire Net_5930[1902] = \BLINK_CTRL_EN:control_1\[1923]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1926] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ctrl_enable\[1945] = \BLINK_25HZ:PWMUDB:control_7\[1937]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:hwCapture\[1955] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_out\[1960] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\R\[1962] = zero[5]
Removing Lhs of wire Net_7185[1963] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\S\[1964] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_enable\[1965] = \BLINK_25HZ:PWMUDB:runmode_enable\[1961]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\[1969] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\[1970] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\R\[1971] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\S\[1972] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_kill\[1975] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_1\[1979] = \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_1\[2197]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_0\[1981] = \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_0\[2198]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\R\[1982] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\S\[1983] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\R\[1984] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\S\[1985] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_2\[1987] = \BLINK_25HZ:PWMUDB:tc_i\[1967]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_1\[1988] = \BLINK_25HZ:PWMUDB:runmode_enable\[1961]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_0\[1989] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i\[2028] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i\[2030] = zero[5]
Removing Rhs of wire \BLINK_25HZ:Net_96\[2033] = \BLINK_25HZ:PWMUDB:pwm_i_reg\[2025]
Removing Rhs of wire \BLINK_25HZ:PWMUDB:pwm_temp\[2036] = \BLINK_25HZ:PWMUDB:cmp1\[2037]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_23\[2079] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_22\[2080] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_21\[2081] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_20\[2082] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_19\[2083] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_18\[2084] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_17\[2085] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_16\[2086] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_15\[2087] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_14\[2088] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_13\[2089] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_12\[2090] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_11\[2091] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_10\[2092] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_9\[2093] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_8\[2094] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_7\[2095] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_6\[2096] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_5\[2097] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_4\[2098] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_3\[2099] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_2\[2100] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_1\[2101] = \BLINK_25HZ:PWMUDB:MODIN6_1\[2102]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN6_1\[2102] = \BLINK_25HZ:PWMUDB:dith_count_1\[1978]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_0\[2103] = \BLINK_25HZ:PWMUDB:MODIN6_0\[2104]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN6_0\[2104] = \BLINK_25HZ:PWMUDB:dith_count_0\[1980]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2236] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2237] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_7667[2238] = \BLINK_25HZ:Net_96\[2033]
Removing Lhs of wire \ADC_N_CHANNELS_USED:clk\[2245] = zero[5]
Removing Lhs of wire \ADC_N_CHANNELS_USED:rst\[2246] = zero[5]
Removing Rhs of wire Net_7046_3[2255] = \ADC_N_CHANNELS_USED:control_out_3\[2256]
Removing Rhs of wire Net_7046_3[2255] = \ADC_N_CHANNELS_USED:control_3\[2268]
Removing Rhs of wire Net_7046_2[2257] = \ADC_N_CHANNELS_USED:control_out_2\[2258]
Removing Rhs of wire Net_7046_2[2257] = \ADC_N_CHANNELS_USED:control_2\[2269]
Removing Rhs of wire Net_7046_1[2259] = \ADC_N_CHANNELS_USED:control_out_1\[2260]
Removing Rhs of wire Net_7046_1[2259] = \ADC_N_CHANNELS_USED:control_1\[2270]
Removing Rhs of wire Net_7046_0[2261] = \ADC_N_CHANNELS_USED:control_out_0\[2262]
Removing Rhs of wire Net_7046_0[2261] = \ADC_N_CHANNELS_USED:control_0\[2271]
Removing Lhs of wire tmpOE__CS2_net_0[2274] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__MOTOR_2A_net_0[2282] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_9759[2283] = \mux_2:tmp__mux_2_reg\[3266]
Removing Lhs of wire tmpOE__MOTOR_2B_net_0[2289] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_9749[2290] = \mux_1:tmp__mux_1_reg\[3268]
Removing Lhs of wire tmpOE__MOTOR_EN_1_net_0[2296] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \MOTOR_ON_OFF_1:clk\[2302] = zero[5]
Removing Lhs of wire \MOTOR_ON_OFF_1:rst\[2303] = zero[5]
Removing Rhs of wire Net_10337[2304] = \MOTOR_ON_OFF_1:control_out_0\[2305]
Removing Rhs of wire Net_10337[2304] = \MOTOR_ON_OFF_1:control_0\[2328]
Removing Rhs of wire Net_10313[2330] = \MOTOR_ON_OFF_2:control_out_0\[3271]
Removing Rhs of wire Net_10313[2330] = \MOTOR_ON_OFF_2:control_0\[3294]
Removing Lhs of wire tmpOE__MOTOR_EN_2_net_0[2332] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire \ADC:Net_488\[2349] = \ADC:Net_250\[2383]
Removing Lhs of wire \ADC:Net_481\[2351] = zero[5]
Removing Lhs of wire \ADC:Net_482\[2352] = zero[5]
Removing Lhs of wire \ADC:Net_252\[2385] = zero[5]
Removing Rhs of wire Net_2836[2387] = cy_srff_2[3296]
Removing Lhs of wire tmpOE__CS_ENCODER1_net_0[2391] = tmpOE__EMG_1_net_0[4]
Removing Rhs of wire Net_3511[2399] = \COUNTER_ENC:Net_49\[2400]
Removing Rhs of wire Net_3511[2399] = \COUNTER_ENC:CounterUDB:tc_reg_i\[2457]
Removing Lhs of wire \COUNTER_ENC:Net_89\[2402] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_1\[2412] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_0\[2413] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_enable\[2425] = \COUNTER_ENC:CounterUDB:control_7\[2417]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_rising\[2427] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_falling\[2428] = \COUNTER_ENC:CounterUDB:prevCapture\[2426]
Removing Rhs of wire Net_8907[2432] = \RESET_COUNTERS:control_out_0\[3156]
Removing Rhs of wire Net_8907[2432] = \RESET_COUNTERS:control_0\[3179]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:final_enable\[2434] = \COUNTER_ENC:CounterUDB:control_7\[2417]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:counter_enable\[2435] = \COUNTER_ENC:CounterUDB:control_7\[2417]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_0\[2436] = \COUNTER_ENC:CounterUDB:cmp_out_status\[2437]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_1\[2438] = \COUNTER_ENC:CounterUDB:per_zero\[2439]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_2\[2440] = \COUNTER_ENC:CounterUDB:overflow_status\[2441]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_3\[2442] = \COUNTER_ENC:CounterUDB:underflow_status\[2443]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_4\[2444] = \COUNTER_ENC:CounterUDB:hwCapture\[2430]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_5\[2445] = \COUNTER_ENC:CounterUDB:fifo_full\[2446]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_6\[2447] = \COUNTER_ENC:CounterUDB:fifo_nempty\[2448]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:dp_dir\[2451] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_i\[2456] = \COUNTER_ENC:CounterUDB:reload_tc\[2433]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:cmp_out_i\[2458] = \COUNTER_ENC:CounterUDB:cmp_equal\[2459]
Removing Rhs of wire Net_1287[2462] = \COUNTER_ENC:CounterUDB:cmp_out_reg_i\[2461]
Removing Rhs of wire Net_3376[2464] = cydff_1[2711]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_2\[2466] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_1\[2467] = \COUNTER_ENC:CounterUDB:count_enable\[2465]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_0\[2468] = \COUNTER_ENC:CounterUDB:reload\[2431]
Removing Lhs of wire \SHIFTREG_ENC_3:Net_350\[2498] = Net_1060[2499]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\[2502] = \SHIFTREG_ENC_3:bSR:control_0\[2503]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_2\[2516] = zero[5]
Removing Lhs of wire Net_3492[2517] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_0\[2518] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:final_load\[2519] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_1\[2520] = Net_3426[2521]
Removing Rhs of wire Net_3426[2521] = cydff_2[2714]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[2522] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\[2523]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[2522] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_32_3\[2533]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[2524] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\[2525]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[2524] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_32_3\[2534]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[2526] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\[2527]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[2526] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_32_3\[2535]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[2528] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\[2529]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[2528] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_32_3\[2536]
Removing Rhs of wire Net_3506[2710] = \SHIFTREG_ENC_3:bSR:so_32_3\[2693]
Removing Lhs of wire Net_1317[2712] = Net_3419[2507]
Removing Lhs of wire Net_8906[2716] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_2:Net_350\[2717] = Net_3506[2710]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\[2720] = \SHIFTREG_ENC_2:bSR:control_0\[2721]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_2\[2733] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_0\[2734] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:final_load\[2735] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_1\[2736] = Net_3426[2521]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[2737] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\[2738]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[2737] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_32_3\[2748]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[2739] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\[2740]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[2739] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_32_3\[2749]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[2741] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\[2742]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[2741] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_32_3\[2750]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[2743] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\[2744]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[2743] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_32_3\[2751]
Removing Rhs of wire Net_3505[2925] = \SHIFTREG_ENC_2:bSR:so_32_3\[2908]
Removing Lhs of wire tmpOE__CLK_ENCODER_net_0[2927] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__MISO_ENCODER_net_0[2933] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire tmpOE__CS_ENCODER0_net_0[2938] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire Net_8905[2944] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_1:Net_350\[2945] = Net_3505[2925]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\[2948] = \SHIFTREG_ENC_1:bSR:control_0\[2949]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_2\[2961] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_0\[2962] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:final_load\[2963] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_1\[2964] = Net_3426[2521]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[2965] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\[2966]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[2965] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_32_3\[2976]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[2967] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\[2968]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[2967] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_32_3\[2977]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[2969] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\[2970]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[2969] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_32_3\[2978]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[2971] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\[2972]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[2971] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_32_3\[2979]
Removing Lhs of wire \RESET_COUNTERS:clk\[3154] = zero[5]
Removing Lhs of wire \RESET_COUNTERS:rst\[3155] = zero[5]
Removing Rhs of wire Net_7981[3181] = \Chip_Select_ENCODER_LINE:control_out_0\[3188]
Removing Rhs of wire Net_7981[3181] = \Chip_Select_ENCODER_LINE:control_0\[3211]
Removing Rhs of wire Net_7958[3184] = \demux_1:tmp__demux_1_0_reg\[3180]
Removing Rhs of wire Net_7959[3185] = \demux_1:tmp__demux_1_1_reg\[3183]
Removing Lhs of wire \Chip_Select_ENCODER_LINE:clk\[3186] = zero[5]
Removing Lhs of wire \Chip_Select_ENCODER_LINE:rst\[3187] = zero[5]
Removing Lhs of wire \MY_TIMER_REG:clk\[3212] = zero[5]
Removing Lhs of wire \MY_TIMER_REG:rst\[3213] = zero[5]
Removing Rhs of wire Net_10233[3239] = \MOTOR_DRIVER_TYPE:control_out_0\[3242]
Removing Rhs of wire Net_10233[3239] = \MOTOR_DRIVER_TYPE:control_0\[3265]
Removing Lhs of wire \MOTOR_DRIVER_TYPE:clk\[3240] = zero[5]
Removing Lhs of wire \MOTOR_DRIVER_TYPE:rst\[3241] = zero[5]
Removing Rhs of wire Net_10264[3243] = \MOTOR_DRIVER_TYPE:control_out_1\[3244]
Removing Rhs of wire Net_10264[3243] = \MOTOR_DRIVER_TYPE:control_1\[3264]
Removing Lhs of wire \MOTOR_ON_OFF_2:clk\[3269] = zero[5]
Removing Lhs of wire \MOTOR_ON_OFF_2:rst\[3270] = zero[5]
Removing Lhs of wire \ADC_STATUS:status_0\[3299] = Net_5290[3298]
Removing Lhs of wire \ADC_STATUS:status_1\[3300] = zero[5]
Removing Lhs of wire \ADC_STATUS:status_2\[3301] = zero[5]
Removing Lhs of wire \ADC_STATUS:status_3\[3302] = zero[5]
Removing Lhs of wire \ADC_STATUS:status_4\[3303] = zero[5]
Removing Lhs of wire \ADC_STATUS:status_5\[3304] = zero[5]
Removing Lhs of wire \ADC_STATUS:status_6\[3305] = zero[5]
Removing Lhs of wire \ADC_STATUS:status_7\[3306] = zero[5]
Removing Lhs of wire \ADC_SOC:clk\[3308] = zero[5]
Removing Lhs of wire \ADC_SOC:rst\[3309] = zero[5]
Removing Lhs of wire \MODULE_8:g1:a0:newa_3\[3334] = Net_5190_3[40]
Removing Lhs of wire MODIN7_3[3335] = Net_5190_3[40]
Removing Lhs of wire \MODULE_8:g1:a0:newa_2\[3336] = Net_5190_2[43]
Removing Lhs of wire MODIN7_2[3337] = Net_5190_2[43]
Removing Lhs of wire \MODULE_8:g1:a0:newa_1\[3338] = Net_5190_1[45]
Removing Lhs of wire MODIN7_1[3339] = Net_5190_1[45]
Removing Lhs of wire \MODULE_8:g1:a0:newa_0\[3340] = Net_5190_0[47]
Removing Lhs of wire MODIN7_0[3341] = Net_5190_0[47]
Removing Lhs of wire \MODULE_8:g1:a0:newb_3\[3342] = MODIN8_3[3343]
Removing Lhs of wire MODIN8_3[3343] = Net_7046_3[2255]
Removing Lhs of wire \MODULE_8:g1:a0:newb_2\[3344] = MODIN8_2[3345]
Removing Lhs of wire MODIN8_2[3345] = Net_7046_2[2257]
Removing Lhs of wire \MODULE_8:g1:a0:newb_1\[3346] = MODIN8_1[3347]
Removing Lhs of wire MODIN8_1[3347] = Net_7046_1[2259]
Removing Lhs of wire \MODULE_8:g1:a0:newb_0\[3348] = MODIN8_0[3349]
Removing Lhs of wire MODIN8_0[3349] = Net_7046_0[2261]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_3\[3350] = Net_5190_3[40]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_2\[3351] = Net_5190_2[43]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_1\[3352] = Net_5190_1[45]
Removing Lhs of wire \MODULE_8:g1:a0:dataa_0\[3353] = Net_5190_0[47]
Removing Lhs of wire \MODULE_8:g1:a0:datab_3\[3354] = Net_7046_3[2255]
Removing Lhs of wire \MODULE_8:g1:a0:datab_2\[3355] = Net_7046_2[2257]
Removing Lhs of wire \MODULE_8:g1:a0:datab_1\[3356] = Net_7046_1[2259]
Removing Lhs of wire \MODULE_8:g1:a0:datab_0\[3357] = Net_7046_0[2261]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_3\[3358] = Net_5190_3[40]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_2\[3359] = Net_5190_2[43]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_1\[3360] = Net_5190_1[45]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:a_0\[3361] = Net_5190_0[47]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_3\[3362] = Net_7046_3[2255]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_2\[3363] = Net_7046_2[2257]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_1\[3364] = Net_7046_1[2259]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:b_0\[3365] = Net_7046_0[2261]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:aeqb_0\[3370] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eq_0\[3371] = \MODULE_8:g1:a0:gx:u0:xnor_array_0\[3369]
Removing Lhs of wire \MODULE_8:g1:a0:gx:u0:eqi_0\[3375] = \MODULE_8:g1:a0:gx:u0:eq_3\[3374]
Removing Lhs of wire \MODULE_9:g1:a0:newa_3\[3408] = Net_5190_3[40]
Removing Lhs of wire MODIN9_3[3409] = Net_5190_3[40]
Removing Lhs of wire \MODULE_9:g1:a0:newa_2\[3410] = Net_5190_2[43]
Removing Lhs of wire MODIN9_2[3411] = Net_5190_2[43]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[3412] = Net_5190_1[45]
Removing Lhs of wire MODIN9_1[3413] = Net_5190_1[45]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[3414] = Net_5190_0[47]
Removing Lhs of wire MODIN9_0[3415] = Net_5190_0[47]
Removing Lhs of wire \MODULE_9:g1:a0:newb_3\[3416] = MODIN10_3[3417]
Removing Lhs of wire MODIN10_3[3417] = AMuxHw_Decoder_old_id_3[258]
Removing Lhs of wire \MODULE_9:g1:a0:newb_2\[3418] = MODIN10_2[3419]
Removing Lhs of wire MODIN10_2[3419] = AMuxHw_Decoder_old_id_2[259]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[3420] = MODIN10_1[3421]
Removing Lhs of wire MODIN10_1[3421] = AMuxHw_Decoder_old_id_1[260]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[3422] = MODIN10_0[3423]
Removing Lhs of wire MODIN10_0[3423] = AMuxHw_Decoder_old_id_0[261]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_3\[3424] = Net_5190_3[40]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_2\[3425] = Net_5190_2[43]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[3426] = Net_5190_1[45]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[3427] = Net_5190_0[47]
Removing Lhs of wire \MODULE_9:g1:a0:datab_3\[3428] = AMuxHw_Decoder_old_id_3[258]
Removing Lhs of wire \MODULE_9:g1:a0:datab_2\[3429] = AMuxHw_Decoder_old_id_2[259]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[3430] = AMuxHw_Decoder_old_id_1[260]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[3431] = AMuxHw_Decoder_old_id_0[261]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_3\[3432] = Net_5190_3[40]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_2\[3433] = Net_5190_2[43]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[3434] = Net_5190_1[45]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[3435] = Net_5190_0[47]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_3\[3436] = AMuxHw_Decoder_old_id_3[258]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_2\[3437] = AMuxHw_Decoder_old_id_2[259]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[3438] = AMuxHw_Decoder_old_id_1[260]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[3439] = AMuxHw_Decoder_old_id_0[261]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[3444] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[3445] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[3443]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[3449] = \MODULE_9:g1:a0:gx:u0:eq_3\[3448]
Removing Rhs of wire \MODULE_9:g1:a0:xeq\[3471] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[3450]
Removing Lhs of wire AMuxHw_Decoder_old_id_3D[3487] = Net_5190_3[40]
Removing Lhs of wire AMuxHw_Decoder_old_id_2D[3488] = Net_5190_2[43]
Removing Lhs of wire AMuxHw_Decoder_old_id_1D[3489] = Net_5190_1[45]
Removing Lhs of wire AMuxHw_Decoder_old_id_0D[3490] = Net_5190_0[47]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\D\[3504] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:prevCapture\\D\[3505] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_last\\D\[3506] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\[3509] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\[3512] = \PWM_MOTORS:PWMUDB:pwm_i\[561]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\[3513] = \PWM_MOTORS:PWMUDB:pwm1_i\[563]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\[3514] = \PWM_MOTORS:PWMUDB:pwm2_i\[565]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[3517] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[3532] = \UART_RS485:BUART:rx_bitclk_pre\[985]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[3540] = \UART_RS485:BUART:rx_parity_error_pre\[1015]
Removing Lhs of wire \SD:SPI0:BSPIM:so_send_reg\\D\[3545] = zero[5]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_reg\\D\[3552] = \SD:SPI0:BSPIM:mosi_pre_reg\[1205]
Removing Lhs of wire \SD:SPI0:BSPIM:dpcounter_one_reg\\D\[3554] = \SD:SPI0:BSPIM:load_rx_data\[1181]
Removing Lhs of wire \SD:SPI0:BSPIM:mosi_from_dp_reg\\D\[3555] = \SD:SPI0:BSPIM:mosi_from_dp\[1195]
Removing Lhs of wire \SPI_IMU:BSPIM:dpcounter_one_reg\\D\[3559] = \SPI_IMU:BSPIM:dpcounter_one\[1371]
Removing Lhs of wire \SPI_IMU:BSPIM:so_send_reg\\D\[3560] = \SPI_IMU:BSPIM:so_send\[1351]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_reg\\D\[3567] = \SPI_IMU:BSPIM:mosi_pre_reg\[1368]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_from_dp_reg\\D\[3569] = \SPI_IMU:BSPIM:mosi_from_dp\[1358]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\D\[3573] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:prevCapture\\D\[3574] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_last\\D\[3575] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\[3578] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm_i_reg\\D\[3581] = \BLINK_05HZ:PWMUDB:pwm_i\[1653]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i_reg\\D\[3582] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i_reg\\D\[3583] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\D\[3585] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:prevCapture\\D\[3586] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_last\\D\[3587] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\[3590] = tmpOE__EMG_1_net_0[4]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm_i_reg\\D\[3593] = \BLINK_25HZ:PWMUDB:pwm_i\[2026]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i_reg\\D\[3594] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i_reg\\D\[3595] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCapture\\D\[3597] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\[3598] = \COUNTER_ENC:CounterUDB:overflow\[2450]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\[3599] = \COUNTER_ENC:CounterUDB:underflow\[2453]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_reg_i\\D\[3600] = \COUNTER_ENC:CounterUDB:reload_tc\[2433]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCompare\\D\[3601] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2458]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\[3602] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2458]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:count_stored_i\\D\[3603] = Net_3376[2464]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:load_reg\\D\[3604] = zero[5]
Removing Lhs of wire cydff_1D[3605] = Net_3419[2507]
Removing Lhs of wire cydff_2D[3606] = Net_3510[2715]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:load_reg\\D\[3607] = zero[5]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:load_reg\\D\[3608] = zero[5]

------------------------------------------------------
Aliased 0 equations, 695 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_10616' (cost = 1):
Net_10616 <= ((Net_2835 and Net_5205));

Note:  Expanding virtual equation for 'tmpOE__EMG_1_net_0' (cost = 0):
tmpOE__EMG_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:s_0\ <= (not Net_5190_0);

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_10615' (cost = 2):
Net_10615 <= (Net_4627
	OR (Net_2835 and Net_5205));

Note:  Expanding virtual equation for 'Net_2640' (cost = 0):
Net_2640 <= (not Net_2982);

Note:  Expanding virtual equation for 'Net_9765' (cost = 1):
Net_9765 <= ((not Net_2982 and Net_9969));

Note:  Expanding virtual equation for 'Net_9770' (cost = 1):
Net_9770 <= ((Net_2982 and Net_9969));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\SD:SPI0:BSPIM:load_rx_data\' (cost = 1):
\SD:SPI0:BSPIM:load_rx_data\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\SPI_IMU:BSPIM:dpcounter_one\' (cost = 1):
\SPI_IMU:BSPIM:dpcounter_one\ <= ((not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_3025' (cost = 0):
Net_3025 <= (not Net_3021);

Note:  Expanding virtual equation for 'Net_3062' (cost = 0):
Net_3062 <= (not Net_3044);

Note:  Expanding virtual equation for 'Net_3059' (cost = 4):
Net_3059 <= ((not Net_3063_2 and not Net_3063_1 and not Net_3044 and Net_3063_0));

Note:  Expanding virtual equation for 'Net_3061' (cost = 4):
Net_3061 <= ((not Net_3063_2 and not Net_3044 and Net_3063_1 and Net_3063_0));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_05HZ:PWMUDB:hwEnable\ <= ((\BLINK_05HZ:PWMUDB:control_7\ and Net_3925));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_05HZ:PWMUDB:compare1\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_05HZ:PWMUDB:pwm_temp\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_25HZ:PWMUDB:hwEnable\ <= ((Net_5930 and \BLINK_25HZ:PWMUDB:control_7\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_25HZ:PWMUDB:compare1\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_25HZ:PWMUDB:pwm_temp\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_9761' (cost = 1):
Net_9761 <= ((Net_9990 and Net_3021));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:capt_either_edge\' (cost = 0):
\COUNTER_ENC:CounterUDB:capt_either_edge\ <= (\COUNTER_ENC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:overflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:overflow\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:underflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_7969' (cost = 0):
Net_7969 <= (not Net_3426);

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_5190_3 and not Net_7046_3)
	OR (Net_5190_3 and Net_7046_3));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5190_2 and not Net_7046_2)
	OR (Net_5190_2 and Net_7046_2));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5190_1 and not Net_7046_1)
	OR (Net_5190_1 and Net_7046_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5190_0 and not Net_7046_0)
	OR (Net_5190_0 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_8:g1:a0:gx:u0:eq_2\ <= ((not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_7046_2 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_0 and not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (not Net_5190_2 and not Net_7046_2 and Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_7046_2)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_2 and Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:lt_0\ <= ((not Net_5190_0 and Net_7046_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_8:g1:a0:gx:u0:gt_0\ <= ((not Net_7046_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:lt_1\ <= ((not Net_5190_1 and not Net_5190_0 and Net_7046_0)
	OR (not Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and Net_7046_1));

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_8:g1:a0:gx:u0:gt_1\ <= ((not Net_7046_1 and not Net_7046_0 and Net_5190_0)
	OR (not Net_7046_0 and Net_5190_1 and Net_5190_0)
	OR (not Net_7046_1 and Net_5190_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_5190_3 and not AMuxHw_Decoder_old_id_3)
	OR (Net_5190_3 and AMuxHw_Decoder_old_id_3));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_5190_2 and not AMuxHw_Decoder_old_id_2)
	OR (Net_5190_2 and AMuxHw_Decoder_old_id_2));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_5190_1 and not AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_5190_0 and not AMuxHw_Decoder_old_id_0)
	OR (Net_5190_0 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_9:g1:a0:gx:u0:eq_2\ <= ((not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_9:g1:a0:gx:u0:eq_3\ <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not Net_5190_2 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_3 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not AMuxHw_Decoder_old_id_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and AMuxHw_Decoder_old_id_3)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:lt_0\ <= ((not Net_5190_0 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:gt_0\ <= ((not AMuxHw_Decoder_old_id_0 and Net_5190_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:lt_1\ <= ((not Net_5190_1 and not Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and AMuxHw_Decoder_old_id_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_9:g1:a0:gx:u0:gt_1\ <= ((not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and Net_5190_1 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and Net_5190_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_8:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_8:g1:a0:gx:u0:eq_3\ <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_7046_3 and not Net_7046_2 and Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_7046_2)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_7046_3 and not Net_7046_1 and Net_5190_2 and Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_0 and not Net_7046_3 and not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (not Net_5190_3 and not Net_7046_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_7046_3)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_7046_2 and not Net_7046_1 and Net_5190_3 and Net_5190_0 and Net_7046_3 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_0 and not Net_7046_2 and not Net_7046_0 and Net_5190_3 and Net_5190_1 and Net_7046_3 and Net_7046_1)
	OR (not Net_5190_2 and not Net_7046_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_7046_3 and Net_7046_2)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_7046_3 and Net_7046_2 and Net_7046_1)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_1 and Net_7046_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter:MODULE_1:g2:a0:s_1\ <= ((not Net_5190_0 and Net_5190_1)
	OR (not Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:xeq\' (cost = 16):
\MODULE_9:g1:a0:xeq\ <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not Net_5190_2 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_3 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not AMuxHw_Decoder_old_id_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and AMuxHw_Decoder_old_id_3)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_9687' (cost = 4):
Net_9687 <= ((not Net_3063_1 and not Net_3063_0 and not Net_3044 and Net_3063_2));

Note:  Expanding virtual equation for 'Net_3058' (cost = 4):
Net_3058 <= ((not Net_3063_2 and not Net_3063_1 and not Net_3063_0 and not Net_3044));

Note:  Expanding virtual equation for 'Net_9745' (cost = 1):
Net_9745 <= ((not Net_3021 and Net_9990));

Note:  Expanding virtual equation for 'Net_3060' (cost = 4):
Net_3060 <= ((not Net_3063_2 and not Net_3063_0 and not Net_3044 and Net_3063_1));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_7959' (cost = 2):
Net_7959 <= ((not Net_3426 and Net_7981));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:reload_tc\' (cost = 0):
\COUNTER_ENC:CounterUDB:reload_tc\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'Net_7958' (cost = 2):
Net_7958 <= ((not Net_3426 and not Net_7981));


Substituting virtuals - pass 3:

Note:  Virtual signal Net_5460 with ( cost: 128 or cost_inv: 64)  > 90 or with size: 16 > 102 has been made a (soft) node.
Net_5460 <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_7046_3 and not Net_7046_2 and Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_7046_2)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_7046_3 and not Net_7046_1 and Net_5190_2 and Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_0 and not Net_7046_3 and not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (not Net_5190_3 and not Net_7046_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_7046_3)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_7046_2 and not Net_7046_1 and Net_5190_3 and Net_5190_0 and Net_7046_3 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_0 and not Net_7046_2 and not Net_7046_0 and Net_5190_3 and Net_5190_1 and Net_7046_3 and Net_7046_1)
	OR (not Net_5190_2 and not Net_7046_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_7046_3 and Net_7046_2)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_7046_3 and Net_7046_2 and Net_7046_1)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_1 and Net_7046_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter:MODULE_1:g2:a0:s_2\ <= ((not Net_5190_1 and Net_5190_2)
	OR (not Net_5190_0 and Net_5190_2)
	OR (not Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Virtual signal AMuxHw_Decoder_is_active with ( cost: 96 or cost_inv: -1)  > 90 or with size: 16 > 102 has been made a (soft) node.
AMuxHw_Decoder_is_active <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not Net_5190_2 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_3 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not AMuxHw_Decoder_old_id_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and AMuxHw_Decoder_old_id_3)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter:MODULE_1:g2:a0:s_3\ <= ((not Net_5190_2 and Net_5190_3)
	OR (not Net_5190_1 and Net_5190_3)
	OR (not Net_5190_0 and Net_5190_3)
	OR (not Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0));

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 182 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTORS:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \COUNTER_ENC:CounterUDB:hwCapture\ to zero
Aliasing \COUNTER_ENC:CounterUDB:status_3\ to zero
Aliasing \COUNTER_ENC:CounterUDB:underflow\ to zero
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[217] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[227] = zero[5]
Removing Lhs of wire \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[237] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_capture\[478] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i\[561] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[741] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[751] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[761] = zero[5]
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[949] = \UART_RS485:BUART:rx_bitclk\[997]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[1000] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[1010] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_capture\[1570] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1834] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1844] = zero[5]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1854] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_capture\[1991] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2207] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2217] = zero[5]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2227] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:hwCapture\[2430] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_3\[2442] = zero[5]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow\[2453] = zero[5]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\D\[3507] = \PWM_MOTORS:PWMUDB:control_7\[425]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[3524] = \UART_RS485:BUART:tx_ctrl_mark_last\[940]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[3534] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[3536] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[3538] = zero[5]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[3539] = \UART_RS485:BUART:rx_markspace_pre\[1014]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -dcpsoc3 Generic.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 18s.276ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Friday, 21 May 2021 14:37:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mattia\Documents\GitHub\SoftHandPRO-and-Generic-FW-PSoC5\Generic.cydsn\Generic.cyprj -d CY8C5888LTI-LP097 Generic.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_8:g1:a0:gx:u0:lti_0\ kept \MODULE_8:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_8:g1:a0:gx:u0:gti_0\ kept \MODULE_8:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:lti_0\ kept \MODULE_9:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_9:g1:a0:gx:u0:gti_0\ kept \MODULE_9:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \SD:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_3:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_1:bSR:load_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock ADC_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'SD_Clock_1'. Fanout=1, Signal=\SD:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'CLOCK_PWM'. Fanout=2, Signal=Net_2334
    Digital Clock 4: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_4387
    Digital Clock 5: Automatic-assigning  clock 'CLOCK_ENCODERS'. Fanout=5, Signal=Net_1308
    Digital Clock 6: Automatic-assigning  clock 'CLOCK_PWM_BLINK'. Fanout=2, Signal=Net_6987
    Digital Clock 7: Automatic-assigning  clock 'counter_cyc_clk'. Fanout=1, Signal=Net_2711
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_MOTORS:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \SD:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SD_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SD_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPI_IMU:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_05HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_25HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \Sync_ADC:genblk1[0]:INST\:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: \Sync_ADC:genblk1[0]:INST\:synccell.out
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1287, Duplicate of \COUNTER_ENC:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_1287, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1287 (fanout=1)

    Removing Net_3511, Duplicate of \COUNTER_ENC:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_3511, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = Net_3511 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = EMG_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_1(0)__PA ,
            analog_term => Net_10609 ,
            pad => EMG_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_6 );
        Properties:
        {
        }

    Pin : Name = EMG_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_2(0)__PA ,
            analog_term => Net_10610 ,
            pad => EMG_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_7 );
        Properties:
        {
        }

    Pin : Name = EMG_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_3(0)__PA ,
            analog_term => Net_10611 ,
            pad => EMG_3(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_8 );
        Properties:
        {
        }

    Pin : Name = EMG_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_4(0)__PA ,
            analog_term => Net_10612 ,
            pad => EMG_4(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_9 );
        Properties:
        {
        }

    Pin : Name = EMG_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_5(0)__PA ,
            analog_term => Net_10613 ,
            pad => EMG_5(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_10 );
        Properties:
        {
        }

    Pin : Name = EMG_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_6(0)__PA ,
            analog_term => Net_10614 ,
            pad => EMG_6(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_11 );
        Properties:
        {
        }

    Pin : Name = VOLTAGE_SENSE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VOLTAGE_SENSE_2(0)__PA ,
            analog_term => Net_10607 ,
            pad => VOLTAGE_SENSE_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_4 );
        Properties:
        {
        }

    Pin : Name = CURRENT_SENSE_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_2(0)__PA ,
            analog_term => Net_10608 ,
            pad => CURRENT_SENSE_2(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_5 );
        Properties:
        {
        }

    Pin : Name = VOLTAGE_SENSE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VOLTAGE_SENSE_1(0)__PA ,
            analog_term => Net_10603 ,
            pad => VOLTAGE_SENSE_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_0 );
        Properties:
        {
        }

    Pin : Name = CURRENT_SENSE_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CURRENT_SENSE_1(0)__PA ,
            analog_term => Net_10604 ,
            pad => CURRENT_SENSE_1(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = EMG_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_A(0)__PA ,
            analog_term => Net_10605 ,
            pad => EMG_A(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_1458 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_1459 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMG_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMG_B(0)__PA ,
            analog_term => Net_10606 ,
            pad => EMG_B(0)_PAD ,
            pin_input => AMuxHw_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = MOTOR_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1B(0)__PA ,
            pin_input => Net_9767 ,
            pad => MOTOR_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_CTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_CTS(0)__PA ,
            pad => RS485_CTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS3(0)__PA ,
            pin_input => Net_3064 ,
            pad => CS3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1A(0)__PA ,
            pin_input => Net_9772 ,
            pad => MOTOR_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \SD:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:mosi0(0)\__PA ,
            pin_input => \SD:Net_10\ ,
            pad => \SD:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:miso0(0)\__PA ,
            fb => \SD:Net_16\ ,
            pad => \SD:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:sclk0(0)\__PA ,
            pin_input => \SD:Net_22\ ,
            pad => \SD:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SD:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SD:SPI0_CS(0)\__PA ,
            pad => \SD:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CS_on_board_IMU(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_on_board_IMU(0)__PA ,
            pin_input => Net_1630 ,
            pad => CS_on_board_IMU(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_1469 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_RTC(0)__PA ,
            pad => CS_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_RTC(0)__PA ,
            pad => CLK_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_RTC(0)__PA ,
            pad => MOSI_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_RTC(0)__PA ,
            pad => MISO_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS1(0)__PA ,
            pin_input => Net_1628 ,
            pad => CS1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS0(0)__PA ,
            pin_input => Net_3039 ,
            pad => CS0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_7325 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_7353 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            pin_input => Net_2501 ,
            pad => CS2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2A(0)__PA ,
            pin_input => Net_9759 ,
            pad => MOTOR_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2B(0)__PA ,
            pin_input => Net_9749 ,
            pad => MOTOR_2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN_1(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN_1(0)__PA ,
            pin_input => Net_9774 ,
            pad => MOTOR_EN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN_2(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN_2(0)__PA ,
            pin_input => Net_9776 ,
            pad => MOTOR_EN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_ENCODER1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_ENCODER1(0)__PA ,
            pin_input => Net_7985 ,
            pad => CS_ENCODER1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_ENCODER(0)__PA ,
            pin_input => Net_3376 ,
            pad => CLK_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_ENCODER(0)__PA ,
            fb => Net_1060 ,
            pad => MISO_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_ENCODER0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_ENCODER0(0)__PA ,
            pin_input => Net_7983 ,
            pad => CS_ENCODER0(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_5460, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_5190_3 * Net_7046_3
            + Net_5190_3 * !Net_7046_3
            + !Net_5190_2 * Net_7046_2
            + Net_5190_2 * !Net_7046_2
            + !Net_5190_1 * Net_7046_1
            + Net_5190_1 * !Net_7046_1
            + !Net_5190_0 * Net_7046_0
            + Net_5190_0 * !Net_7046_0
        );
        Output = Net_5460 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=AMuxHw_Decoder_is_active, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_5190_3 * AMuxHw_Decoder_old_id_3
            + Net_5190_3 * !AMuxHw_Decoder_old_id_3
            + !Net_5190_2 * AMuxHw_Decoder_old_id_2
            + Net_5190_2 * !AMuxHw_Decoder_old_id_2
            + !Net_5190_1 * AMuxHw_Decoder_old_id_1
            + Net_5190_1 * !AMuxHw_Decoder_old_id_1
            + !Net_5190_0 * AMuxHw_Decoder_old_id_0
            + Net_5190_0 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_is_active (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1458, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3044 * \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = Net_1458 (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_7353, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)

    MacroCell: Name=Net_7325, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)

    MacroCell: Name=Net_9774, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10337
        );
        Output = Net_9774 (fanout=1)

    MacroCell: Name=Net_9776, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10313
        );
        Output = Net_9776 (fanout=1)

    MacroCell: Name=Net_1630, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1630 (fanout=1)

    MacroCell: Name=Net_3039, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_3039 (fanout=1)

    MacroCell: Name=Net_1628, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1628 (fanout=1)

    MacroCell: Name=Net_2501, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_2501 (fanout=1)

    MacroCell: Name=Net_3064, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_3064 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8907 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_7983, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * !Net_7981
        );
        Output = Net_7983 (fanout=1)

    MacroCell: Name=Net_7985, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * Net_7981
        );
        Output = Net_7985 (fanout=1)

    MacroCell: Name=Net_9767, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2982 * Net_9969 * !Net_10233
            + Net_2982 * Net_10233
        );
        Output = Net_9767 (fanout=1)

    MacroCell: Name=Net_9759, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * Net_3021
            + Net_9990 * Net_10264
        );
        Output = Net_9759 (fanout=1)

    MacroCell: Name=Net_9772, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2982 * Net_9969
            + Net_9969 * Net_10233
        );
        Output = Net_9772 (fanout=1)

    MacroCell: Name=Net_9749, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * !Net_3021 * !Net_10264
            + Net_3021 * Net_10264
        );
        Output = Net_9749 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=Net_5190_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_2 * Net_5190_1 * Net_5190_0
            + Net_5190_3 * Net_5460
        );
        Output = Net_5190_3 (fanout=4)

    MacroCell: Name=Net_5190_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_1 * Net_5190_0
            + Net_5460 * Net_5190_2
        );
        Output = Net_5190_2 (fanout=5)

    MacroCell: Name=Net_5190_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=6)

    MacroCell: Name=Net_5190_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              !Net_2835 * !Net_5460 * Net_5190_0
            + Net_2835 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=7)

    MacroCell: Name=Net_5205, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5205 * !Net_5460
            + !Net_5460 * Net_4627
        );
        Output = Net_5205 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_old_id_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_3
        );
        Output = AMuxHw_Decoder_old_id_3 (fanout=13)

    MacroCell: Name=AMuxHw_Decoder_old_id_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2
        );
        Output = AMuxHw_Decoder_old_id_2 (fanout=13)

    MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=13)

    MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=13)

    MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_4, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_4 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_5, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_5 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_6, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_6 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_7, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_7 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_8, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_8 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_9, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_9 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_10, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_10 (fanout=1)

    MacroCell: Name=AMuxHw_Decoder_one_hot_11, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_11 (fanout=1)

    MacroCell: Name=Net_1459, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1459 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_1459 (fanout=2)

    MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_9969, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=2)

    MacroCell: Name=Net_9990, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_9990 (fanout=2)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\SD:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SD:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:is_spi_done\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=14)

    MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=14)

    MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=14)

    MacroCell: Name=Net_3044, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !Net_3044
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * Net_3044
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !Net_3044
        );
        Output = Net_3044 (fanout=7)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_pre_reg\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:ld_ident\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:mosi_pre_reg\ * \SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_from_dp\ * \SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + !\SPI_IMU:BSPIM:mosi_from_dp\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_pre_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:is_spi_done\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * \SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\ * !\SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU:BSPIM:is_spi_done\ (fanout=4)

    MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:ld_ident\
        );
        Output = \SPI_IMU:BSPIM:ld_ident\ (fanout=2)

    MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_5579, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)

    MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_7667, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_3376, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3376 (fanout=21)

    MacroCell: Name=Net_3426, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = Net_3426 (fanout=17)

    MacroCell: Name=Net_2836, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2835 * Net_4627
            + !Net_2835 * Net_2836
        );
        Output = Net_2836 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SD:Net_19\ ,
            cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
            route_si => \SD:Net_16\ ,
            f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
            route_si => Net_1469 ,
            f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
            so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
            chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            so_comb => Net_3506 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            so_comb => Net_3505 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\ADC_STATUS:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => Net_5290 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SD:Net_19\ ,
            status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_2334 ,
            status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
            status_3 => \SPI_IMU:BSPIM:dpcounter_one\ ,
            status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
            status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
            status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_2334 ,
            status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
            status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
            status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_8907 ,
            clock => Net_1308 ,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =MISO_ENCODER(0)_SYNC
        PORT MAP (
            in => Net_1060 ,
            out => Net_1060_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_ADC:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_5118 ,
            out => Net_2835 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Chip_Select_IMU:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_IMU:control_7\ ,
            control_6 => \Chip_Select_IMU:control_6\ ,
            control_5 => \Chip_Select_IMU:control_5\ ,
            control_4 => \Chip_Select_IMU:control_4\ ,
            control_3 => \Chip_Select_IMU:control_3\ ,
            control_2 => Net_3063_2 ,
            control_1 => Net_3063_1 ,
            control_0 => Net_3063_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR_1:control_7\ ,
            control_6 => \MOTOR_DIR_1:control_6\ ,
            control_5 => \MOTOR_DIR_1:control_5\ ,
            control_4 => \MOTOR_DIR_1:control_4\ ,
            control_3 => \MOTOR_DIR_1:control_3\ ,
            control_2 => \MOTOR_DIR_1:control_2\ ,
            control_1 => \MOTOR_DIR_1:control_1\ ,
            control_0 => Net_2982 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2334 ,
            control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR_2:control_7\ ,
            control_6 => \MOTOR_DIR_2:control_6\ ,
            control_5 => \MOTOR_DIR_2:control_5\ ,
            control_4 => \MOTOR_DIR_2:control_4\ ,
            control_3 => \MOTOR_DIR_2:control_3\ ,
            control_2 => \MOTOR_DIR_2:control_2\ ,
            control_1 => \MOTOR_DIR_2:control_1\ ,
            control_0 => Net_3021 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CTRL:control_7\ ,
            control_6 => \LED_CTRL:control_6\ ,
            control_5 => \LED_CTRL:control_5\ ,
            control_4 => \LED_CTRL:control_4\ ,
            control_3 => \LED_CTRL:control_3\ ,
            control_2 => \LED_CTRL:control_2\ ,
            control_1 => Net_7694 ,
            control_0 => Net_7450 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BLINK_CTRL_EN:control_7\ ,
            control_6 => \BLINK_CTRL_EN:control_6\ ,
            control_5 => \BLINK_CTRL_EN:control_5\ ,
            control_4 => \BLINK_CTRL_EN:control_4\ ,
            control_3 => \BLINK_CTRL_EN:control_3\ ,
            control_2 => \BLINK_CTRL_EN:control_2\ ,
            control_1 => Net_5930 ,
            control_0 => Net_3925 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC_N_CHANNELS_USED:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_N_CHANNELS_USED:control_7\ ,
            control_6 => \ADC_N_CHANNELS_USED:control_6\ ,
            control_5 => \ADC_N_CHANNELS_USED:control_5\ ,
            control_4 => \ADC_N_CHANNELS_USED:control_4\ ,
            control_3 => Net_7046_3 ,
            control_2 => Net_7046_2 ,
            control_1 => Net_7046_1 ,
            control_0 => Net_7046_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_1:control_7\ ,
            control_6 => \MOTOR_ON_OFF_1:control_6\ ,
            control_5 => \MOTOR_ON_OFF_1:control_5\ ,
            control_4 => \MOTOR_ON_OFF_1:control_4\ ,
            control_3 => \MOTOR_ON_OFF_1:control_3\ ,
            control_2 => \MOTOR_ON_OFF_1:control_2\ ,
            control_1 => \MOTOR_ON_OFF_1:control_1\ ,
            control_0 => Net_10337 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_COUNTERS:control_7\ ,
            control_6 => \RESET_COUNTERS:control_6\ ,
            control_5 => \RESET_COUNTERS:control_5\ ,
            control_4 => \RESET_COUNTERS:control_4\ ,
            control_3 => \RESET_COUNTERS:control_3\ ,
            control_2 => \RESET_COUNTERS:control_2\ ,
            control_1 => \RESET_COUNTERS:control_1\ ,
            control_0 => Net_8907 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Chip_Select_ENCODER_LINE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_ENCODER_LINE:control_7\ ,
            control_6 => \Chip_Select_ENCODER_LINE:control_6\ ,
            control_5 => \Chip_Select_ENCODER_LINE:control_5\ ,
            control_4 => \Chip_Select_ENCODER_LINE:control_4\ ,
            control_3 => \Chip_Select_ENCODER_LINE:control_3\ ,
            control_2 => \Chip_Select_ENCODER_LINE:control_2\ ,
            control_1 => \Chip_Select_ENCODER_LINE:control_1\ ,
            control_0 => Net_7981 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MY_TIMER_REG:control_7\ ,
            control_6 => \MY_TIMER_REG:control_6\ ,
            control_5 => \MY_TIMER_REG:control_5\ ,
            control_4 => \MY_TIMER_REG:control_4\ ,
            control_3 => \MY_TIMER_REG:control_3\ ,
            control_2 => \MY_TIMER_REG:control_2\ ,
            control_1 => \MY_TIMER_REG:control_1\ ,
            control_0 => Net_4386 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DRIVER_TYPE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DRIVER_TYPE:control_7\ ,
            control_6 => \MOTOR_DRIVER_TYPE:control_6\ ,
            control_5 => \MOTOR_DRIVER_TYPE:control_5\ ,
            control_4 => \MOTOR_DRIVER_TYPE:control_4\ ,
            control_3 => \MOTOR_DRIVER_TYPE:control_3\ ,
            control_2 => \MOTOR_DRIVER_TYPE:control_2\ ,
            control_1 => Net_10264 ,
            control_0 => Net_10233 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_2:control_7\ ,
            control_6 => \MOTOR_ON_OFF_2:control_6\ ,
            control_5 => \MOTOR_ON_OFF_2:control_5\ ,
            control_4 => \MOTOR_ON_OFF_2:control_4\ ,
            control_3 => \MOTOR_ON_OFF_2:control_3\ ,
            control_2 => \MOTOR_ON_OFF_2:control_2\ ,
            control_1 => \MOTOR_ON_OFF_2:control_1\ ,
            control_0 => Net_10313 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ADC_SOC:control_7\ ,
            control_6 => \ADC_SOC:control_6\ ,
            control_5 => \ADC_SOC:control_5\ ,
            control_4 => \ADC_SOC:control_4\ ,
            control_3 => \ADC_SOC:control_3\ ,
            control_2 => \ADC_SOC:control_2\ ,
            control_1 => \ADC_SOC:control_1\ ,
            control_0 => Net_4627 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \SD:Net_19\ ,
            enable => \SD:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \SD:SPI0:BSPIM:count_6\ ,
            count_5 => \SD:SPI0:BSPIM:count_5\ ,
            count_4 => \SD:SPI0:BSPIM:count_4\ ,
            count_3 => \SD:SPI0:BSPIM:count_3\ ,
            count_2 => \SD:SPI0:BSPIM:count_2\ ,
            count_1 => \SD:SPI0:BSPIM:count_1\ ,
            count_0 => \SD:SPI0:BSPIM:count_0\ ,
            tc => \SD:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_2334 ,
            enable => \SPI_IMU:BSPIM:cnt_enable\ ,
            count_6 => \SPI_IMU:BSPIM:count_6\ ,
            count_5 => \SPI_IMU:BSPIM:count_5\ ,
            count_4 => \SPI_IMU:BSPIM:count_4\ ,
            count_3 => \SPI_IMU:BSPIM:count_3\ ,
            count_2 => \SPI_IMU:BSPIM:count_2\ ,
            count_1 => \SPI_IMU:BSPIM:count_1\ ,
            count_0 => \SPI_IMU:BSPIM:count_0\ ,
            tc => \SPI_IMU:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_5290 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   45 :    3 :   48 : 93.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :  118 :   74 :  192 : 61.46 %
  Unique P-terms              :  222 :  162 :  384 : 57.81 %
  Total P-terms               :  247 :      :      :        
  Datapath Cells              :   23 :    1 :   24 : 95.83 %
  Status Cells                :   16 :    8 :   24 : 66.67 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   24 :    0 :   24 : 100.00 %
    Control Registers         :   21 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.020ms
Tech Mapping phase: Elapsed time ==> 1s.341ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : CLK_ENCODER(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : CLK_RTC(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CS0(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CS1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : CS2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : CS3(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CS_ENCODER0(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : CS_ENCODER1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CS_RTC(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : CS_on_board_IMU(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : CURRENT_SENSE_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : CURRENT_SENSE_2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : EMG_3(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : EMG_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : EMG_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : EMG_6(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_A(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : EMG_B(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MISO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_ENCODER(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO_RTC(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MOSI(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI_RTC(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MOTOR_1A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : MOTOR_1B(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : MOTOR_2A(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MOTOR_2B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : MOTOR_EN_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCLK(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VOLTAGE_SENSE_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VOLTAGE_SENSE_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \SD:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \SD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \SD:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : CLK_ENCODER(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : CLK_RTC(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CS0(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CS1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : CS2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : CS3(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CS_ENCODER0(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : CS_ENCODER1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CS_RTC(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : CS_on_board_IMU(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : CURRENT_SENSE_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : CURRENT_SENSE_2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : EMG_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : EMG_2(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : EMG_3(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : EMG_4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : EMG_5(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : EMG_6(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : EMG_A(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : EMG_B(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MISO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_ENCODER(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO_RTC(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MOSI(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI_RTC(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MOTOR_1A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : MOTOR_1B(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : MOTOR_2A(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MOTOR_2B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : MOTOR_EN_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCLK(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VOLTAGE_SENSE_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : VOLTAGE_SENSE_2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : \SD:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \SD:miso0(0)\ (fixed)
IO_6@[IOP=(0)][IoId=(6)] : \SD:mosi0(0)\ (fixed)
IO_2@[IOP=(15)][IoId=(2)] : \SD:sclk0(0)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.177ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "AmuxEye::AMuxHw" overuses wire "GPIO P1[3] Sw__1b"
Net "AmuxEye::AMuxHw" overuses wire "GPIO P1[3] Wire"
Net "AmuxNose::AMuxHw" overuses wire "GPIO P1[3] Sw__1b"
Net "AmuxNose::AMuxHw" overuses wire "GPIO P1[3] Wire"
Analog Routing phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_10578 {
    dsm_0_vplus
  }
  Net: Net_10603 {
    p0_1
  }
  Net: Net_10604 {
    p0_0
  }
  Net: Net_10605 {
    p0_4
  }
  Net: Net_10606 {
    p0_5
  }
  Net: Net_10607 {
    p0_3
  }
  Net: Net_10608 {
    p0_2
  }
  Net: Net_10609 {
    p2_6
  }
  Net: Net_10610 {
    p2_7
  }
  Net: Net_10611 {
    p1_0
  }
  Net: Net_10612 {
    p1_3
  }
  Net: Net_10613 {
    p15_0
  }
  Net: Net_10614 {
    p15_1
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMuxHw {
    dsm_0_vplus
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_3
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_agr0
    agr0
    agr0_x_p1_0
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p15_0
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p15_1
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_2
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_3
    agl3_x_p2_7
    agl4_x_p0_4
    agl5_x_p0_5
    agl5_x_p0_1
    agl4_x_p0_0
    p1_3
    p1_0
    p15_0
    p15_1
    p2_6
    p0_2
    p0_3
    p2_7
    p0_4
    p0_5
    p0_1
    p0_0
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_10578
  p0_1                                             -> Net_10603
  p0_0                                             -> Net_10604
  p0_4                                             -> Net_10605
  p0_5                                             -> Net_10606
  p0_3                                             -> Net_10607
  p0_2                                             -> Net_10608
  p2_6                                             -> Net_10609
  p2_7                                             -> Net_10610
  p1_0                                             -> Net_10611
  p1_3                                             -> Net_10612
  p15_0                                            -> Net_10613
  p15_1                                            -> Net_10614
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl3                                             -> AmuxNet::AMuxHw
  agl3_x_agr3                                      -> AmuxNet::AMuxHw
  agr3                                             -> AmuxNet::AMuxHw
  agr3_x_p1_3                                      -> AmuxNet::AMuxHw
  agl0_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl0                                             -> AmuxNet::AMuxHw
  agl0_x_agr0                                      -> AmuxNet::AMuxHw
  agr0                                             -> AmuxNet::AMuxHw
  agr0_x_p1_0                                      -> AmuxNet::AMuxHw
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl4                                             -> AmuxNet::AMuxHw
  agl4_x_agr4                                      -> AmuxNet::AMuxHw
  agr4                                             -> AmuxNet::AMuxHw
  agr4_x_p15_0                                     -> AmuxNet::AMuxHw
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl5                                             -> AmuxNet::AMuxHw
  agl5_x_agr5                                      -> AmuxNet::AMuxHw
  agr5                                             -> AmuxNet::AMuxHw
  agr5_x_p15_1                                     -> AmuxNet::AMuxHw
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl2                                             -> AmuxNet::AMuxHw
  agl2_x_p2_6                                      -> AmuxNet::AMuxHw
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl6                                             -> AmuxNet::AMuxHw
  agl6_x_p0_2                                      -> AmuxNet::AMuxHw
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMuxHw
  agl7                                             -> AmuxNet::AMuxHw
  agl7_x_p0_3                                      -> AmuxNet::AMuxHw
  agl3_x_p2_7                                      -> AmuxNet::AMuxHw
  agl4_x_p0_4                                      -> AmuxNet::AMuxHw
  agl5_x_p0_5                                      -> AmuxNet::AMuxHw
  agl5_x_p0_1                                      -> AmuxNet::AMuxHw
  agl4_x_p0_0                                      -> AmuxNet::AMuxHw
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMuxHw {
     Mouth: Net_10578
     Guts:  AmuxNet::AMuxHw
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_10603
      Outer: agl5_x_p0_1
      Inner: __open__
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_10604
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_10605
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_10606
      Outer: agl5_x_p0_5
      Inner: __open__
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_10607
      Outer: agl7_x_p0_3
      Inner: agl7_x_dsm_0_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_10608
      Outer: agl6_x_p0_2
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_10609
      Outer: agl2_x_p2_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 7 {
      Net:   Net_10610
      Outer: agl3_x_p2_7
      Inner: __open__
      Path {
        p2_7
        agl3_x_p2_7
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 8 {
      Net:   Net_10611
      Outer: agr0_x_p1_0
      Inner: agl0_x_dsm_0_vplus
      Path {
        p1_0
        agr0_x_p1_0
        agr0
        agl0_x_agr0
        agl0
        agl0_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 9 {
      Net:   Net_10612
      Outer: agr3_x_p1_3
      Inner: agl3_x_agr3
      Path {
        p1_3
        agr3_x_p1_3
        agr3
        agl3_x_agr3
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 10 {
      Net:   Net_10613
      Outer: agr4_x_p15_0
      Inner: agl4_x_agr4
      Path {
        p15_0
        agr4_x_p15_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 11 {
      Net:   Net_10614
      Outer: agr5_x_p15_1
      Inner: agl5_x_agr5
      Path {
        p15_1
        agr5_x_p15_1
        agr5
        agl5_x_agr5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.737ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 11.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   44 :    4 :   48 :  91.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.75
                   Pterms :            5.36
               Macrocells :            2.68
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.969ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.17 :       4.92
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * \SD:SPI0:BSPIM:count_2\ * 
              \SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:tx_status_1\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
            + \SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:load_cond\
        );
        Output = \SD:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_3064, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_3064 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1628, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1628 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              \SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:tx_status_1\
        );
        Output = \SD:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:tx_status_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * \SD:SPI0:BSPIM:count_1\ * 
              !\SD:SPI0:BSPIM:count_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * \SD:SPI0:BSPIM:count_0\ * 
              \SD:SPI0:BSPIM:ld_ident\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        so_comb => Net_3505 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
        status_1 => Net_3426 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

controlcell: Name =\Chip_Select_IMU:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_IMU:control_7\ ,
        control_6 => \Chip_Select_IMU:control_6\ ,
        control_5 => \Chip_Select_IMU:control_5\ ,
        control_4 => \Chip_Select_IMU:control_4\ ,
        control_3 => \Chip_Select_IMU:control_3\ ,
        control_2 => Net_3063_2 ,
        control_1 => Net_3063_1 ,
        control_0 => Net_3063_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SD:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\SD:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:mosi_from_dp\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SD:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_4\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_3\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_2\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              \SD:SPI0:BSPIM:count_1\
            + !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\ * 
              !\SD:SPI0:BSPIM:count_0\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:mosi_pre_reg\
            + \SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:state_0\ * 
              \SD:SPI0:BSPIM:mosi_from_dp\ * !\SD:SPI0:BSPIM:count_4\ * 
              !\SD:SPI0:BSPIM:count_3\ * !\SD:SPI0:BSPIM:count_2\ * 
              !\SD:SPI0:BSPIM:count_1\ * !\SD:SPI0:BSPIM:count_0\ * 
              !\SD:SPI0:BSPIM:ld_ident\
        );
        Output = \SD:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        so_comb => Net_3506 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
        status_1 => Net_3426 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SD:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:cnt_enable\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              !\SD:SPI0:BSPIM:state_0\ * !\SD:SPI0:BSPIM:cnt_enable\
        );
        Output = \SD:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3039, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_3039 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2501, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_2501 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1630, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1630 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1458, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3044 * \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = Net_1458 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SD:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SD:Net_19\ ,
        cs_addr_2 => \SD:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \SD:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \SD:SPI0:BSPIM:state_0\ ,
        route_si => \SD:Net_16\ ,
        f1_load => \SD:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \SD:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SD:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SD:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SD:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SD:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \SD:Net_19\ ,
        enable => \SD:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \SD:SPI0:BSPIM:count_6\ ,
        count_5 => \SD:SPI0:BSPIM:count_5\ ,
        count_4 => \SD:SPI0:BSPIM:count_4\ ,
        count_3 => \SD:SPI0:BSPIM:count_3\ ,
        count_2 => \SD:SPI0:BSPIM:count_2\ ,
        count_1 => \SD:SPI0:BSPIM:count_1\ ,
        count_0 => \SD:SPI0:BSPIM:count_0\ ,
        tc => \SD:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\ * \SD:SPI0:BSPIM:rx_status_4\
        );
        Output = \SD:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SD:SPI0:BSPIM:count_4\ * !\SD:SPI0:BSPIM:count_3\ * 
              !\SD:SPI0:BSPIM:count_2\ * !\SD:SPI0:BSPIM:count_1\ * 
              \SD:SPI0:BSPIM:count_0\
        );
        Output = \SD:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\SD:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_6 => \SD:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \SD:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \SD:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BLINK_CTRL_EN:control_7\ ,
        control_6 => \BLINK_CTRL_EN:control_6\ ,
        control_5 => \BLINK_CTRL_EN:control_5\ ,
        control_4 => \BLINK_CTRL_EN:control_4\ ,
        control_3 => \BLINK_CTRL_EN:control_3\ ,
        control_2 => \BLINK_CTRL_EN:control_2\ ,
        control_1 => Net_5930 ,
        control_0 => Net_3925 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3426, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = Net_3426 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MY_TIMER_REG:control_7\ ,
        control_6 => \MY_TIMER_REG:control_6\ ,
        control_5 => \MY_TIMER_REG:control_5\ ,
        control_4 => \MY_TIMER_REG:control_4\ ,
        control_3 => \MY_TIMER_REG:control_3\ ,
        control_2 => \MY_TIMER_REG:control_2\ ,
        control_1 => \MY_TIMER_REG:control_1\ ,
        control_0 => Net_4386 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
        chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\SD:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SD:Net_19\ ,
        status_4 => \SD:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \SD:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \SD:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \SD:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \SD:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_ON_OFF_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF_2:control_7\ ,
        control_6 => \MOTOR_ON_OFF_2:control_6\ ,
        control_5 => \MOTOR_ON_OFF_2:control_5\ ,
        control_4 => \MOTOR_ON_OFF_2:control_4\ ,
        control_3 => \MOTOR_ON_OFF_2:control_3\ ,
        control_2 => \MOTOR_ON_OFF_2:control_2\ ,
        control_1 => \MOTOR_ON_OFF_2:control_1\ ,
        control_0 => Net_10313 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp_reg\
            + \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_from_dp\
            + !\SD:SPI0:BSPIM:state_1\ * \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SD:Net_22\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SD:SPI0:BSPIM:state_2\ * \SD:SPI0:BSPIM:state_1\ * \SD:Net_22\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:SPI0:BSPIM:state_0\
        );
        Output = \SD:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SD:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \SD:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_9776, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10313
        );
        Output = Net_9776 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2334 ,
        control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_5579, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8907 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SD:Net_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SD:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_1\ * 
              \SD:SPI0:BSPIM:state_0\
            + \SD:SPI0:BSPIM:state_2\ * !\SD:SPI0:BSPIM:state_0\ * 
              !\SD:Net_1\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\
        );
        Output = \SD:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7983, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * !Net_7981
        );
        Output = Net_7983 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SD:Net_10\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SD:SPI0:BSPIM:state_2\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + \SD:SPI0:BSPIM:state_1\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
            + !\SD:SPI0:BSPIM:state_0\ * !\SD:Net_1\ * 
              \SD:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \SD:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_7985, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * Net_7981
        );
        Output = Net_7985 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
        cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
        ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
        z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
        ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\ADC_STATUS:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => Net_5290 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Chip_Select_ENCODER_LINE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_ENCODER_LINE:control_7\ ,
        control_6 => \Chip_Select_ENCODER_LINE:control_6\ ,
        control_5 => \Chip_Select_ENCODER_LINE:control_5\ ,
        control_4 => \Chip_Select_ENCODER_LINE:control_4\ ,
        control_3 => \Chip_Select_ENCODER_LINE:control_3\ ,
        control_2 => \Chip_Select_ENCODER_LINE:control_2\ ,
        control_1 => \Chip_Select_ENCODER_LINE:control_1\ ,
        control_0 => Net_7981 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:is_spi_done\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * \SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\ * !\SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU:BSPIM:is_spi_done\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_2334 ,
        status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
        status_3 => \SPI_IMU:BSPIM:dpcounter_one\ ,
        status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
        status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
        status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_COUNTERS:control_7\ ,
        control_6 => \RESET_COUNTERS:control_6\ ,
        control_5 => \RESET_COUNTERS:control_5\ ,
        control_4 => \RESET_COUNTERS:control_4\ ,
        control_3 => \RESET_COUNTERS:control_3\ ,
        control_2 => \RESET_COUNTERS:control_2\ ,
        control_1 => \RESET_COUNTERS:control_1\ ,
        control_0 => Net_8907 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:is_spi_done\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_pre_reg\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:ld_ident\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:mosi_pre_reg\ * \SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_from_dp\ * \SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + !\SPI_IMU:BSPIM:mosi_from_dp\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_pre_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_8907 ,
        clock => Net_1308 ,
        status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
        status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
        status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
        status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
        status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
        control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
        control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
        control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
        control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
        control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
        control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
        control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_9, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_6, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_old_id_3, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_3
        );
        Output = AMuxHw_Decoder_old_id_3 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_8, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_8 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_1
        );
        Output = AMuxHw_Decoder_old_id_1 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_0
        );
        Output = AMuxHw_Decoder_old_id_0 (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5190_3, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_2 * Net_5190_1 * Net_5190_0
            + Net_5190_3 * Net_5460
        );
        Output = Net_5190_3 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5190_2, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_1 * Net_5190_0
            + Net_5460 * Net_5190_2
        );
        Output = Net_5190_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5190_1, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              Net_2835 * !Net_5460 * Net_5190_0
            + Net_5460 * Net_5190_1
        );
        Output = Net_5190_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_5190_0, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_2835)
        Main Equation            : 2 pterms
        (
              !Net_2835 * !Net_5460 * Net_5190_0
            + Net_2835 * !Net_5460 * !Net_5190_0
        );
        Output = Net_5190_0 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_is_active, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_5190_3 * AMuxHw_Decoder_old_id_3
            + Net_5190_3 * !AMuxHw_Decoder_old_id_3
            + !Net_5190_2 * AMuxHw_Decoder_old_id_2
            + Net_5190_2 * !AMuxHw_Decoder_old_id_2
            + !Net_5190_1 * AMuxHw_Decoder_old_id_1
            + Net_5190_1 * !AMuxHw_Decoder_old_id_1
            + !Net_5190_0 * AMuxHw_Decoder_old_id_0
            + Net_5190_0 * !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_is_active (fanout=12)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF_1:control_7\ ,
        control_6 => \MOTOR_ON_OFF_1:control_6\ ,
        control_5 => \MOTOR_ON_OFF_1:control_5\ ,
        control_4 => \MOTOR_ON_OFF_1:control_4\ ,
        control_3 => \MOTOR_ON_OFF_1:control_3\ ,
        control_2 => \MOTOR_ON_OFF_1:control_2\ ,
        control_1 => \MOTOR_ON_OFF_1:control_1\ ,
        control_0 => Net_10337 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MISO_ENCODER(0)_SYNC
    PORT MAP (
        in => Net_1060 ,
        out => Net_1060_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_ADC:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_5118 ,
        out => Net_2835 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2836, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2835 * Net_4627
            + !Net_2835 * Net_2836
        );
        Output = Net_2836 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_5205, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_5205 * !Net_5460
            + !Net_5460 * Net_4627
        );
        Output = Net_5205 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_7353, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_7325, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_CTRL:control_7\ ,
        control_6 => \LED_CTRL:control_6\ ,
        control_5 => \LED_CTRL:control_5\ ,
        control_4 => \LED_CTRL:control_4\ ,
        control_3 => \LED_CTRL:control_3\ ,
        control_2 => \LED_CTRL:control_2\ ,
        control_1 => Net_7694 ,
        control_0 => Net_7450 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:ld_ident\
        );
        Output = \SPI_IMU:BSPIM:ld_ident\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3044, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !Net_3044
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * Net_3044
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !Net_3044
        );
        Output = Net_3044 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1459, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1459 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_1459 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=14)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
        route_si => Net_1469 ,
        f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
        so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_2334 ,
        status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
        status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
        status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_2334 ,
        enable => \SPI_IMU:BSPIM:cnt_enable\ ,
        count_6 => \SPI_IMU:BSPIM:count_6\ ,
        count_5 => \SPI_IMU:BSPIM:count_5\ ,
        count_4 => \SPI_IMU:BSPIM:count_4\ ,
        count_3 => \SPI_IMU:BSPIM:count_3\ ,
        count_2 => \SPI_IMU:BSPIM:count_2\ ,
        count_1 => \SPI_IMU:BSPIM:count_1\ ,
        count_0 => \SPI_IMU:BSPIM:count_0\ ,
        tc => \SPI_IMU:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_9759, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * Net_3021
            + Net_9990 * Net_10264
        );
        Output = Net_9759 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_9749, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * !Net_3021 * !Net_10264
            + Net_3021 * Net_10264
        );
        Output = Net_9749 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\MOTOR_DIR_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR_2:control_7\ ,
        control_6 => \MOTOR_DIR_2:control_6\ ,
        control_5 => \MOTOR_DIR_2:control_5\ ,
        control_4 => \MOTOR_DIR_2:control_4\ ,
        control_3 => \MOTOR_DIR_2:control_3\ ,
        control_2 => \MOTOR_DIR_2:control_2\ ,
        control_1 => \MOTOR_DIR_2:control_1\ ,
        control_0 => Net_3021 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_4, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_11, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_11 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_old_id_2, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5190_2
        );
        Output = AMuxHw_Decoder_old_id_2 (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_9767, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2982 * Net_9969 * !Net_10233
            + Net_2982 * Net_10233
        );
        Output = Net_9767 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_9772, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2982 * Net_9969
            + Net_9969 * Net_10233
        );
        Output = Net_9772 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3376, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3376 (fanout=21)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_DRIVER_TYPE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DRIVER_TYPE:control_7\ ,
        control_6 => \MOTOR_DRIVER_TYPE:control_6\ ,
        control_5 => \MOTOR_DRIVER_TYPE:control_5\ ,
        control_4 => \MOTOR_DRIVER_TYPE:control_4\ ,
        control_3 => \MOTOR_DRIVER_TYPE:control_3\ ,
        control_2 => \MOTOR_DRIVER_TYPE:control_2\ ,
        control_1 => Net_10264 ,
        control_0 => Net_10233 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_5460, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !Net_5190_3 * Net_7046_3
            + Net_5190_3 * !Net_7046_3
            + !Net_5190_2 * Net_7046_2
            + Net_5190_2 * !Net_7046_2
            + !Net_5190_1 * Net_7046_1
            + Net_5190_1 * !Net_7046_1
            + !Net_5190_0 * Net_7046_0
            + Net_5190_0 * !Net_7046_0
        );
        Output = Net_5460 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_9774, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10337
        );
        Output = Net_9774 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\

controlcell: Name =\ADC_N_CHANNELS_USED:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_N_CHANNELS_USED:control_7\ ,
        control_6 => \ADC_N_CHANNELS_USED:control_6\ ,
        control_5 => \ADC_N_CHANNELS_USED:control_5\ ,
        control_4 => \ADC_N_CHANNELS_USED:control_4\ ,
        control_3 => Net_7046_3 ,
        control_2 => Net_7046_2 ,
        control_1 => Net_7046_1 ,
        control_0 => Net_7046_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_9969, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_9990, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_9990 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_10, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=AMuxHw_Decoder_one_hot_5, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_5 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\ADC_SOC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ADC_SOC:control_7\ ,
        control_6 => \ADC_SOC:control_6\ ,
        control_5 => \ADC_SOC:control_5\ ,
        control_4 => \ADC_SOC:control_4\ ,
        control_3 => \ADC_SOC:control_3\ ,
        control_2 => \ADC_SOC:control_2\ ,
        control_1 => \ADC_SOC:control_1\ ,
        control_0 => Net_4627 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              !AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_Decoder_one_hot_7, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              AMuxHw_Decoder_old_id_2 * AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_Decoder_is_active * !AMuxHw_Decoder_old_id_3 * 
              !AMuxHw_Decoder_old_id_2 * !AMuxHw_Decoder_old_id_1 * 
              AMuxHw_Decoder_old_id_0
        );
        Output = AMuxHw_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_7667, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
        status_1 => Net_3426 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

controlcell: Name =\MOTOR_DIR_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR_1:control_7\ ,
        control_6 => \MOTOR_DIR_1:control_6\ ,
        control_5 => \MOTOR_DIR_1:control_5\ ,
        control_4 => \MOTOR_DIR_1:control_4\ ,
        control_3 => \MOTOR_DIR_1:control_3\ ,
        control_2 => \MOTOR_DIR_1:control_2\ ,
        control_1 => \MOTOR_DIR_1:control_1\ ,
        control_0 => Net_2982 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_5118 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_5118 ,
            termin => zero ,
            termout => Net_5290 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CURRENT_SENSE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_1(0)__PA ,
        analog_term => Net_10604 ,
        pad => CURRENT_SENSE_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VOLTAGE_SENSE_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VOLTAGE_SENSE_1(0)__PA ,
        analog_term => Net_10603 ,
        pad => VOLTAGE_SENSE_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CURRENT_SENSE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CURRENT_SENSE_2(0)__PA ,
        analog_term => Net_10608 ,
        pad => CURRENT_SENSE_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_5 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VOLTAGE_SENSE_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VOLTAGE_SENSE_2(0)__PA ,
        analog_term => Net_10607 ,
        pad => VOLTAGE_SENSE_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_4 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = EMG_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_A(0)__PA ,
        analog_term => Net_10605 ,
        pad => EMG_A(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EMG_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_B(0)__PA ,
        analog_term => Net_10606 ,
        pad => EMG_B(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:mosi0(0)\__PA ,
        pin_input => \SD:Net_10\ ,
        pad => \SD:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_1458 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = EMG_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_3(0)__PA ,
        analog_term => Net_10611 ,
        pad => EMG_3(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_8 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS_ENCODER1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_ENCODER1(0)__PA ,
        pin_input => Net_7985 ,
        pad => CS_ENCODER1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EMG_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_4(0)__PA ,
        analog_term => Net_10612 ,
        pad => EMG_4(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_9 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS485_CTS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_CTS(0)__PA ,
        pad => RS485_CTS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS_ENCODER0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_ENCODER0(0)__PA ,
        pin_input => Net_7983 ,
        pad => CS_ENCODER0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MISO_ENCODER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_ENCODER(0)__PA ,
        fb => Net_1060 ,
        pad => MISO_ENCODER(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CLK_ENCODER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_ENCODER(0)__PA ,
        pin_input => Net_3376 ,
        pad => CLK_ENCODER(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS3(0)__PA ,
        pin_input => Net_3064 ,
        pad => CS3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        pin_input => Net_2501 ,
        pad => CS2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS1(0)__PA ,
        pin_input => Net_1628 ,
        pad => CS1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS0(0)__PA ,
        pin_input => Net_3039 ,
        pad => CS0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_1459 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EMG_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_1(0)__PA ,
        analog_term => Net_10609 ,
        pad => EMG_1(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_6 );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EMG_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_2(0)__PA ,
        analog_term => Net_10610 ,
        pad => EMG_2(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_7 );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_EN_1(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN_1(0)__PA ,
        pin_input => Net_9774 ,
        pad => MOTOR_EN_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1A(0)__PA ,
        pin_input => Net_9772 ,
        pad => MOTOR_1A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MOTOR_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1B(0)__PA ,
        pin_input => Net_9767 ,
        pad => MOTOR_1B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOTOR_EN_2(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN_2(0)__PA ,
        pin_input => Net_9776 ,
        pad => MOTOR_EN_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTOR_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2A(0)__PA ,
        pin_input => Net_9759 ,
        pad => MOTOR_2A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2B(0)__PA ,
        pin_input => Net_9749 ,
        pad => MOTOR_2B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SD:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:miso0(0)\__PA ,
        fb => \SD:Net_16\ ,
        pad => \SD:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_1469 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_7325 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_7353 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MISO_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_RTC(0)__PA ,
        pad => MISO_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_RTC(0)__PA ,
        pad => MOSI_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        pin_input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS_on_board_IMU(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_on_board_IMU(0)__PA ,
        pin_input => Net_1630 ,
        pad => CS_on_board_IMU(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        pin_input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = EMG_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_5(0)__PA ,
        analog_term => Net_10613 ,
        pad => EMG_5(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_10 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = EMG_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMG_6(0)__PA ,
        analog_term => Net_10614 ,
        pad => EMG_6(0)_PAD ,
        pin_input => AMuxHw_Decoder_one_hot_11 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SD:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:sclk0(0)\__PA ,
        pin_input => \SD:Net_22\ ,
        pad => \SD:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SD:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SD:SPI0_CS(0)\__PA ,
        pad => \SD:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_RTC(0)__PA ,
        pad => CS_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CLK_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_RTC(0)__PA ,
        pad => CLK_RTC(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \SD:Net_19\ ,
            dclk_1 => \SD:Net_19_local\ ,
            dclk_glb_2 => \ADC:Net_93\ ,
            dclk_2 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_3 => Net_2334 ,
            dclk_3 => Net_2334_local ,
            dclk_glb_4 => Net_4387 ,
            dclk_4 => Net_4387_local ,
            dclk_glb_5 => Net_1308 ,
            dclk_5 => Net_1308_local ,
            dclk_glb_6 => Net_6987 ,
            dclk_6 => Net_6987_local ,
            dclk_glb_7 => Net_2711 ,
            dclk_7 => Net_2711_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_10578 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => Net_2836 ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_5118 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CYCLES_TIMER:TimerHW\
        PORT MAP (
            clock => Net_2711 ,
            enable => __ONE__ ,
            tc => Net_345 ,
            cmp => \CYCLES_TIMER:Net_261\ ,
            irq => \CYCLES_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\MY_TIMER:TimerHW\
        PORT MAP (
            clock => Net_4387 ,
            enable => __ONE__ ,
            timer_reset => Net_4386 ,
            tc => \MY_TIMER:Net_51\ ,
            cmp => \MY_TIMER:Net_261\ ,
            irq => \MY_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw
        PORT MAP (
            muxin_11 => Net_10614 ,
            muxin_10 => Net_10613 ,
            muxin_9 => Net_10612 ,
            muxin_8 => Net_10611 ,
            muxin_7 => Net_10610 ,
            muxin_6 => Net_10609 ,
            muxin_5 => Net_10608 ,
            muxin_4 => Net_10607 ,
            muxin_3 => Net_10606 ,
            muxin_2 => Net_10605 ,
            muxin_1 => Net_10604 ,
            muxin_0 => Net_10603 ,
            vout => Net_10578 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "000000000000"
            muxin_width = 12
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG | CURRENT_SENSE_1(0) | In(AMuxHw_Decoder_one_hot_1), Analog(Net_10604)
     |   1 |     * |      NONE |      HI_Z_ANALOG | VOLTAGE_SENSE_1(0) | In(AMuxHw_Decoder_one_hot_0), Analog(Net_10603)
     |   2 |     * |      NONE |      HI_Z_ANALOG | CURRENT_SENSE_2(0) | In(AMuxHw_Decoder_one_hot_5), Analog(Net_10608)
     |   3 |     * |      NONE |      HI_Z_ANALOG | VOLTAGE_SENSE_2(0) | In(AMuxHw_Decoder_one_hot_4), Analog(Net_10607)
     |   4 |     * |      NONE |      HI_Z_ANALOG |           EMG_A(0) | In(AMuxHw_Decoder_one_hot_2), Analog(Net_10605)
     |   5 |     * |      NONE |      HI_Z_ANALOG |           EMG_B(0) | In(AMuxHw_Decoder_one_hot_3), Analog(Net_10606)
     |   6 |     * |      NONE |         CMOS_OUT |      \SD:mosi0(0)\ | In(\SD:Net_10\)
     |   7 |     * |      NONE |         CMOS_OUT |            MOSI(0) | In(Net_1458)
-----+-----+-------+-----------+------------------+--------------------+-------------------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |           EMG_3(0) | In(AMuxHw_Decoder_one_hot_8), Analog(Net_10611)
     |   1 |     * |      NONE |         CMOS_OUT |     CS_ENCODER1(0) | In(Net_7985)
     |   2 |     * |      NONE |         CMOS_OUT |     FTDI_ENABLE(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |           EMG_4(0) | In(AMuxHw_Decoder_one_hot_9), Analog(Net_10612)
     |   4 |     * |      NONE |    RES_PULL_DOWN |       RS485_CTS(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     CS_ENCODER0(0) | In(Net_7983)
     |   6 |     * |      NONE |      RES_PULL_UP |    MISO_ENCODER(0) | FB(Net_1060)
     |   7 |     * |      NONE |         CMOS_OUT |     CLK_ENCODER(0) | In(Net_3376)
-----+-----+-------+-----------+------------------+--------------------+-------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |             CS3(0) | In(Net_3064)
     |   1 |     * |      NONE |         CMOS_OUT |             CS2(0) | In(Net_2501)
     |   2 |     * |      NONE |         CMOS_OUT |             CS1(0) | In(Net_1628)
     |   3 |     * |      NONE |         CMOS_OUT |             CS0(0) | In(Net_3039)
     |   4 |     * |      NONE |         CMOS_OUT |            SCLK(0) | In(Net_1459)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           EMG_1(0) | In(AMuxHw_Decoder_one_hot_6), Analog(Net_10609)
     |   7 |     * |      NONE |      HI_Z_ANALOG |           EMG_2(0) | In(AMuxHw_Decoder_one_hot_7), Analog(Net_10610)
-----+-----+-------+-----------+------------------+--------------------+-------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      MOTOR_EN_1(0) | In(Net_9774)
     |   1 |     * |      NONE |         CMOS_OUT |        MOTOR_1A(0) | In(Net_9772)
     |   2 |     * |      NONE |         CMOS_OUT |        MOTOR_1B(0) | In(Net_9767)
     |   3 |     * |      NONE |         CMOS_OUT |      MOTOR_EN_2(0) | In(Net_9776)
     |   4 |     * |      NONE |         CMOS_OUT |        MOTOR_2A(0) | In(Net_9759)
     |   5 |     * |      NONE |         CMOS_OUT |        MOTOR_2B(0) | In(Net_9749)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      \SD:miso0(0)\ | FB(\SD:Net_16\)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            MISO(0) | FB(Net_1469)
-----+-----+-------+-----------+------------------+--------------------+-------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |         LED_RED(0) | In(Net_7325)
     |   1 |     * |      NONE |         CMOS_OUT |       LED_GREEN(0) | In(Net_7353)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        MISO_RTC(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        MOSI_RTC(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |       RS_485_EN(0) | In(Net_6020)
     |   5 |     * |      NONE |         CMOS_OUT | CS_on_board_IMU(0) | In(Net_1630)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        RS485_RX(0) | FB(Net_6196)
     |   7 |     * |      NONE |         CMOS_OUT |        RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+--------------------+-------------------------------------------------
  15 |   0 |     * |      NONE |      HI_Z_ANALOG |           EMG_5(0) | In(AMuxHw_Decoder_one_hot_10), Analog(Net_10613)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           EMG_6(0) | In(AMuxHw_Decoder_one_hot_11), Analog(Net_10614)
     |   2 |     * |      NONE |         CMOS_OUT |      \SD:sclk0(0)\ | In(\SD:Net_22\)
     |   3 |     * |      NONE |         CMOS_OUT |    \SD:SPI0_CS(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |          CS_RTC(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         CLK_RTC(0) | 
-------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.425ms
Digital Placement phase: Elapsed time ==> 13s.944ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Generic_r.vh2" --pcf-path "Generic.pco" --des-name "Generic" --dsf-path "Generic.dsf" --sdc-path "Generic.sdc" --lib-path "Generic_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 12s.318ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.335ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.182ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Generic_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.644ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 33s.490ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 33s.496ms
API generation phase: Elapsed time ==> 9s.844ms
Dependency generation phase: Elapsed time ==> 0s.027ms
Cleanup phase: Elapsed time ==> 0s.001ms
