# verilog_project
learn to write verilog HDL
