n_iters: 20
Circuit name: "lrs_a_10"
Public inputs:
main.root: 607128402452085945977951061577213938823992063072315574349980532378792659063
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 801.321285ms
LRS_A Proof time: 714.458693ms
LRS_A verification time: 16.796998ms
Average Setup time for : 823.169021ms
Average Proof time: 719.84402ms
Average Verify time: 16.389106ms


Circuit name: "lrs_a_11"
Public inputs:
main.root: 9960834465169500401277474226125061124244330051627899264431515413299381918966
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 835.339221ms
LRS_A Proof time: 737.853383ms
LRS_A verification time: 31.320744ms
Average Setup time for : 833.295003ms
Average Proof time: 731.92387ms
Average Verify time: 30.711459ms


Circuit name: "lrs_a_12"
Public inputs:
main.root: 17214883695510503641615552246415259399619872392035824948781169246318105977161
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 856.751165ms
LRS_A Proof time: 765.110371ms
LRS_A verification time: 60.293005ms
Average Setup time for : 868.42023ms
Average Proof time: 755.997957ms
Average Verify time: 59.717426ms


Circuit name: "lrs_a_13"
Public inputs:
main.root: 19848578142987217705319985166862843816723000760245192010261044135623521770497
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 884.535098ms
LRS_A Proof time: 764.285378ms
LRS_A verification time: 116.36407ms
Average Setup time for : 887.950064ms
Average Proof time: 771.604025ms
Average Verify time: 117.121575ms


Circuit name: "lrs_a_14"
Public inputs:
main.root: 17318257385819815251623633823224877325916134069717219897557008285510446717779
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 903.377859ms
LRS_A Proof time: 784.661139ms
LRS_A verification time: 230.829253ms
Average Setup time for : 899.862132ms
Average Proof time: 788.040334ms
Average Verify time: 230.6308ms


Circuit name: "lrs_a_15"
Public inputs:
main.root: 887627513922095346942354120846420879169415483909913545308220738035754338806
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 931.476308ms
LRS_A Proof time: 798.619682ms
LRS_A verification time: 459.53991ms
Average Setup time for : 936.572195ms
Average Proof time: 803.142779ms
Average Verify time: 461.218785ms


Circuit name: "lrs_a_16"
Public inputs:
main.root: 12131491296023659741094124698371840213695010886564733791217601641620829862033
main.sc: 20000928
main.L: 17804474404831372771318062141310527328296588970581814948270177988694117180422
main.msg: 12345
main.R[0]: 10918642783053875021381551257981477660228172875824202511341991363438302410352
main.R[1]: 7976072897088337598522169879450513734342614653470297207233748225578910562791
main.s: 10906470673929214899118628593245015559688844497719200689591735429009794817349
LRS_A Setup time: 999.495081ms
LRS_A Proof time: 843.083686ms
LRS_A verification time: 937.719441ms
Average Setup time for : 951.864524ms
Average Proof time: 822.854012ms
Average Verify time: 919.572222ms


