--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml eda322_lab1.twx eda322_lab1.ncd -o eda322_lab1.twr
eda322_lab1.pcf -ucf eda322_lab1.ucf

Design file:              eda322_lab1.ncd
Physical constraint file: eda322_lab1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.804ns.
--------------------------------------------------------------------------------

Paths for end point out_r_0 (SLICE_X11Y4.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_r_0 (FF)
  Destination:          out_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.149 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_r_0 to out_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.AQ       Tcko                  0.447   d_r<2>
                                                       d_r_0
    SLICE_X11Y4.A1       net (fanout=1)        0.991   d_r<0>
    SLICE_X11Y4.CLK      Tas                   0.322   out_r<2>
                                                       Mmux_out_i11
                                                       out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.769ns logic, 0.991ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point out_r_0 (SLICE_X11Y4.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a_r_0 (FF)
  Destination:          out_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.443ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a_r_0 to out_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.AQ       Tcko                  0.391   a_r<2>
                                                       a_r_0
    SLICE_X11Y4.A2       net (fanout=1)        0.730   a_r<0>
    SLICE_X11Y4.CLK      Tas                   0.322   out_r<2>
                                                       Mmux_out_i11
                                                       out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.443ns (0.713ns logic, 0.730ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point out_r_1 (SLICE_X11Y4.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sel_r_1 (FF)
  Destination:          out_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sel_r_1 to out_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BMUX     Tshcko                0.461   a_r<2>
                                                       sel_r_1
    SLICE_X11Y4.B1       net (fanout=3)        0.618   sel_r<1>
    SLICE_X11Y4.CLK      Tas                   0.322   out_r<2>
                                                       Mmux_out_i21
                                                       out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      1.401ns (0.783ns logic, 0.618ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_r_1 (SLICE_X11Y4.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_r_1 (FF)
  Destination:          out_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.089 - 0.080)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_r_1 to out_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BQ       Tcko                  0.198   a_r<2>
                                                       a_r_1
    SLICE_X11Y4.B6       net (fanout=1)        0.123   a_r<1>
    SLICE_X11Y4.CLK      Tah         (-Th)    -0.215   out_r<2>
                                                       Mmux_out_i21
                                                       out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.413ns logic, 0.123ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point out_r_2 (SLICE_X11Y4.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a_r_2 (FF)
  Destination:          out_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.089 - 0.080)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a_r_2 to out_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.CQ       Tcko                  0.198   a_r<2>
                                                       a_r_2
    SLICE_X11Y4.C6       net (fanout=1)        0.123   a_r<2>
    SLICE_X11Y4.CLK      Tah         (-Th)    -0.215   out_r<2>
                                                       Mmux_out_i31
                                                       out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.413ns logic, 0.123ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point out_r_0 (SLICE_X11Y4.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sel_r_1 (FF)
  Destination:          out_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.089 - 0.080)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sel_r_1 to out_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.BMUX     Tshcko                0.244   a_r<2>
                                                       sel_r_1
    SLICE_X11Y4.A6       net (fanout=3)        0.131   sel_r<1>
    SLICE_X11Y4.CLK      Tah         (-Th)    -0.215   out_r<2>
                                                       Mmux_out_i11
                                                       out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.459ns logic, 0.131ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: c_r<2>/CLK
  Logical resource: c_r_0/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: c_r<2>/SR
  Logical resource: c_r_0/SR
  Location pin: SLICE_X8Y4.SR
  Clock network: aresetn_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.804|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18 paths, 0 nets, and 23 connections

Design statistics:
   Minimum period:   1.804ns{1}   (Maximum frequency: 554.324MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 17 14:32:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



