


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ;/* SWI.S: SWI Handler   for critical sectons           
                                                                */
    3 00000000         ;*******************************************************
                       ************/
    4 00000000         
    5 00000000 00000020 
                       T_Bit   EQU              0x20
    6 00000000         
    7 00000000                 PRESERVE8                    ; 8-Byte aligned St
                                                            ack
    8 00000000                 AREA             SWI_Area, CODE, READONLY
    9 00000000                 ARM
   10 00000000         
   11 00000000                 EXPORT           T_SWI_Handler
   12 00000000                 EXPORT           disable_irq
   13 00000000                 EXPORT           enable_irq
   14 00000000         T_SWI_Handler
   15 00000000         
   16 00000000 E92D5000        STMFD            SP!, {R12, LR} ; Store R12, LR
   17 00000004 E14FC000        MRS              R12, SPSR   ; Get SPSR
   18 00000008 E92D1100        STMFD            SP!, {R8, R12} ; Store R8, SPSR
                                                            
   19 0000000C E31C0020        TST              R12, #T_Bit ; Check Thumb Bit
   20 00000010 115EC0B2        LDRNEH           R12, [LR,#-2] ; Thumb: Load Hal
                                                            fword
   21 00000014 13CCCCFF        BICNE            R12, R12, #0xFF00 ;        Extr
                                                            act SWI Number
   22 00000018 051EC004        LDREQ            R12, [LR,#-4] 
                                                            ; ARM:   Load Word
   23 0000001C 03CCC4FF        BICEQ            R12, R12, #0xFF000000 ;        
                                                            Extract SWI Number
   24 00000020         
   25 00000020 E35C00FE        CMP              R12,#0xFE   ; disable IRQ imple
                                                            mented as __SWI 0xF
                                                            E
   26 00000024 0AFFFFFE        BEQ              disable_irq
   27 00000028 E35C00FF        CMP              R12,#0xFF   ; enable IRQ implem
                                                            ented as __SWI 0xFF
                                                            
   28 0000002C 0AFFFFFE        BEQ              enable_irq
   29 00000030         
   30 00000030 E8BD1100        LDMFD            SP!, {R8, R12} ; Load R8, SPSR
   31 00000034 E16FF00C        MSR              SPSR_cxsf, R12 ; Set SPSR
   32 00000038 E8FD9000        LDMFD            SP!, {R12, PC}^ ; Restore R12 a
                                                            nd Return
   33 0000003C         
   34 0000003C         SWI_End
   35 0000003C         
   36 0000003C         disable_irq
   37 0000003C         
   38 0000003C E1A00000        nop                          ;
   39 00000040 E8BD1100        LDMFD            SP!, {R8, R12} ; Load R8, SPSR
   40 00000044 E38CC080        ORR              R12, R12, #0x80 ; Set IRQ flag 
                                                            to disable it
   41 00000048 E16FF00C        MSR              SPSR_cxsf, R12 ; Set SPSR
   42 0000004C E8FD9000        LDMFD            SP!, {R12, PC}^ ; Restore R12 a
                                                            nd Return



ARM Macro Assembler    Page 2 


   43 00000050         
   44 00000050         enable_irq
   45 00000050 E1A00000        nop                          ;
   46 00000054 E8BD1100        LDMFD            SP!, {R8, R12} ; Load R8, SPSR
   47 00000058 E3CCC080        BIC              R12, R12, #0x80 ; Set IRQ flag 
                                                            to disable it
   48 0000005C E16FF00C        MSR              SPSR_cxsf, R12 ; Set SPSR
   49 00000060 E8FD9000        LDMFD            SP!, {R12, PC}^ ; Restore R12 a
                                                            nd Return
   50 00000064         
   51 00000064         
   52 00000064         
   53 00000064                 END
Command Line: --debug --xref --diag_suppress=9931 --apcs=interwork --depend=.\o
bj\swi_interrup.d -o.\obj\swi_interrup.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5
\ARM\CMSIS\Include -IC:\Keil_v5\ARM\Inc\Philips --predefine="__MICROLIB SETA 1"
 --predefine="REMAP SETL {TRUE}" --predefine="RAM_MODE SETL {TRUE}" --list=.\ls
t\swi_interrup.lst src\swi_interrup.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

SWI_Area 00000000

Symbol: SWI_Area
   Definitions
      At line 8 in file src\swi_interrup.s
   Uses
      None
Comment: SWI_Area unused
SWI_End 0000003C

Symbol: SWI_End
   Definitions
      At line 34 in file src\swi_interrup.s
   Uses
      None
Comment: SWI_End unused
T_SWI_Handler 00000000

Symbol: T_SWI_Handler
   Definitions
      At line 14 in file src\swi_interrup.s
   Uses
      At line 11 in file src\swi_interrup.s
Comment: T_SWI_Handler used once
disable_irq 0000003C

Symbol: disable_irq
   Definitions
      At line 36 in file src\swi_interrup.s
   Uses
      At line 12 in file src\swi_interrup.s
      At line 26 in file src\swi_interrup.s

enable_irq 00000050

Symbol: enable_irq
   Definitions
      At line 44 in file src\swi_interrup.s
   Uses
      At line 13 in file src\swi_interrup.s
      At line 28 in file src\swi_interrup.s

5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

T_Bit 00000020

Symbol: T_Bit
   Definitions
      At line 5 in file src\swi_interrup.s
   Uses
      At line 19 in file src\swi_interrup.s
Comment: T_Bit used once
1 symbol
339 symbols in table
