================================================================================ 
Commit: 80aaae44475241068b798664b845c5e4c0a49aa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:36:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 1344

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 744a8f8aa99145b7d60284a816234e23de5d444e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:39 2020 -0700 
-------------------------------------------------------------------------------- 
Updated RKLS_A0 production patchID 0x22

Hsd-es-id: N/A

Original commit date: Thu Aug 20 10:28:29 2020 -0700
Change-Id: Ic82769d3a923aa70fb8eeba8e703cbbb5c4d9879
Original commit hash: fc9a02754d506548ffa7d85b6cc7abb67021b102

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5a19d09010f6de8e0d1529c3f69e6a761cb3bdf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Aug 20 10:56:51 2020 -0700
Change-Id: If6a214bb22a5a17c5fed0c577d6ead0b9d45c900
Original commit hash: fc6c8793aa4a0c6e1bef5ecd26773a308efc1a03

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ea2921188d298f787d09af5048937be627a3e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:30 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS_Native]TPM event EV_EFI_HANDOFF_TABLES event is not generated in TBS log.

SMBIOS measurement was missing as part of BordPkg.fdf and dsc included the same to Measure SMBIOS with EV_EFI_HANDOFF_TABLES to PCR[1]

Hsd-es-id: 16011233883
[internal-only]:

Original commit date: Thu Aug 20 12:33:24 2020 +0530
Change-Id: I340c64f8c99f8c253190c6eede1d87cdc2a1371b
Original commit hash: ea0b6577fbea5006d4f40d78a35c8ae1a7d22e6c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3b6d7740289d566c4858bb0e47dface5cfd088fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:26 2020 -0700 
-------------------------------------------------------------------------------- 
PEI display does not work with CML+TGP
FspSmbios PEI_GRAPHICS_DEVICE_INFO_HOB string is not present in Fsp log
  - Required to install a new PPI to execute Gen9 Gfx PEIM

Hsd-es-id: 16011596009, 1508212657
[internal-only]:
BIOS    Display Connected  Tiano core Logo status seen
Test    With EDP                Yes
        With EDP + HDMI         Yes
        With HDMI               Yes

Original commit date: Thu Apr 16 23:54:01 2020 +0530
Change-Id: I2c12c4bf1a76a9da4fafdbb015d3b4868f72a82f
Original commit hash: 7906b968252cacc680fd08a37eeefbd2b9f70bbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeFspPkg/RocketLakeFspPkg.fdf

================================================================================ 
Commit: eb3a133abcefe8b8c606eb841fcbcdd5b7e1ad5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:21 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] Add support for CML Q0 CPU Stepping

Hsd-es-id: 22011232115
Original commit date: Thu Aug 13 15:31:58 2020 -0700
Change-Id: I6d425558f71477a002b876d5a0d197a304ef765a
Original commit hash: 01303d9e28895daf765a060d7a498e0852e6804d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 816a08364d153fbd107b255de01cf4076f655720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:16 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Moving BGUP binaries to recovery folder

BoardPkg\Binaries\BiosGuard should contains BiosGuard related ACMs only.
IbbBgsl.bin & ObbRBgsl.bin are both BGUP binaries that should not be put in this folder.
Moving these binaries to recovery folder, because these binaries are used in recovery support.

Hsd-es-id: 1508208893
[internal-only]:

Original commit date: Fri Aug 14 15:14:12 2020 +0530
Change-Id: I21ec2a4c1159fda4eec874a9a8642d6f6c362ac6
Original commit hash: 3ac89c0173efe85f18bb55a0fe2b74c6c8b5f73d

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e94120094088ff55b20c51db0f231cc9e6d9b74b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:12 2020 -0700 
-------------------------------------------------------------------------------- 
NvmePciHcPei: add the PEG 0/1/2 support

Plug the SSD in PEG10, S3 resume, doesn't enable the PEG10, result NVME controller doesn't Initialize.
BSOD happens in OS.
solution: enable NVMe on CPU PEG 0/1/2

Hsd-es-id: 16011441714
Original commit date: Tue Aug 18 09:59:25 2020 +0800
Change-Id: Icd9560be525be8f14648428c9963706834efb351
Original commit hash: 46a0b9b9015ef0fcc86586ad793d8b1c05ab5829

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c

================================================================================ 
Commit: 94423b6406c7f2a9739a82d867d78c908c1734f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:08 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Wake on WLAN functionality is not working in S3/S4 cycles with Typhoon Peak BT/Wi-Fi Module

Adding PPRW to RP04 and RP06 for WoWLAN.

Hsd-es-id: 16011531614
Original commit date: Wed Aug 19 11:35:17 2020 +0800
Change-Id: If22b89b05ad8563043b853748e1911e83e9ef065
Original commit hash: 283199c41c9f17eafa5a1fad767e16037d0d9f83

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: a087e78718b41f6b58f3804345542dd62be0bc58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Aug 19 09:51:47 2020 -0700
Change-Id: I7027c97363a315eb5c9e947d80ec51833864d93d
Original commit hash: 6f9c9abe60cf74e61ed0f4dffe0d697f13acacc3

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da185bc042a8d2eed87dc2111a590f901913f6db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:05:00 2020 -0700 
-------------------------------------------------------------------------------- 
PeiBootGuardeventLogLib: Add support for adding signature from double signed ACM into PCR

In double signed ACM, there would be 2 different signatures. According to CPU, appropiate signature should be added into PCR.
This change add this fucntionality into BIOS

Dependency: This patch should go along with ACM release which includes patch for
dynamic selection of signatures from dual signed ACM to avoid PCR 00 mismatch error

Hsd-es-id: 14010086991

Original commit date: Thu Jul 23 12:34:13 2020 -0700
Change-Id: Iece3f987c85728d8ec65248b3e769f5c38c6b5da
Original commit hash: b85fb9b4dc9afea4e844d66ae96e27e4bcf3123a

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
RocketLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: a85c192b59834892b2335f64530be053c8545b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:52 2020 -0700 
-------------------------------------------------------------------------------- 
Update FSP/RC version

Hsd-es-id: N/A
[internal-only]:

Original commit date: Mon Aug 17 17:13:51 2020 -0700
Change-Id: I83c8f78020ab4bd4397c6b9633dca357f879d1cc
Original commit hash: 16d823bbb1c8e4e6ccb2449d9fec72bb5dc3be52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgPcd.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: 93ab7bcf759a047da86f6298fa91d1c8345f475b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Aug 18 09:49:49 2020 -0700
Change-Id: Ic5032587751da303a7f5d16aea9fc87e8570289d
Original commit hash: de5817c59a310a9fc53936fe8dcc52ce7962fa90

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d57a968cd5ad3bcf8e96798d0899b7160fb8f6e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:44 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] Remove MTRR workaround

Hsd-es-id: 14012019821
Original commit date: Fri Aug 7 09:47:23 2020 -0700
Change-Id: I85c73452be43eed36acdd5515921f482c50fb297
Original commit hash: fe94c0753f1dea809ea0b46190699b25a43e7625

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/TempRamExit.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: e9780621f44516e7874796afa9f9ea0d71be4e17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Aug 17 10:45:09 2020 -0700
Change-Id: Ia6c5191ab864cec983bf2e877ba824424b4ab717
Original commit hash: ca3ac501be03a119019c6b37128c1bf3b7daac5d

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ffc3d0829d730559aa8e59474f1c02aed3e1cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:37 2020 -0700 
-------------------------------------------------------------------------------- 
DGR: [RKL] Added platform interface to handle Ring-3 SMI Exceptions

Added platform interface for OEM to handle exception in Ring-3
SMI handler without overriding SmmSps.c

Hsd-es-id: 16011605275
[internal-only]:

Original commit date: Sun Aug 16 16:46:01 2020 +0530
Change-Id: I5c627bd93640b80ec59d4aa2d4f40304fd50f518
Original commit hash: 9df7fc6dde08f238559896668fd2f84fc511cd38

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
RocketLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf

================================================================================ 
Commit: d7213ba581c223ac7a50dd935f88425026797e61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:33 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]: Able to boot to BIOS page after sealing while performing shift+restart from Advanced setup settings

Cleared EFI_OS_INDICATIONS_BOOT_TO_FW_UI bit in  EFI_OS_INDICATIONS_SUPPORT_VARIABLE_NAME variable and BootNext variable to indicate OS that boot to FW UI
in the next boot is not supported from bios

Hsd-es-id: 16011413466
[internal-only]:

Original commit date: Fri Aug 14 15:30:15 2020 +0530
Change-Id: If1d97c82d324b58bfc402e52d361ae88a565b728
Original commit hash: a981e4bd08cd0fd15eb5a7f6fcde8bce678b47f3

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
RocketLakePlatSamplePkg/Include/TrustedDeviceSetup.h

================================================================================ 
Commit: a52c9f0afd36ea1ddd18b3f43d9f7b16313572e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:29 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiMemoryInitLib: Fix system hung while waking from S3

PeiMemoryInitLib driver should update the ProtectedLowLimit in
gVtdPmrInfoDataHobGuid for VTd DMA driver to set the PMR range.

Hsd-es-id: 16011243941
[internal-only]:

Original commit date: Wed Aug 12 20:20:39 2020 +0800
Change-Id: I262de04868b752912262b2f16c112ca09a21611e
Original commit hash: 8c8bcc226b5a61a6f72c04b18a989e250cbeb837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: db316a453b36dd1100fe8c987df7ad6196117b0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:25 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg/FmpDeviceLibuCode: Update size usage

'VersionString + 1' should be the right usage in StrnCpyS.

Hsd-es-id: none
Original commit date: Wed Aug 12 11:16:05 2020 +0800
Change-Id: I3dc073ce7f031cecef2afdde8d2642c6afe4fa88
Original commit hash: 73cf5e81d57a6af05d081317d6e4eb0fdcf67798

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: 8e03da4939bc2a370a8c2b713ffd8587a5b0dd87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TDS][PBA] - Integrate the latest version of PBA 0010 into RKL BIOS

Integrating PBA version 0010

Hsd-es-id: 16011607496
[internal-only]:

Original commit date: Mon Aug 17 11:37:07 2020 +0530
Change-Id: I573ef2227e5980f7e722f2fe830ba1f19f5cffa3
Original commit hash: 9af0596c8bd7d29ebf90262defab0a0c88a3f7e0

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/TrustedDeviceSetup/Intel_TDS_Extension.efi
RocketLakePlatSamplePkg/Features/TrustedDeviceSetup/Readme.txt

================================================================================ 
Commit: 47f58c7317b69d0bf892e091d00527ec63e067af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sun Aug 16 09:40:01 2020 -0700
Change-Id: I8952943661bc4d63bc417c7f2f39357e7cb95109
Original commit hash: a5d175f234c8a43f2ccd3259b3b58bf0d013441a

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a82dafdaee7055f34a14d10181c31a5b5612da4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sat Aug 15 09:31:16 2020 -0700
Change-Id: I8407c3abd5656fa45752a9b6006cd3a8ec0ba384
Original commit hash: 81ed20a1c3ed88a24ea86d99c2af5ca8ebc3ab83

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 24e3da23a7d17e588176d3546e93988c9cb25ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:09 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 14 21:34:03 2020 +0000
Original commit date: Fri Aug 14 21:34:03 2020 +0000
Original commit hash: 4eb60f56477cc91ca99011bd0f9fdf8eccd71f35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c80e80412933d14a3d8aecb0f3e0f64148aa6cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:05 2020 -0700 
-------------------------------------------------------------------------------- 
Fix MRC KW bugs

Hsd-es-id: N/A
[internal-only]:

Original commit date: Fri Jul 17 14:50:55 2020 -0700
Change-Id: I7e7fdc45b1287847fc3040f6b764c27de5cf3042
Original commit hash: 8fe303129741b24ddd23898d079988c401c38af4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 96f217e7af6bdec61c059048ede78e9857b1d588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:04:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Aug 14 11:41:48 2020 -0700
Change-Id: I8fc3d045cd99a63bbe7887f38035940f49ed2ea0
Original commit hash: 9f32769e1974a9838ccffbed42895ef6bcc13908

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dc5d2686b33b29b7d84a867e87c4389309419a11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:57 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Resurrection of "Skip POSTBOOT SAI Setting" menu under Intel Test Menu

Resolution: Add back "Skip POSTBOOT SAI Setting" menu under Intel Test Menu

Hsd-es-id: 1508143622
Original commit date: Wed Jul 15 17:54:34 2020 +0800
Change-Id: I85472a52dbc2d7873da7610eba8a4a8c11b9563b
Original commit hash: 4c63ab4c5e549106382840d3605cadc7a8556c6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/SiConfig.h
ClientOneSiliconPkg/Library/PeiSiPolicyLib/SiPrintPolicy.c
RocketLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: 77eeb8b6a9f0eaf100c19459d62ae35aa89354d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:53 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeSBoards/Library/BoardInitLib/Pei: PEG10 not enumerated in SODIM Board

Modified the PEG clock request on UDIMM/SODIMM ERB/RVP.

Hsd-es-id: 16011592440
Original commit date: Thu Aug 13 17:52:58 2020 +0800
Change-Id: I4e9ad44b55bd1566b5a4dba5296c9924bb235e4c
Original commit hash: f5b5eaf29c4fb4a435897ba31dcd43a563455952

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 7ea848fad959b9c8d1718ad7e0515a6fd066f05a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:49 2020 -0700 
-------------------------------------------------------------------------------- 
OverClocking : [C1S][OC] Turbo Ratio Limit knobs do not program MSR 0x1AD

Correcting variable for CPU power management.

Hsd-es-id: 22011106602
Original commit date: Thu Aug 6 17:26:35 2020 +0800
Change-Id: I4ee3bc8d1237998c11f08342107eeed00af772a6
Original commit hash: 26f5b0a1ec56ef450462f733e6195e5df1e3970a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
RocketLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 6f8806e6177062686a096877693eb2e8d56b742c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:45 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] TDS bit parameter doesn't match CSME spec

Separeting 16bit input parameter into 2 8bit parameters. The
1st one for Special Command Parameter high byte from CSME and
the 2nd one for TDS Input Parameter

Hsd-es-id: 16011596395

[internal-only]:
Original commit date: Thu Aug 13 19:54:01 2020 +0530
Change-Id: Id7af999d8bc790f46ae567f764134f031456568d
Original commit hash: 4a3f81f5c78641499993abc857fe8100c7322ba5

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
RocketLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
RocketLakePlatSamplePkg/Include/Protocol/TrustedDeviceSetupMainProtocol.h
RocketLakePlatSamplePkg/Include/TrustedDeviceSetup.h
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 75576bd7697cb706af25aee709afe4a090cf86d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:40 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Aug 14 02:45:03 2020 +0000
Original commit date: Fri Aug 14 02:45:03 2020 +0000
Original commit hash: 856d30a8e0a4b14c018d69b8c550b6106cce14bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 434b4430cdb2d95759528c7d9459b2998986a6c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:37 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS][5 STAR GC][PM][SNS]: RKL Processor Q8FC stepping showing as P0 Instead of A0 in BIOS menu (platform information menu) and also in Syscope Tool.

Updated stepping from P0/Q0 to A0/B0

Hsd-es-id: 16011554680
Original commit date: Thu Aug 13 13:54:36 2020 -0700
Change-Id: I69ebf9934c60acd81c99780ef190cd7894df2833
Original commit hash: e89081edb6e7aff95e4c2efc920b72fa8450a4dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e54f5fc3d21922e7f5ab30c21e0eb2bb22cf013b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:32 2020 -0700 
-------------------------------------------------------------------------------- 
[CML-S+TGP-H] : Active processor core 9 option is not available in BIOS page for 10 core silicon

Add 9 core option

Hsd-es-id: 16011584081
[internal-only]:

Original commit date: Wed Aug 12 14:04:52 2020 -0700
Change-Id: I097bc26d110ecf4e15057326d80f9a18cb7cb57f
Original commit hash: 13139e165d8d8335ab1f7a0b386d0737418472d8

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 536864e1619ec051d1fbdfd1536211c37c47370b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:28 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/FvAlignment.py: Enhance FvAlignment tool

This commit enhances the FvAlignment tool to read the first hit
FlashMap PCD setting on parsing FlashMapInclude FDF.

- if "--firstmap" option is set, the tool takes the first hit
  of PCD setting on parsing FlashMapInclude FDF.
- If "--firstmap" option is NOT set, the tool takes the last hit
  of PCD setting on parsing FlashMapInclude FDF.

Hsd-es-id: 22011147024
[internal-only]:

Original commit date: Wed Aug 12 09:49:20 2020 -0700
Change-Id: I7a310e07606251ac356a5aa3586f63793d04311c
Original commit hash: 023699b15d9e92a5616940cbf645d426d48b7da6

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Tools/FvAlignment/FvAlignment.py

================================================================================ 
Commit: d33105aa2af1f5faf7b3938342357b6b20fe1dcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:24 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] : Support S4 wake over Type-C Interface (USB2/USB3/TBT)

Port patch 37cc102e9fa299ed4acf1bdc9ac94af8aba39beb from TGL

Add new variable to conrtol USB/TBT wake support level.

Hsd-es-id: 16011479330
Original commit date: Sun May 31 16:23:37 2020 -0700
Change-Id: I64e171913635eae38072b4f6fe484931d57a1104
Original commit hash: f6b155064f9de9926189d7781aa5775fd57800df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/PlatformSetup.hfr
RocketLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: fef03b5ea84a6ef059e33ed10e45c1c6481f4238 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Aug 13 11:27:38 2020 -0700
Change-Id: Ief1203392597dde9d5607ae7554f655c1043b60a
Original commit hash: 05e89e8517af31dba2fdfb0ec1dca36d5802f1af

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb931c96227745ed386e3f35cd68765033e4a231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:14 2020 -0700 
-------------------------------------------------------------------------------- 
Support RKL/CML HSTI code with Gfx APIs
- created version based Lib to support this

Hsd-es-id: 16011285986
[internal-only]:

Original commit date: Tue Jul 21 14:37:52 2020 +0530
Change-Id: I6eadd87e99e780e6dc1519247b0b53a524994768
Original commit hash: a312736cf279a3df0cdbe9e1aa1a41d9eeef615b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer1.inf
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c

================================================================================ 
Commit: 9278e00603fb37ab136892e02795b64d993d66da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:09 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] RstAvailable is missed for W580

Rst is available for W580

Hsd-es-id: 1508249757
[internal-only]:

Original commit date: Wed Aug 12 12:13:22 2020 -0700
Change-Id: Idda726f8e4e107037f78688a1654a2e10af444a9
Original commit hash: 2ee2998f6ab6715fe3dd2d3d42cb7c652248323c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 448196628d430e9717bac45e69ec932c5e2ce9ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:03:05 2020 -0700 
-------------------------------------------------------------------------------- 
SystemAgent: PEG RP is not set in SaAcpi

1. PegData is not saved in gCpuPcieHobGuid, but is saved in gSaPegHobGuid for some case.
In that case, PEG RP is not set in ACPI, so the device can't correctly power on is OS, the property is not correct.
So add the check of gSaPegHobGuid to get the PegData from gSaPegHobGuid
2. Modify the type incorrectly

Hsd-es-id: 18012516727
[internal-only]:
Original commit date: Thu Aug 13 12:54:17 2020 +0800
Change-Id: I25370b0d475e36ca487b2b653cbd250eee372f91
Original commit hash: 74ab7d19be32ec063efec8cd360c7712bc3fa4d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: a99a98410f5c55d4037cc2ff69aae873c417a1f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Incorrect SataPortPresence value bugfix

Bugfixed incorrect SataPortPresence value when no SATA devices were attached.

Hsd-es-id: 16011429963
[internal-only]:

Original commit date: Tue Jul 28 11:10:35 2020 +0200
Change-Id: Id45d6ef34928b6900027073bbdaf68e51f29aadf
Original commit hash: 16cc83345ce1824bfed43154c388bf2b7472aa71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 7fa6a298d800200df62a2be2e34f8563819e756f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Aug 12 11:29:55 2020 -0700
Change-Id: Ie0d69645093b83b2d947ee28d23a297f494b9b1b
Original commit hash: 1327fd1d01fd1ceb4c6030ec39b17dce048611dc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b3fdb3824049b5388d4c82389a5db6f2cc1f9cba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:44 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Itss: Updating PIR registers for Versions 2 and 4

 - Updating mPirxRegister table to match HAS

Hsd-es-id: 22011128299
Original commit date: Mon Jul 27 15:28:22 2020 -0700
Change-Id: I9bdf925a8aba0a215ebfc812fd4c9d0a5d871590
Original commit hash: 16208fe50467e723ce4612cc0de1dced050d7a49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer4.c

================================================================================ 
Commit: a5d2a87e525d8b718d103d451a44497ed6b5ae4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:40 2020 -0700 
-------------------------------------------------------------------------------- 
HSTI/PSCS: Add new tests from TGL and add cross-compatibility support for RKLS/CMLS
Also, add changes for PCR 7 initialization active PCR fix

Hsd-es-id: 14011647963
RCR for removing P2SB tests for CMLS 22010771142
Original commit date: Wed Jun 17 15:20:14 2020 -0700
Change-Id: I2f4188e33107ef993a9ae312439bb081ed4ac1d6
Original commit hash: bac757ea99fb0c0bc8dc5371943bec13995a9bff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/SaRegsHostBridge.h
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
RocketLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureSystemAgentConfiguration.c
RocketLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 252d6b1fdd65ded84b30b1b100b8475f315bec9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:33 2020 -0700 
-------------------------------------------------------------------------------- 
Display & Ability to override VR Voltage limit
 - Add Voltage Limit VR Mailbox support

Hsd-es-id: 16011481671
Original commit date: Thu Jul 23 12:39:52 2020 +0800
Change-Id: If8560fc7863b10c2c59c0c7a34279e09bfbd42dc
Original commit hash: 748d94068fda4bd9a4ba450d47372d3827e1ca49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
RocketLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
RocketLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 47020382276c413bd80d838527c5878698cbce72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:28 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg: Add Platform Variable Check driver

UEFI setup variables needs to be protected from updates during Run-time.
Platform Variable Check driver maintains a list of variables which are
blocked for 'Write' operations during run-time.

Include gSiSetupVariableGuid into the list of variables that the
Platform Variable Check driver will block for 'Write' operations
during run-time.

Remove usage of SystemConfigVariable.

Hsd-es-id: 14012128169
[internal-only]:

Original commit date: Tue Jul 28 13:16:44 2020 -0700
Change-Id: Idfe37aed558832169b0440bff44b5c7b1a3ee07b
Original commit hash: 20f3a0e405d7700b829e794ddfcfd85411a2e852

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc
RocketLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
RocketLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c

================================================================================ 
Commit: 28145dbc1621bb0a3e157a06f3570a35d95f9733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:23 2020 -0700 
-------------------------------------------------------------------------------- 
Remove functions wrapped by DISABLE_NEW_DEPRECATED_INTERFACES

REF: https://bugzilla.tianocore.org/show_bug.cgi?id=2777
Deprecated functions wrapped by DISABLE_NEW_DEPRECATED_INTERFACES
will be removed in edk2. So we need to update their usages in
all platforms.

Hsd-es-id: none
Original commit date: Mon Jun 8 15:23:49 2020 +0800
Change-Id: I8852275a4c120fed7f58effa90fbf6e872f52e12
Original commit hash: 64437459d3027cffd3593413775d202e0fc2fe49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspPcdInit/Pei/FspPcdInit.c
RocketLakeBoardPkg/BoardPkgConfig.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 3cb12e1da7f7328132a99cef5954235397e74778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:16 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/FvAlignment.py : Add Firmware Volume alignment script support

This commit adds Firmware Volume alignment script support.
The script provides the following support
 -  Parse Flash Map FDF file
 -  Check if FV alignment meets requirements in pre build process
 -  Check if ACM alignment meets requirements in pre build process
 -  Replace a region with input image in post build process

[internal-only]:
This commit exposes an existing internal only script to external.

Hsd-es-id: 22011147024
Original commit date: Thu Aug 6 14:16:49 2020 -0700
Change-Id: I01d5fadad3df42b4ea85f209c92bb87808b10b87
Original commit hash: fcfffdaf92a311e6d31a28f7256d308fb8cf42fc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Tools/FvAlignment/FvAlignment.py
RocketLakeBoardPkg/bld.bat

================================================================================ 
Commit: a90eb575833196b2cac4b5faf2fc3de0273b68bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:10 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S][RKLS+TGPH] [Manageability] Remote Secure Erase failing with Non-Intel SSD devices

Issue: Device reports security storage capable, but without security protocol 1 and 2 capability.
Resolution: Skip Opal unlock process if Device installs StorageSecurityCommandProtocol but without supporting TCG_OPAL_SECURITY_PROTOCOL_1 or TCG_OPAL_SECURITY_PROTOCOL_2
Impacted: All RKL platforms.

Hsd-es-id: 16011238362
Original commit date: Wed Aug 12 16:55:18 2020 +0800
Change-Id: If61959a5892894fe665afd45836ba659a26d4707
Original commit hash: c2552f54eaaf30ac27c8899ebf292e60b6f3e9b4

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Amt/SecureEraseDxe/NvmeSecureErase.c

================================================================================ 
Commit: fbee58f011067d6c899d487aa6e80032b4260c29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:02:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPH][OC] CSME - BCLK Settings grayed out in BIOS

- Cherry-picking 2 major changes from C1S master:
  1. SHA ID: 6a53e98ac2d5e96f18bb8cf0bc52c4c6ef242295
     Issue: 1. ICC clock data is not displayed after exit from efi shell.
            2. ICC clock data might be always un-initialized in some scenario.
     Resolution: 1. GetIccProfile and GetIccClockSettings are still applicable after EndOfPost.
                 2. IccAdvancedSetupDataVar is NV+BS, modify the attribute accordingly.
     Impacted: All C1S projects.
  2. SHA ID: 095945ab0958913d49d6cf01372f01c9644f75fd
     - Remove CPU BCLK from RKL/CML Setup

Hsd-es-id: 16011158481
Original commit date: Wed Aug 12 19:38:29 2020 +0800
Change-Id: I79da649157f67c8b6abb553c9be0ead32bcf4a81
Original commit hash: 5fb1bb18425f8c69ae1257823ad587e9e22e2889

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/IccSetup.c
RocketLakePlatSamplePkg/Setup/IccSetup.hfr
RocketLakePlatSamplePkg/Setup/IccSetup.uni
RocketLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 7d7607821d70895b1ba6a4cb5c33910230b0fb4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 12 00:00:23 2020 +0000
Original commit date: Wed Aug 12 00:00:23 2020 +0000
Original commit hash: 9d3431bcffc2a8d00073aeb29922527ee1e5f516

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2c2c13ebfc9b6d9dcf8b564e19e9b80e5df762e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:52 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] XMP Profile incorrect map to the speed of profile

[Issue/Feature Description]
Example:
XMP Profile = 3200
Either
Memory Reference Clock = 133
Memory Ratio = 24
OR
Memory Reference Clock = 100
Memory Ratio = 32

Actual Behavior
Memory Reference Clock = 100
Memory Ratio = 8
Hsd-es-id: 22010884571, 22010884584

[Resolution]
Root cause was missing OcSupport features which lead to
incorrect use of MIN (Outputs->FreqMax, FreqMax) in
selecting the correct maximum frequency during
overclocking

[Impacted Platform]
RKL

[internal-only]:
https://hsdes.intel.com/appstore/article/#/22010884571
https://hsdes.intel.com/appstore/article/#/22010884584

Original commit date: Thu Aug 6 14:04:19 2020 -0700
Change-Id: I54fd2a6a7cc6df04e11ad2a2aabd099c35c4fae8
Original commit hash: 0f60fe9934a61d5a36c46e097182ab9d27f73add

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 97ea759e5f5d7e9062e87efaefa9e26374734815 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:45 2020 -0700 
-------------------------------------------------------------------------------- 
VF Point offset mode support for Ring domain.

This patch provides two VF point offset mode support: Legacy &
Selection. In Legacy Mode, setting a global offset for the entire
VF curve. In Selection modes, setting a selected VF point.

Hsd-es-id: 14012198781

[internal-only]:

Original commit date: Tue Jun 23 16:34:11 2020 -0700
Change-Id: Ib0ba8304c1f39cf7d31f3ea3e3bf53baed16facc
Original commit hash: 62986d31971151583c6733ad0bae57c8bdf2b3b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr
RocketLakePlatSamplePkg/Setup/OverClockSetup.uni
RocketLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 669ef2baa9c043af0f5d38104903296ae48c4b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:37 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 11 21:28:35 2020 +0000
Original commit date: Tue Aug 11 21:28:35 2020 +0000
Original commit hash: e5730b16b4afea5732f66b63a204c6055b0463ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4e03ad14a36e68a707422e89a5fe79604ab7354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:32 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]: Remove Non-POR feature (SGx) from Client BIOS

[Impacted_Platforms]: All RKL Platforms

[internal-only]:
SGx is not POR for Client Platform.  However, Server platform
used Client RVP for early SGx validation.  Client team agreed to
mark all RKL SGx code as restricted with plan to remove SGx platform
code at later point.

Server team does not have need to use Client RVP for early
validation. Therefore, removing all RKL SGx platform code as planned.

Hsd-es-id: 22011131933
Original commit date: Wed Jul 15 16:26:40 2020 -0700
Change-Id: Iff96b7b968f91bfd18daa117add954d1e90d4ac0
Original commit hash: e2e3213da29f849975eade44b3fa0eb68f5ce7d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/CpuRegs.h
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
RocketLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
RocketLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
RocketLakeFspPkg/RocketLakeFspPkgConfig.dsc
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Include/OemSetup.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
RocketLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
RocketLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
RocketLakePlatSamplePkg/PlatformPkg.dec
RocketLakePlatSamplePkg/Setup/CpuSetup.c
RocketLakePlatSamplePkg/Setup/PlatformSetup.c
RocketLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 3cb88a47d0dbe9461d6c03bacd561cb56f49ba25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:18 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S/ME] [Corp] [AMT] AMT doesn't get information from BIOS

Issue: HwAsset Table is not sent to CSME due to CPU trigger a warm reset on every G3 to update CPU strap.
Resolution: Store PMC_PWRM_GEN_PMCON_A value in pre-mem phase and use additional "DISB - DRAM Initialization Scratchpad Bit" bit to check if warm reset is triggered after G3.
Impacted: All C1S projects.

Hsd-es-id: 1307673464
Original commit date: Tue Jul 14 15:30:13 2020 +0800
Change-Id: I4250b0d2d4dd5019d7c884b72ac197dd61ee6d94
Original commit hash: d91b404ff7f3e6a6520830575c8c7cb6e371216f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MeDxeConfig.h
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
RocketLakeFspPkg/Upd/FspsUpd.dsc
RocketLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 6ae96aa726fdcfb1e6d1a5d896cd68b5c70bc3fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:11 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [C1S] TVB (Turbo Velocity Boost) Bios support on RKL/ADL C1S

Add TvbRatioClipping, TvbVoltageOptimization in FSP UPD and Setup Variable with policy update

Hsd-es-id: 1508170921
Original commit date: Thu Jul 16 17:27:18 2020 +0800
Change-Id: Ic3d16f3adab0fd83e2c97a710d4021b88a0fc492
Original commit hash: 0a6f7be6c72f86d00cc20e23486fac30a0ce31fd

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
RocketLakeFspPkg/Upd/FspmUpd.dsc
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Setup/OverClockSetup.hfr
RocketLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 526970286ba2ce75fd0ea7c5b72bea5bdadf0ac0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:01:01 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Fix Virtualization Technology Bit set

AsmCpuid() is taking bits from the Eax register and placing them in the Ecx parameter
instead of taking the bits from the Ecx register and placing them in the Ecx parameter:

Hsd-es-id: 14012040627
Original commit date: Mon Jul 20 13:36:33 2020 +0800
Change-Id: I8bb679d2b126c455c2fb80dec8b59bffd45cf3e4
Original commit hash: 397ff1a83c7ac04d4d640766a5c065da710ee130

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: de4e8fd2b9bd62734fe1bc4de8ec568078344605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:00:55 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg/ACPI: Fixed 2 warnings related to _HID and _ADR usage.

_HID and _ADR can't be used under the same device scope. Doing
so results in unnecessary warnings.

Hsd-es-id: 22011034544
[internal-only]:

Original commit date: Fri Jul 17 17:42:06 2020 -0700
Change-Id: Ibe27f6d0a475d1dba14bef407b8a2087a45438e5
Original commit hash: 2c23c5ae5b51036374f80f8a13a4520b063033dc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl

================================================================================ 
Commit: 2291d3301323211f2d13fe6ab7686c5b599e81c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:00:49 2020 -0700 
-------------------------------------------------------------------------------- 
DGR: [RKL] Added CSME FW check to support DGR

Added CSME FW check to support DGR.

Hsd-es-id: 16011425001

Original commit date: Sun Jul 12 12:02:41 2020 +0530
Change-Id: Idaac6bf075e6b41b76cbbcf229087eff2a0ab718
Original commit hash: e39340d8992d54677e3a5bbb831fbd2751714462

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: aa278602049ad32823592545804835197b2735ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:00:43 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci:USB Exposed Port System Test (xHCI) is failing

USB3.2 Gen2 x2 are combined with 2 lanes, which also indicates one port only.
This code change is to modify the SupoerSpeed port mappings by reducing the port number for Gen2x2 ports.

Impacted: All RKL platforms.

Hsd-es-id: 16010883297
Original commit date: Mon Aug 10 15:39:19 2020 +0800
Change-Id: I8e711e57e5d93cc84a7869c8c2ae4c0f6d3fa183
Original commit hash: 977227a71013e402d64d9ab8118d7d3d8f188a1e

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSSodimmRvp.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSUdimmRvp.asl

================================================================================ 
Commit: 73f982e752df6c63dd007cbbd169af8152c20347 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 15:00:33 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: HDA Policy and Setup defaults mismatch

Change policy default for DmicClockSelect from Both to ClkA.

Hsd-es-id: 18012437332
[internal-only]:

Original commit date: Mon Aug 3 12:42:09 2020 +0200
Change-Id: Icb1097683e997e7dde3d567a5711f3b26f124123
Original commit hash: bf2498571a4d3807fcecc12acb0e173e1152c8e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 95480ca5e42f545a60f50b6c6d4ad45e65ea79a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:58:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update FV Map to fix EDK build

Hsd-es-id: N/A
[internal-only]:

Original commit date: Mon Aug 10 13:10:42 2020 -0700
Change-Id: I36b3940efa161dfcd04d8bc0ba62d66dd11db596
Original commit hash: fb7663686003acdc06e5e9bfd7463b7b2cf634d6

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 05f1e74f4d8ed48d7d3f4c1bdc559ca9421fd872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:58:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update FSP/RC version

Hsd-es-id: N/A
[internal-only]:

Original commit date: Mon Aug 10 11:48:21 2020 -0700
Change-Id: I0f87b87e81c33ce2bab5e22d9b05c3f6dbff406f
Original commit hash: 1d45b547012b621220bf5f37980b180606c681fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgPcd.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: d5d5625356918192f1c7777e89a09f43869a6838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:58:17 2020 -0700 
-------------------------------------------------------------------------------- 
Added RKLS_A0 production patchID 0x20

Hsd-es-id: N/A

Original commit date: Mon Aug 10 10:42:24 2020 -0700
Change-Id: I1e8709b175e18856a69959e34a4d1a90f7b9e243
Original commit hash: f32b1728360c581a0ba49945448fe6152bbac4fe

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a5447f4a8e8f634f74d02515583ab9a28c92d9e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:58:11 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S/ME]FW Update is not doable when NFTP header is erased.

Issue: The FW update command is blocked in Recovery BIOS path.
Resolution: Allow all MKHI commands to be able to send in Recovery BIOS path.
Impacted: All C1S platforms.

Hsd-es-id: 2207335199
Original commit date: Fri Jul 10 14:39:44 2020 +0800
Change-Id: I40e356b47165f60c420d728cc6e8363e0d1bb849
Original commit hash: 53a6587d8aa4313128396109937de58039751026

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 9773e6b2d971ec1ffa26bb219de5faff773eaaa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:58:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Aug 10 10:07:56 2020 -0700
Change-Id: Ic42055fdd49e76fafd092cd6b21c8d47f49566e8
Original commit hash: 5abe6c91824fad8a292ae1ed00591d620fc38da4

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 940423715574fbcecd12284c4ca89acbdd61a6ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sun Aug 9 11:32:40 2020 -0700
Change-Id: If38d30b1db17b13453a4775fcc874f31ca22bcf3
Original commit hash: c491206d0f2e010575384588414c46ecd516f006

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d28764489645f163da822bd7be40be1974f54f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:43 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg: Move platform debug state checks into a callback

The platform is said to be in a debug state if any of the following is true:
    - Using a sample part
    - Feature Control MSR lock is not set
    - Debug interface is enabled
    - SOC Configuration lock is not set (manufacturing mode)

If the platform is in a debug state, PcdFirmwareDebuggerInitialized is
set to TRUE and the Tcg2Dxe module will call
MeasureLaunchOfFirmwareDebugger ().

Prior to this change, the checks were executing before finalizing the
register configuration, thus incorrectly flagging the platform debug
state and breaking attestation of PCR 07.

To ensure that the registers being read have been properly configured at
the time the check is executed, the function has been moved from the
PlatformInitAdvancedPostMemEntryPoint () into a callback tied to the end
of the silicon initialization:
  - gFspSiliconInitDonePpiGuid for FSP builds
  - gEfiEndOfPeiSignalPpiGuid for EDK builds

Hsd-es-id: 14012041630
[internal-only]:

Original commit date: Fri Jul 31 18:27:22 2020 -0700
Change-Id: I2a8b1fa8687964f0306ccdc87c1af9c659e1552b
Original commit hash: a68c1899999bb414e8ca282ee1e3262df4e1d74c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 4892acfc4d27905913401eb0e2a99046b948b9f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:38 2020 -0700 
-------------------------------------------------------------------------------- 
changing slot status offset as per new controller based on CPU

Hsd-es-id: 16011406245
Original commit date: Tue Jul 7 11:17:31 2020 +0530
Change-Id: I92f597a2ed3456a8d6794463ce719dd99210b873
Original commit hash: 21c3e1bafc3948e44758113ac2ae5869052ae9df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 0b46e685a215777a6a75b1e21ef1d75618da4d19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:32 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Issue Global Reset when CSME Extend Measurement is changed from Enable to Disable

Issue Global Reset when CSME Extend Measurement is
changed from Enable to Disable in BIOS setup option.

Hsd-es-id: 16011425253

Original commit date: Sun Jul 12 16:09:20 2020 +0530
Change-Id: I23bdc461d9d680aaa4723f9b7d405d895ee1068f
Original commit hash: 4fa720cfcd402d385a676cb83d46e5d57ddd6d17

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: bf198270929c4ff16c9ed786f106bdd2796af444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:26 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg: Configure PcdTpm2CurrentIrqNum only with dTPM present.

Add interrupt support for discrete TPMs in RocketLakeS boards.

The PcdTpm2CurrentIrqNum should only be configured to the board's
reserved GPIO when a discrete TPM module is present.

For all other cases (no TPM or PTT) the PcdTpm2CurrentIrqNum should
maintain a zero value.

Hsd-es-id: 14012160934

[internal-only]:
Original commit date: Fri Jul 31 14:49:24 2020 -0700
Change-Id: I963ff9451d255b5f94be110416a5be0b0da271a5
Original commit hash: 0e66fbfc75aed46e3d3c9bdaf21d18ae04e1bfb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PttPtpRegs.h
RocketLakeBoardPkg/Include/PlatformBoardConfig.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: bb4cccdbb57f5b22c7e716d3428879df92ae4c26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:20 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-AEP] Rkl Aep Rtd3 Tbt fixes
  - Sync the Tbt RTd3 NVS varibale mapping for AEP.
  - sync few equavalent RVP changes for Aep related to tbt (1307540811, AL6F method)
  - verfied this bios in aep board for Tbt controller & drive.
  - master codereview 92260
Hsd-es-id: 16011335930

Original commit date: Tue Aug 4 13:21:54 2020 +0530
Change-Id: Icfc6e2f31bf37de45f9abcd337a3f7b7d013e42c
Original commit hash: fed4aa9360206593d58c6e39e719c453c6571107

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSAepRtd3.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSAepTbtRtd3.asl
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
RocketLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 4840d5128f3846e478dbb58528327cad64684b12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:14 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci:USB Exposed Port System Test (xHCI) is failing

Modified HS/SS port groups.

Impacted: All RKL platforms.

Hsd-es-id: 16010883297
Original commit date: Tue Jul 21 15:33:51 2020 +0800
Change-Id: Ia58e4d0c2fe37c48f5d6d1d06cd2c79d757bdf88
Original commit hash: ffa9beb1fcce11a1c2936b3b02d63db77d0ea21b

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSSodimmRvp.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSUdimmRvp.asl

================================================================================ 
Commit: c96cd06a92cb6beceba7de8cff84ea2ee05e5dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:57:08 2020 -0700 
-------------------------------------------------------------------------------- 
SSID and SVID programming should skip for PCIe Header type 1

Hsd-es-id: 16011419499
Original commit date: Fri Jul 10 13:55:27 2020 +0530
Change-Id: I82a79d9923e4c2e1a6e1faa7fa2d7193f6dc15a2
Original commit hash: a7633f85de343210363442a537773cb8c06f273c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c

================================================================================ 
Commit: 042be79ad5ced26522e9a1e6a222b540b052bae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:56 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS]: remove the rkls PkgCStateLimit override.

remove the PKGC C0/C1 override to use the default setting in
CpuSetup.hfr

Hsd-es-id: 22011228923
[internal-only]:

Original commit date: Thu Aug 6 17:44:26 2020 +0800
Change-Id: I9eca5be7384852f731817791ff336ace67556757
Original commit hash: a9cd715f76e5f8d3a7057e31cca7be7504a7c79f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/RocketLakeSBoards/Include/RocketLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: ad70fd07918464748ebcc2810aa0fe1b9a2f6a88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:50 2020 -0700 
-------------------------------------------------------------------------------- 
MeExtMeasurement: [RKL] Extend CSME Info Event to TPM PCR 0

Extended CSME Info Event to TPM PCR 0.

Hsd-es-id: 16011508402
[internal-only]:

Original commit date: Tue Jul 28 01:01:53 2020 +0530
Change-Id: I069ddda80b8aa33c50160d3416cedf4f19fb7935
Original commit hash: af769fdd8148ed9b9c7b86cc010c7ab41d2a5e3f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
RocketLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf

================================================================================ 
Commit: d7fe3fbb628bfee33536fcee644c581f9efb7c94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Sat Aug 8 10:12:24 2020 -0700
Change-Id: Icb0fc4f4765f28f078c43c8ec10235ac0930c139
Original commit hash: 88dbb1cef202f2f35ecb6735fa86e060e27d3626

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25c768a9380f98f3f1575ae25620c93e88f7c32c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:32 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S/ CML-S +TGP-H]:Unable to read MSR 774h using Intel read write tool

- Resolved regression issue on RKL-S/CML-S XCOMP PState abnormal behavior issue.
  16011455720: [RKL-S/ CML-S +TGP-H] : Unable to read MSR 774h using Intel read write tool
  1508164047: [RKLS][V1283][CMLS CPU & TGPH] P-sate failed which all core keep in "40XX ~ 42XX" frequecy with TAT tool, and all cpu no sync with GVCycles
  16011441249: [RKLS][RKL-S+TGPH][CML-S+TGPH][5star][HLK][20H1] - Verify HLK test "Processor Power Management" failed with error Failed processor feature validation on processor group 0, index 0 (flags = 0x00040000)

- Caused by SHA-1: b5e5d13918e5795cf00c3aa4a46550fd0bb0363d
  RocketLakePlatSamplePkg: [XTU] Synch CML XTU to RKL/ADL BIOS
  - [XTU]BIOS interface when enabled provides wrong range for max Active core ratio value
  - [XTU]BIOS XTU interface does not expose all the Active Core ratio controls correctly
  - [XTU]BIOS interface when enabled provides wrong range for max Active core ratio value
  - [XTU]Graphics Slice/Unslice IccMax value does not persist after reboot
  - XTU interface is not working issue

Hsd-es-id: 16011455720, 1508164047, 16011441249
Original commit date: Mon Jul 27 11:54:51 2020 +0800
Change-Id: I75962e0e01afb6e0b34bdf98f5648cf3d94f1cea
Original commit hash: c4d6dedca07e0f9d9935cf42cfce32f8d5c4915c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 4f81a34d81981b6623957c33fdea690eb64b6a48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPH][OC]  Fix Post Failure caused by Per Core Voltage Offset changing

This issue is caused by the PEI service used in the AP procedure,
e.g. debug print and Hob usage.
This patch removed the PEI service dependency during AP calling.

To achieve that, appropriate lib for timer must be selected to
enable the MailboxWrite()/MailboxRead() used in AP calling:
  TimerLib|UefiCpuPkg/Library/CpuTimerLib/BaseCpuTimerLib.inf
Besides, debug message will only print in BSP.

Hsd-es-id: 16011431664
Original commit date: Wed Jul 8 12:46:53 2020 +0800
Change-Id: I6671f26f2a28974a9931d0257be986159d7c6ba2
Original commit hash: 6e49f8dcdcaea27fe02bf75477e6cbf0fa95354c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MailboxLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MailboxLibrary.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/PeiDxeSmmCpuMailboxLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/OcLibraryNull.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgPei.dsc
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: e0781081255745e8ac2a72dbffa28cb45f09432a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:20 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg/BuildFv.sh: Error handle while building FSP with GNU Compiler

Error handle while building FSP with GNU Compiler.

Hsd-es-id: 1508170956
Original commit date: Tue Jul 14 19:20:36 2020 +0800
Change-Id: Id6f03aa26b810a71c316814c15f940f9a39d67ff
Original commit hash: f14fd1e5968407db03e03eaadd9a3891c82765f9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 181c7eeda42f80cf62a5951201c3197bdb9a4b73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Fri Aug 7 10:21:09 2020 -0700
Change-Id: I5c9a4ae6013512cde3c7a55f34c25b6ef4e7b428
Original commit hash: 985c6ed457cb497de0cf7c3ce1a72a5c21d00e89

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 92479b2ca544d05faa79a316ceda92911e14337d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:09 2020 -0700 
-------------------------------------------------------------------------------- 
DDR4 information is showing as unknown in memory configuration BIOS page

Update DDR4 information based on MemInfoHob

Hsd-es-id: 1508238215
[internal-only]:

Original commit date: Wed Aug 5 12:40:46 2020 -0700
Change-Id: I5ff691a4fecdb867d7210c8b196be53ed8074eba
Original commit hash: c47ccb9b26c3cc78441d33af31c61d3cccf41491

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
RocketLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: f0a7c424f095c00bf0e01089de74c00a0286df53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:56:04 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-AEP] Rkl DTT fixes
  - PWM Port Select is changed for DDR FAN to 07 instead of 03 in CML time in EC. So need to modify in BIOS
  - dGpu Sensor ACPI Id is not ported to new for RKL. New acpi id for sen devices INTC1043
  - verfied this bios in aep board with help of board team.
Hsd-es-id: 16011556887

Original commit date: Wed Aug 5 18:12:57 2020 +0530
Change-Id: Ic1e0d98a8ec01683d58e049e880c464fd4391952
Original commit hash: 4d15cfbd5b6579a3bcdd0e28624be5326134be18

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
RocketLakePlatSamplePkg/Features/Dptf/AcpiTables/dGpuSensor.asl

================================================================================ 
Commit: 528271e2be1697fce9dc83684aad76a23039b638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:55:57 2020 -0700 
-------------------------------------------------------------------------------- 
Rocketlake/Resiliency: Enable Resiliency features on RKL - Part II

This is a follow up patch of 9bcf86ab0db61240723891d5a7a5c8869b6d4001
1. Enable BiosGuard support on Resiliency feature.
2. Enable MeResiliency feature in res build.
3. Sync up BtGACM/Resiliency/Capsule Update fix from TGL. Based line: 2edf29aa6c32d00ca408b09678dbd5b045c2dea5
4. Enable TopSwap support in BtG BPM.

Hsd-es-id: 1507237492 1508235286
Original commit date: Fri Aug 7 16:03:50 2020 +0800
Change-Id: If30c4e4463b79aacef7c932061c716a868b33bf1
Original commit hash: 3cd60f9367347a1f7ae7c79d73e1629b0b43576b

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dec
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapEmbeddedInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapEmbeddedIncludeEdk.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapIncludeEdk.fdf
RocketLakeBoardPkg/postbuild.bat
RocketLakeBoardPkg/prep.bat
RocketLakePlatSamplePkg/BtGAcmCapsulePkg.dsc
RocketLakePlatSamplePkg/BtGAcmCapsulePkg.fdf
RocketLakePlatSamplePkg/BtgAcmCapsulePkg.dsc
RocketLakePlatSamplePkg/BtgAcmCapsulePkg.fdf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtGAcmUpdateConfig.ini
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtgAcmUpdateConfig.ini
RocketLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBtGAcm.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/MicroCodeUpdateHelpersLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/MicroCodeUpdateHelpersLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/ParseConfigProfile.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m22A0650_000000BE.pdb
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m22A0651_000000C2.pdb
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m22A0653_000000CA.pdb
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m22A0654_000000C2.pdb
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/mC0806C0_F0000000.pdb
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/mC0806EB_0000009A.pdb
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000028.pdb
RocketLakePlatSamplePkg/Include/Library/EcCommands.h
RocketLakePlatSamplePkg/Include/Library/EcMiscLib.h
RocketLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/PlatformPkg.dec
RocketLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 3dbbe967c098093ccc36c14e63a4a29def4204c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:55:46 2020 -0700 
-------------------------------------------------------------------------------- 
[CML][CAVS] Requirement to deassert LFLCS in BIOS due to HW limitation in-compliant to CAVS IP Specifications

Hsd-es-id: 22011224442
[internal-only]:

Original commit date: Tue Jul 21 15:29:03 2020 -0700
Change-Id: I8ba05fc65a7294c78e820851f1d272ad603e5652
Original commit hash: b57932c01a0c15d5433a6b257ab1140de4d18404

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 1c4f301d8046e9e3244fd62e8f44283b784b84fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:55:39 2020 -0700 
-------------------------------------------------------------------------------- 
Add PEP constraint and Aux power DSM for PEG1

PEG1 slot is for discrete graphics card, need to
add PEP constraint and add aux power DSM for it
to make it work properly with RTD3
Also remove PEG0 slot aux power DSM since it is M.2
SSD slot.

Hsd-es-id: 16011547370
[internal-only]:

Original commit date: Fri Jul 31 23:32:03 2020 +0800
Change-Id: Ib05237a83eabbe66c8b9c133cdc846a49bba9d49
Original commit hash: 0ad908238b4e461ebab2855a9052edf474786c5a

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSRvpRtd3.asl
RocketLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 38dc4fe6a86223e976673f6efab61b573fc99b25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:55:31 2020 -0700 
-------------------------------------------------------------------------------- 
Rocketlake/Resiliency: Enable Resiliency features on RKL

Sync Resiliency features from TGL platform/tigerlake_master branch
to RKL, based on version: f8ed7a59c53a535fbaa2150de6e4d1338d077fdd

Support Features:

* Bios capsule update (Res image)
* uCode/ACM modular update (Res image)
* Bios/uCode/ACM update with Bios Guard (Res image)
* Seamless Recovery from interuppted update (Res image)
* Resiliency from a bad image with EC WDT support (Res image)
* Introduce new FV FvOptional

Hsd-es-id: N/A
Original commit date: Wed Jul 29 17:25:31 2020 +0800
Change-Id: Ieefec73ddb2059b9c34a7a7c28f8dda2a62a14df
Original commit hash: e00d3d4f05ff52a9373a3c4bb805b294c117e6d8

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosInfo/BiosInfo.c
RocketLakeBoardPkg/BiosInfo/BiosInfo.inf
RocketLakeBoardPkg/BoardPkg.dec
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/BoardPkgConfig.dsc
RocketLakeBoardPkg/BoardPkgConfigDefault.dsc
RocketLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapEmbeddedInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapEmbeddedIncludeEdk.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapIncludeEdk.fdf
RocketLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
RocketLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
RocketLakeBoardPkg/postbuild.bat
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtGAcmUpdateConfig.ini
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtGAcmUpdateConfigRes.ini
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtgAcmUpdateConfig.ini
RocketLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtgAcmUpdateConfigRes.ini
RocketLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBios.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformBtGAcm.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformuCode.dsc
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/BiosUpdateHelpersLib.h
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/CapsuleUpdateResetLib.h
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdateResetLib/CapsuleUpdateResetLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibEc/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/MicroCodeUpdateHelpersLib/MicroCodeUpdateHelpersLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FitBpmGen.bat
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
RocketLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
RocketLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.c
RocketLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.inf
RocketLakePlatSamplePkg/Features/MultiFv/DecompressFvCnvDxe/DecompressFvCnvDxe.c
RocketLakePlatSamplePkg/Features/MultiFv/DecompressFvCnvDxe/DecompressFvCnvDxe.inf
RocketLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
RocketLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.inf
RocketLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
RocketLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
RocketLakePlatSamplePkg/Include/Library/EcCommands.h
RocketLakePlatSamplePkg/Include/Library/EcMiscLib.h
RocketLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
RocketLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
RocketLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
RocketLakePlatSamplePkg/Library/FwUpdateLib/FWUpdateLib.lib
RocketLakePlatSamplePkg/Library/FwUpdateLib/FwUpdateLib.inf
RocketLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
RocketLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
RocketLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
RocketLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
RocketLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
RocketLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
RocketLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.h
RocketLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
RocketLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
RocketLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
RocketLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 969575c6e6f490fcc158cedc2035e587cb42521e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:55:14 2020 -0700 
-------------------------------------------------------------------------------- 
FSP MultiPhaseSiInit function cannot be opt-out.

MultiPhaseSiInit handler is in common code but different platform may have different phases so it needs to define a PCD for each platform to configure number of phases.

Hsd-es-id: 22011169805
Original commit date: Fri Jul 24 16:42:04 2020 +0800
Change-Id: I77fcd9058f885960d29920f39199deca88bc7b79
Original commit hash: b13040b4806e71678937328bffb8a2c19712aeb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.inf
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: 04a38dab34e9d80c2e60a816e4ffd56f3c9300cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:55:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 6 21:02:05 2020 +0000
Original commit date: Thu Aug 6 21:02:05 2020 +0000
Original commit hash: d4be941bacf3bca10ac088327488ef1c64c1c97b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca98f2ebfadb289e5cdfae8dc9e67b9a33560f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:55:01 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]RVP: Support RKL-S Udimm OC RVP board

RKL-S Udimm OC RVP board porting on below:
 -- Add OC board Id 0x30.
 -- There is not EC on board, detect board id by GPIO H10 ~ H17.
 -- Add the support for Super IO - It8688.
 -- Update configuration of GPIO, HSIO, DDI, VBT, USB OC, xHCI USB port mapping.

Hsd-es-id: 14011965556
Original commit date: Thu Jul 23 12:52:35 2020 +0800
Change-Id: I283ea0841d2626dfaa341ea571edc7f404d76ae2
Original commit hash: d425df3e14753fd97b11897441730d77fd870b3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/MEMORY/MrcSetup.c
RocketLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSOcRvp.asl
RocketLakeBoardPkg/Include/PlatformBoardId.h
RocketLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
RocketLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
RocketLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
RocketLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/GpioTableRklSPostMem.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.h
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
RocketLakeBoardPkg/RocketLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
RocketLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 640e2a8820548efff1b003f94ed0c4bb2ce31ffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:54:51 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] - Remove the option to enable of  PPIN feature on Production BIOS and keep it as a BIOS option on Debug BIOS only.

Cherry picked from 767c88632cdcf7241612d80e691d05fb74b92549.

Hsd-es-id: 18011397623
Original commit date: Tue Jul 7 20:48:51 2020 +0530
Change-Id: Ida942b078f3bfedde4684fa7613874e3ca9543af
Original commit hash: 2345aea82d2b4c2368a2ae6c45e209212237f475

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 7a5e0ca11774000116e4b308f1fc9167a08e65b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:54:45 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [A0][PO][TGP-H] [OC] Setting 'Realtime Memory Timing' BIOS knob to Enable does not enable OCMB Command 0x1E as expected

- Support Realtime Memory timing enable / disable command from PCODE mailbox OC Interface Misc Config

Hsd-es-id: 22011074500
Original commit date: Wed Jul 15 19:32:41 2020 +0800
Change-Id: I36d4d0b8a030105f02df0acc9c97eb6475e4d169
Original commit hash: 73e104d5c486bbe92e7fdd606db896ee65a47c70

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Fru/RklCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 5d4a5a6ad4604a2c69b8a6eacb946f3ae113aa8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:54:38 2020 -0700 
-------------------------------------------------------------------------------- 
C1S:[SMBIOS table type 4]  "Processor Family" and "Processor Family 2" show incorrect info

Searching the substring like "Intel(R) Core(TM) i7" instead of comparing the entire CPU family string.

(cherry picked from commit fdb688d25c01aa4d52ecc9fb158d9d603334030d)

Hsd-es-id: 1508145041
Original commit date: Tue Jul 7 17:35:25 2020 +0800
Change-Id: I80bfb683a08bef40e719a880df5631da7cb6f32e
Original commit hash: a17c15837cb8a47a9bf3a58a18046efb6313997b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: ae37bd78f7ccd3efa49a6c8e975d99f6c94ccd66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:54:30 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] missing BT related ACPI methods in xHCI SSDT

1.Added missing BT related ACPI methods in xHCI SSDT for CNVd.
2.Corrected group position of USB2 ports.

Hsd-es-id: 22011148655
Original commit date: Thu Jul 9 12:43:07 2020 +0800
Change-Id: Ibc1390ef0be27e5859da778724a54fb0eae02463
Original commit hash: 811961e520d0b1d8569133608f8fdf91a2bfffee

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSSodimmRvp.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRklSUdimmRvp.asl

================================================================================ 
Commit: 952caf850d162a918302453b191710463cebed53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:54:23 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Clean up hard coding value of FileGuid in BoardPkg\BoardPkg.fdf.

BaseTools provide the FileGuid name support in GenFfs tool.(d35773d5c05b078f53d9475bc50ac9dee91b32c5)
Remove hard coding GUID in BoardPkg.fdf and replace with corresponding GUID that already defined in *.dec files.

Hsd-es-id: 1508196734
Original commit date: Wed Aug 5 16:46:58 2020 -0700
Change-Id: I51651a84a25331939ecc4cf778e3ad71cdb7c134
Original commit hash: d7296e72e9c13ecee78f5fee414c3626666e6e29

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/microcode_padding.py

================================================================================ 
Commit: 99da36c97a10a9ca023e0fde20eed732d9bca275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:54:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Thu Aug 6 11:27:04 2020 -0700
Change-Id: I8162397846dfdceef0b0d72b10892a88c329454d
Original commit hash: 6ff9d487052e8351da6ddafc3cf4506f2beed115

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a650211a6dfc0cc5055ac161860b919bf189d5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:54:07 2020 -0700 
-------------------------------------------------------------------------------- 
Rename BIOS menu item for Gfx: "GT PM Support" - should be called "Configure GT for use"

Hsd-es-id: 16011367082
[internal-only]:

Original commit date: Mon Jul 27 14:05:50 2020 +0530
Change-Id: Ic6bb74aa533424b550ba65714e843406e3221fc7
Original commit hash: d82ee8f5a2c8eba4ce3ee3d312e175715cdb3ba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
RocketLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2c2c98338ece9e0968a24aa927d55ae8eacf232c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:53:59 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg: SATA HDD PUIS config in Windows

Use _SDD and _GTF method to enable PUIS in OS

Hsd-es-id: 22011171561
[internal-only]:
sync the solution from https://git-amr-7.devtools.intel.com/gerrit/#/c/5727/

Original commit date: Thu Aug 6 10:31:58 2020 +0800
Change-Id: I420f19fba111d764dc6e9632b9133f20502bb9da
Original commit hash: 0aa598239c65aaefe824967d493602fd68f2db40

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/SataPuis.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/AcpiSetup.hfr
RocketLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 2d8c25787ab38f27e6f245cfff76d7738da4b774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:53:48 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: S0ix Substates are not POR for TGP-H

Disable all S0ix sub-states in BIOS for TGP-H platforms. Also gray them out in BIOS PCH-IO COnfig BIOS screen.

Hsd-es-id: 14012121654
[internal-only]:

Original commit date: Mon Jul 27 18:54:43 2020 -0700
Change-Id: I49e8fc19e045c0128c5088e083192e28666ca162
Original commit hash: a89c037d4355ef49d700904cc45b2df418d2794f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: f062f6d5537fa183914bc35dc67d5f653a3c2b19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:53:40 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] [Ubuntu]The Firmware Test Suite (fwts) Fails

Fix the inconsistency for ACPI revision in between FADT and MADT.

Cherry Pick: e042bc2f863cb40240dffb25fce38dca30f3db96

Hsd-es-id: 1508226567
[internal-only]:

Original commit date: Wed Aug 5 11:59:51 2020 +0800
Change-Id: I991483df054d077f6bd5469cfcf84d07581d44ab
Original commit hash: 6cd6379f08ad6e15c373cef8b6017f010bf5a3b9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act

================================================================================ 
Commit: c6512ff1da30795dc62fb2a5b2d8090c386ab518 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:53:33 2020 -0700 
-------------------------------------------------------------------------------- 
Create Library Instance of ReportCpuHobLib.

Change ReportCpuHobLib library instance from BASE to PEIM in DSC

Hsd-es-id: N/A
Original commit date: Tue Jul 21 11:29:54 2020 +0800
Change-Id: I9187d5748811973f92dd5a8e7800bdc7ebdd08a1
Original commit hash: d75c1a7cfdb9d5c4cc2c5f9ecad855807d94bc76

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeOpenBoardPkg/RocketLakeSimics/OpenBoardPkg.dsc

================================================================================ 
Commit: dc4fcc276e35c621cadf3727f459cf866c191bdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:53:24 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Move FvSecurityPreMemory to IBB of Flashmap for Seamless Recovery function

Hsd-es-id: 22010485661
Original commit date: Tue Aug 4 10:13:29 2020 -0700
Change-Id: If672b7f171e734c9b7517a294cd7172dcdba9788
Original commit hash: 7e1126b61d03c0792122712e7d843fb7795be14c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapEmbeddedInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapEmbeddedIncludeEdk.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapInclude.fdf
RocketLakeBoardPkg/Include/Fdf/SIZE_140_FlashMapIncludeEdk.fdf
RocketLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
RocketLakeOpenBoardPkg/RocketLakeSimics/OpenBoardPkg.fdf

================================================================================ 
Commit: bb4e6124097a5d9886b08ca5fa0d0c795415f3f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:53:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Wed Aug 5 11:49:59 2020 -0700
Change-Id: Iee3d8e1fbf1dd1cdd71534c5997f5dc609426212
Original commit hash: 9e085b16b8ed34d51984d3f2886ca1134a90c99c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81ddc893afc0be15e226d1c9b0f353ff3fd54a29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:53:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 5 18:26:42 2020 +0000
Original commit date: Wed Aug 5 18:26:42 2020 +0000
Original commit hash: 82a8cbc8c8273ec074b4ec57e7f4b6cb27c4fb4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc3add91a654b7ccf25e9654bdafeb9479255fd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:52:56 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]:Update CPU Stepping support for B0.

Hsd-es-id: 16011529850
Original commit date: Wed Jul 29 14:58:48 2020 +0530
Change-Id: Idae0d67128e8bdf59124cf6908f682e6a681df7d
Original commit hash: d8baa4cfc7661075985ee6f0956181726e0a00d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Fru/RklCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Rkl/MiniBios/Common/CpuRegs.h

================================================================================ 
Commit: 949cc717a5c07eef037b6fa98cc6fe83f4c53925 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:52:47 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S/ME] BIOS to check bit 14 in FWSTS2 (instead of HDA_SDO) with CSME FW

Resolution: If FWSTS2 bit 14 is set, meaning CSE is on the way to be disabled, BIOS should wait for ME operation mode to be updated to non NORMAL mode.
Impacted: All C1S client projects.

Hsd-es-id: 1508128819
Original commit date: Thu Jul 9 15:04:26 2020 +0800
Change-Id: Ida26872a686ec6f30080756e1ab8a909b533207d
Original commit hash: b1776b60ae1dfd0fceb9e8b1f961e2f65fb0ce6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 60425e44609b6f966db858526db4cbf792fd120f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:52:38 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] FV size reduction

Cherry picking 8d89b96d2df0200225976170fc2d3e7fb1785a1c from TGL
1.Selective use of PeiDebugLibDebugPpi.inf PEIM and BaseDebugLibAllDebugPort in PEI_CORE/DXE_CORE.
2.Align PcdFixedDebugPrintErrorLevel as PcdDebugPrintErrorLevel.

Hsd-es-id: None
Original commit date: Tue Jul 14 08:46:52 2020 +0530
Change-Id: Ib7fcf8582eaf61681feae038fcff7e399b1ebbd0
Original commit hash: 13513dfb69aa3a9d0eb9ee53424a36052c356297

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.dsc
RocketLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: cfe978eae5a18994f9ab337ac1f77edd3ed12064 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:52:22 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRvp: Removing TZ01

EC memory offsets 130/131 have not been used since CNL.
_SB.PC00.LPCB.H_EC.PECH and _SB.PC00.LPCB.H_EC.PECL always return 0 due to the fact as mentioned, thus removing TZ01.

Hsd-es-id: 1508137588
Original commit date: Wed Jul 15 12:48:23 2020 +0800
Change-Id: I1a72e81996f6f083e979cb30aa48faea18ab42c6
Original commit hash: 14f8963c0881b28f5fc9c35aa4815c8a25a6c3ef

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
RocketLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
RocketLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
RocketLakePlatSamplePkg/EC/Asl/EC.ASL
RocketLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
RocketLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 30861387ba6a542e428fde1ba281af1acd5925db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:52:13 2020 -0700 
-------------------------------------------------------------------------------- 
[RKLS][V1283][CMLS CPU & TGPH] P-sate failed which all core keep in "40XX ~ 42XX" frequecy with TAT tool, and all cpu no sync with GVCycles.

- The bug caused by BIOS to override _CPC.highestPerformace to integer value instead of register MSR 0x771
- Resolved it to override _CPC.highestPerformace during BIOS to patch CPC package instead of ACPI runtime to override _CPC

Hsd-es-id: 1508164047
Original commit date: Tue Aug 4 16:53:23 2020 +0800
Change-Id: I10d892eaef482bf3355f432b179518d11f04cde7
Original commit hash: 3f572f6fda65c53013dbf3d6ac1c8c603bebd216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl

================================================================================ 
Commit: a6a937a5719632250a22e1c345fe85506fd9a67a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:52:04 2020 -0700 
-------------------------------------------------------------------------------- 
Wrong index for HECI3 pep constraint

The correct index should be 92 for HECI3 device,
otherwise will cause BSOD error.

Hsd-es-id: N/A
[internal-only]:

Original commit date: Wed Aug 5 12:55:15 2020 +0800
Change-Id: If9e931284147ade80ed4372e120e5203fe7fc38d
Original commit hash: fa4e53a5a32f701e100fc054343f5523164fa648

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: c807f38fa677235dd5e560104c23123e21af22e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:51:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update FSP/RC version

Hsd-es-id: N/A
[internal-only]:

Original commit date: Tue Aug 4 13:29:21 2020 -0700
Change-Id: Ifa52f72a2b0e1e9dc4d9342a531e16d42aff7c0e
Original commit hash: 2361a3affe9cfa44f7862775c1e567c43f6dec9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgPcd.dsc
RocketLakeFspPkg/RocketLakeFspPkg.dsc

================================================================================ 
Commit: dfd8b881ceab16a1fbc135b91193847ffd29a62c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:51:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Tue Aug 4 11:22:36 2020 -0700
Change-Id: Ic869da3cfc9c75d2c30757c0e3ab082c6b37505b
Original commit hash: 7f10abd98eaf049f67ca3c35f92d7f2f1a8b13d2

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b854da2e9727c8b488f0ddd6827dbf5c4345e7be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:51:40 2020 -0700 
-------------------------------------------------------------------------------- 
EFI Shell GUID correction

Remove the usage of PcdShellFile and replace with gUefIShellfileGuid.

Changes are came from TGL as below:
dd198f065bf0cfffafc0789cdb82c03fb032b17d: TigerLakePlatSamplePkg,TigerLakeBoardPkg/Shell:Fix EFI Shell duplication and GUID
24867ee6b822357179fd4371ade4f29bcf996bc5: TigerLakePlatSamplePkg: EFI Shell GUID correction

Impact: RKL

Hsd-es-id: 14011865052
Original commit date: Thu Jul 9 13:05:24 2020 -0700
Change-Id: I2198fd5368987a38917c195851439d854023ac94
Original commit hash: 23a9d6b2dd2c9b0fb19c22eb6106043e489b8d6d

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BoardPkg.fdf
RocketLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
RocketLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
RocketLakePlatSamplePkg/Features/UiApp/UiApp.inf
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
RocketLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
RocketLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 724b9e8aa1f8b80b2fda65a805494cb90d21bd86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:51:31 2020 -0700 
-------------------------------------------------------------------------------- 
Enable GNA pep constraint as default

GNA constraint should be enabled by default.

Hsd-es-id: 16011339671
[internal-only]:

Original commit date: Wed Jul 22 18:53:58 2020 +0800
Change-Id: I545bf87573ead60a10ff1b68b4dcfc075eec8038
Original commit hash: d646b7f89aa132ca46c68cf0d16adbd46c450c3c

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: a74012f9cd23729667025f2c95348040d19c66f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:51:16 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg/Telemetry: Enhancement AcpiPlatformChecksum API.

Call CalculateCheckSum8 API to Calculate checksum.

Hsd-es-id: <1508138433>

Original commit date: Mon Jul 13 11:54:05 2020 +0800
Change-Id: I6f726d465ead359432212c939f7411632882bff9
Original commit hash: 1bae601576487d68871cf658846fc25bc06208e9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: 500e302ac14dc5d10516c6dade247fde1128e27f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:51:09 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg/Telemetry/: Assert without Undi or Gop driver

Fixed FreePool NULL pointer error

Hsd-es-id: 1508228617

Original commit date: Mon Aug 3 10:35:22 2020 +0800
Change-Id: I9b14c5e532b888c563e91e489c6209ee547e3a31
Original commit hash: c6a4b0abb8f7382eb0b43334f67cc22a7a66f81f

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
RocketLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
RocketLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: 8b184b18ea8d29c6d6730d942d04f82ba5a9303a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:51:02 2020 -0700 
-------------------------------------------------------------------------------- 
Add PEP constraint D0:F1 for HECI3 on Corp SKU

Added Pep constraint for HECI3

Hsd-es-id: 14012019795

Original commit date: Mon Aug 3 17:12:54 2020 -0700
Change-Id: I4c7ba7995f5ca9ba5d9c4691a93bdf7cf52b13bf
Original commit hash: 922a16a3b2258af6a38507ba28fc75064902efd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
RocketLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
RocketLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
RocketLakeBoardPkg/Include/PlatformNvsAreaDef.h
RocketLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
RocketLakePlatSamplePkg/Include/SetupVariable.h
RocketLakePlatSamplePkg/Setup/AcpiSetup.hfr
RocketLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 9ce01e9f3f9f87345e6e2ec727292c15477413d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:50:52 2020 -0700 
-------------------------------------------------------------------------------- 
Update for CMLS with TGPH DTBT RTD3 issue.

Hsd-es-id: 16011384392; 16011288945
[internal-only]:

The issue cause by OS can't find AL6F method.

Original commit date: Tue Aug 4 00:24:29 2020 +0800
Change-Id: Iead9cf86f8aaf7c139b8c9266c5c6b81ca8d5ed7
Original commit hash: e0497d2234a1abf47ce376259811388e8a469b86

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RklSRvpTbtRtd3.asl

================================================================================ 
Commit: e9f7b0e25e3f53464be4684cb1042ad576db39f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:50:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update FSP Integration Guide to document FSP 2.2 changes.

Added:
  Section 5.1.5 for MultiPhaseSiInit API.
  Section 5.1.7 for FSP Events API.

Renamed:
  Section 5.1.6 now is NotifyPhase API.

Hsd-es-id: 22011070519

Original commit date: Fri Jul 3 08:57:19 2020 +0800
Change-Id: I091fce0285e7220eb46723b35d1b4bff7aff2366
Original commit hash: 9d01db74dc6d5e43b6f1c147c619e4b89904a7d9

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 50420e823a0e5b93e48ec05612d7d3ba521e873f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:50:37 2020 -0700 
-------------------------------------------------------------------------------- 
Klockwork Issue seen with Tigerlake-Master build 3282.00

Fixed NULL pointer allocation errors

Hsd-es-id: 14011949595
Original commit date: Thu Jul 9 21:13:18 2020 +0530
Change-Id: Ib50b78f7342a871fb315e09dacf55e2538bb22b1
Original commit hash: 15b83d06653ca54e7ebb86d49e210a6c107e76c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: 5578bcc535e44852e804163c227841564cfd55df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:50:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Hsd-es-id: no sighting
Original commit date: Mon Aug 3 11:11:09 2020 -0700
Change-Id: I76cf6f4fe48fa13786e71e82f0e84ea500cd7135
Original commit hash: 691f02ef59a1e0091ada83b8e126299f384f69bc

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7389d9f0da03483e4bd53df00c879f6aa8f175cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:50:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPH] OS Boot stuck with PC 10AD When Single Sabrent NVME connected on PEG10/PEG11 port

Hsd-es-id: 16011484491
Original commit date: Mon Aug 3 11:35:10 2020 +0530
Change-Id: I860ee5058ba15154f5c150ee4d9194328db8dad8
Original commit hash: bb0000028597e0cdfbd1e2940dae27414d7c3f19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: cc16cbd209a96a1cdedabb85002d2eeab64241c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 25 13:50:13 2020 -0700 
-------------------------------------------------------------------------------- 
RocketLakePlatSamplePkg: Platform hangs when we connect to secured network and go to http boot for file downloading.

Check UndiTelemetryVersionData before FreePool.
Cherry-Pick from 02a5226f9293ca3200d56b96fc39a772ecaf3cbe

Hsd-es-id: 16011447632
[internal-only]:

Original commit date: Mon Aug 3 10:38:47 2020 +0800
Change-Id: If3e01ecbdc71f9ceaa47de39a5b8e4d5dc3e6a63
Original commit hash: 4ff4d87f6d6b132c6572a19d8f366f8e67857bda

-------------------------------------------------------------------------------- 
[Changed Files]
RocketLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c
