# EPS LAB 09 â€“ Serial Mirror Detector & Data Extractor (VHDL)

This project implements the **LAB09** assignment from  
**Electronics Programmable Systems (EPS), University of Palermo**, based on the official exam specifications. îˆ€fileciteîˆ‚turn7file0îˆ

The objective is to design a fully synchronous VHDL entity capable of:

- Analyzing two **16â€‘bit serial inputs** (`DIN1`, `DIN2`)
- Detecting **mirror patterns** across the two 16â€‘bit words
- Detecting **mirror patterns inside each word** (between byte 1 and byte 2)
- Generating oneâ€‘cycle or twoâ€‘cycle **BINGO pulses**
- Emitting:
  - `DOUT16` â†’ the 16â€‘bit word received on `DIN2`
  - `DOUT_BYTE` â†’ the first byte of `DIN1`
- Supporting highâ€‘speed operation **> 1 Mbit/s**
- Implementing a **DISABLE** signal placing all outputs in **highâ€‘impedance**

---

## ğŸ“ Repository Structure

```text
eps-lab09-serial-mirror-detector/
â”œâ”€â”€ README.md
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ EPS_LAB09_20240524.pdf
â””â”€â”€ src/
    â”œâ”€â”€ LAB09.vhd
    â””â”€â”€ tb_LAB09.vhd
```

---

## ğŸ¯ Functional Specification (Summary)

Based on the official lab sheet: îˆ€fileciteîˆ‚turn7file0îˆ

### 1. **Input Acquisition**
- The entity receives two serial streams of 16 bits each:
  - `DIN1`
  - `DIN2`
- Bits are shifted in synchronously with `CLK`.
- A **RESET (active-low)** pulse (100â€“140 ns) initializes the system.

---

### 2. **Mirror Detection (Condition A)**  
If the first 16â€‘bit word on `DIN1` is the **mirror** of the first 16â€‘bit word on `DIN2`  
(example: `0x00FF` and `0xFF00`):

â†’ Emit **1â€‘clockâ€‘cycle BINGO pulse**  
â†’ Immediately start outputting `DOUT16` = the 16â€‘bit word received on `DIN2` (serial)

---

### 3. **Internal Byte-Mirroring (Condition B)**  
If either input also satisfies internal mirroring:

```
Byte1: 01010101
Byte2: 10101010
```

â†’ Emit **2â€‘clockâ€‘cycle BINGO pulse**  
â†’ After BINGO ends, output `DOUT_BYTE` = the first byte received from `DIN1`

---

### 4. **Highâ€‘Impedance Mode**
If neither mirror condition is valid:

- `DOUT16` â†’ highâ€‘impedance
- `DOUT_BYTE` â†’ highâ€‘impedance  
(This does **not** affect the BINGO pulses.)

---

### 5. **Timing Requirement**
The entity must maintain **output speed > 1 Mbit/s**, even in the worst case.

The design therefore uses:

- Synchronous logic  
- Deterministic FSM  
- Shift-register pipelines  
- No combinational loops  

---

## ğŸ§© Entity Ports (Reconstructed)

```vhdl
CLK        : in  std_logic;
RESET_N    : in  std_logic; -- active low
DISABLE    : in  std_logic;
DIN1       : in  std_logic;
DIN2       : in  std_logic;

BINGO      : out std_logic;
DOUT16     : out std_logic;               -- serial output
DOUT_BYTE  : out std_logic_vector(7 downto 0);
```

---

## ğŸ§  Internal Architecture (Conceptual)

### âœ” 1. Shift registers  
Two 16â€‘bit shift registers collect serial data:

```text
SR1 â† DIN1
SR2 â† DIN2
```

### âœ” 2. Mirror comparators  

- **External Mirror Check**
  ```
  SR1 = reverse(SR2)
  ```

- **Internal Mirror Check**
  ```
  SRx[15:8] = reverse(SRx[7:0])
  ```

### âœ” 3. State Machine

```
IDLE â†’ LOAD16 â†’ CHECK â†’ 
  â†’ OUTPUT_16      (if condition A)
  â†’ OUTPUT_BYTE    (if condition B)
```

### âœ” 4. Triâ€‘state Output Drivers

```
if DISABLE = '1' â†’ outputs = 'Z'
```

---

## â± Waveform Diagram (ASCII)

### **Case A: External Mirror Detected (1â€‘cycle BINGO)**

```
CLK     : â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” ...
          â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚ â”‚
RESET_N : â”€â”€â”€â”€â”€â”€â”€â”€â”___________________________
                  â”‚
DIN1    : <------ 16 bits ------>
DIN2    : <------ 16 bits ------>
BINGO   : _____________________â”Œâ”€â”____________
                               â”‚ â”‚ 1 clock
                               â””â”€â”˜
DOUT16  :  â†â”€â”€â”€â”€ serial output of DIN2 â”€â”€â”€â”€â”€â†’
```

---

### **Case B: Byte Mirror Present (2â€‘cycle BINGO)**

```
BINGO     : ____________________â”Œâ”€â”€â”€â”€â”€â”€â”€â”______
                                â”‚       â”‚ 2 cycles
                                â””â”€â”€â”€â”€â”€â”€â”€â”˜
DOUT_BYTE : (byte extracted from DIN1) â†’ after BINGO
```

---

## â–¶ï¸ Synthesis Notes

- Written in synthesizable VHDL-93  
- Suitable for Spartanâ€‘3, XC3S200, VQ100, -4  
- Meets timing > 1 MHz by construction  
- No inferred latches  
- Fully synchronous to `CLK`

---

## ğŸ‘¤ Author

**Hamed Nahvi**

---

# ğŸ’¡ Suggested Repository Names

### **Professional & Clean**
- `fpga-serial-mirror-detector`  â­ *best*
- `vhdl-mirror-checker`
- `eps-lab09-serial-detector`

### **More Technical**
- `fpga-serial-analyzer-lab09`
- `serial-mirror-engine-fpga`
- `vhdl-bingo-detector-lab09`

### **Academic Style**
- `LAB09-EPS-VHDL`
- `EPS_LAB09_SerialLogic`

**Recommended:**  
## â­ `fpga-serial-mirror-detector`

Clean, descriptive, and looks excellent on a CV or portfolio.

