#--  Synopsys, Inc.
#--  Version O-2018.09-SP1
#--  Project file /home/laa8390/Documents/CE387/CE387-Assignments/Final_Project/syn/demod.prj
#--  Written on Fri Mar  8 11:41:54 2024


#project files
add_file -verilog -vlog_std sysv "../sv/lookup_table.sv"
#add_file -verilog -vlog_std sysv "../sv/div.sv"
#add_file -verilog -vlog_std sysv "../sv/globals.sv"
#add_file -verilog -vlog_std sysv "../sv/qarctan.sv"



#implementation: "rev_2"
impl -add rev_2 -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1

#par_1 attributes
set_option -job par_1 -add par

#device options
set_option -technology CYCLONEIV-E
set_option -part EP4CE6
set_option -package EA22
set_option -speed_grade -7
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 1

# hdl_compiler_options
set_option -distributed_compile 1

# altera_options
set_option -automatic_compile_point 1
set_option -rw_check_on_ram 1

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Intel STRATIX
set_option -run_prop_extract 1
set_option -maxfan 30
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -update_models_cp 0
set_option -retiming 1
set_option -no_sequential_opt 0
set_option -fix_gated_and_generated_clocks 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_2/proj_1.vqm"

#design plan options
impl -active "rev_2"