{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770409918845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770409918883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 15:31:58 2026 " "Processing started: Fri Feb 06 15:31:58 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770409918883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770409918883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder_qsim --generate_functional_sim_netlist " "Command: quartus_map CEG3156_Lab1_FPAdder -c CEG3156_Lab1_FPAdder_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770409918883 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770409921594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitCounter-rtl " "Found design unit 1: threeBitCounter-rtl" {  } { { "threeBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409923711 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitCounter " "Found entity 1: threeBitCounter" {  } { { "threeBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409923711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409923711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitCounter-rtl " "Found design unit 1: fourBitCounter-rtl" {  } { { "fourBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409923903 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitCounter " "Found entity 1: fourBitCounter" {  } { { "fourBitCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409923903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409923903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp8Bit-rtl " "Found design unit 1: twosComp8Bit-rtl" {  } { { "twosComp8Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409924065 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp8Bit " "Found entity 1: twosComp8Bit" {  } { { "twosComp8Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409924065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409924065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409924245 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "onebitcomparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409924245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409924245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_1bit-rtl " "Found design unit 1: mux2to1_1bit-rtl" {  } { { "mux2to1_1bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409924749 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_1bit " "Found entity 1: mux2to1_1bit" {  } { { "mux2to1_1bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409924749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409924749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409925133 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409925133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409925133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitShiftRegister-rtl " "Found design unit 1: eightBitShiftRegister-rtl" {  } { { "eightBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitShiftRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409925841 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitShiftRegister " "Found entity 1: eightBitShiftRegister" {  } { { "eightBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409925841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409925841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitShiftRegister-rtl " "Found design unit 1: nineBitShiftRegister-rtl" {  } { { "nineBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitShiftRegister.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409926171 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitShiftRegister " "Found entity 1: nineBitShiftRegister" {  } { { "nineBitShiftRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409926171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409926171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ceg3156_lab1_fpadder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ceg3156_lab1_fpadder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409926441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Control-rtl " "Found design unit 1: FPAdder_Control-rtl" {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409926927 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Control " "Found entity 1: FPAdder_Control" {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409926927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409926927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Data-rtl " "Found design unit 1: FPAdder_Data-rtl" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409927320 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Data " "Found entity 1: FPAdder_Data" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409927320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409927320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitAdder-rtl " "Found design unit 1: sevenBitAdder-rtl" {  } { { "sevenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409927596 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitAdder " "Found entity 1: sevenBitAdder" {  } { { "sevenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409927596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409927596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp7Bit-rtl " "Found design unit 1: twosComp7Bit-rtl" {  } { { "twosComp7Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp7Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409927806 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp7Bit " "Found entity 1: twosComp7Bit" {  } { { "twosComp7Bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp7Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409927806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409927806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_8bit-structural " "Found design unit 1: mux2to1_8bit-structural" {  } { { "mux2to1_8bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409928064 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409928064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409928064 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gen_RightShiftRegister.vhd " "Can't analyze file -- file gen_RightShiftRegister.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1770409928313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitAdder-rtl " "Found design unit 1: nineBitAdder-rtl" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409928583 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitAdder " "Found entity 1: nineBitAdder" {  } { { "nineBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/nineBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409928583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409928583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2to1_Nbit.vhd " "Can't analyze file -- file mux2to1_Nbit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1770409929096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitRegister-rtl " "Found design unit 1: sevenBitRegister-rtl" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409929495 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitRegister " "Found entity 1: sevenBitRegister" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409929495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409929495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-rtl " "Found design unit 1: eightBitAdder-rtl" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409930785 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409930785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409930785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_7bit-structural " "Found design unit 1: mux2to1_7bit-structural" {  } { { "mux2to1_7bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_7bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409931724 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_7bit " "Found entity 1: mux2to1_7bit" {  } { { "mux2to1_7bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_7bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409931724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409931724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit-rtl " "Found design unit 1: twosComp10Bit-rtl" {  } { { "twosComp10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932027 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit " "Found entity 1: twosComp10Bit" {  } { { "twosComp10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409932027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_10bit-structural " "Found design unit 1: mux2to1_10bit-structural" {  } { { "mux2to1_10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_10bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932336 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_10bit " "Found entity 1: mux2to1_10bit" {  } { { "mux2to1_10bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409932336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tenbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tenBitAdder-rtl " "Found design unit 1: tenBitAdder-rtl" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932564 ""} { "Info" "ISGN_ENTITY_NAME" "1 tenBitAdder " "Found entity 1: tenBitAdder" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409932564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit_A-rtl " "Found design unit 1: twosComp10Bit_A-rtl" {  } { { "twosComp10bit_A.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932768 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit_A " "Found entity 1: twosComp10Bit_A" {  } { { "twosComp10bit_A.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409932768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409932768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp10bit_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp10bit_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp10Bit_B-rtl " "Found design unit 1: twosComp10Bit_B-rtl" {  } { { "twosComp10bit_B.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409933020 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp10Bit_B " "Found entity 1: twosComp10Bit_B" {  } { { "twosComp10bit_B.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409933020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409933020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdown_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdown_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterUpDown_4bit-rtl " "Found design unit 1: counterUpDown_4bit-rtl" {  } { { "counterUpDown_4bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/counterUpDown_4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409933227 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterUpDown_4bit " "Found entity 1: counterUpDown_4bit" {  } { { "counterUpDown_4bit.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/counterUpDown_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409933227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409933227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitComparator-rtl " "Found design unit 1: sevenBitComparator-rtl" {  } { { "sevenBitComparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409933605 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitComparator " "Found entity 1: sevenBitComparator" {  } { { "sevenBitComparator.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409933605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409933605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitDownCounter-rtl " "Found design unit 1: fourBitDownCounter-rtl" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409934337 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitDownCounter " "Found entity 1: fourBitDownCounter" {  } { { "fourBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/fourBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409934337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409934337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitDownCounter-rtl " "Found design unit 1: threeBitDownCounter-rtl" {  } { { "threeBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409934766 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitDownCounter " "Found entity 1: threeBitDownCounter" {  } { { "threeBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/threeBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409934766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409934766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitdowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitdowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitDownCounter-rtl " "Found design unit 1: sevenBitDownCounter-rtl" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409935060 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitDownCounter " "Found entity 1: sevenBitDownCounter" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409935060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409935060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitupcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitupcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitUpCounter-rtl " "Found design unit 1: sevenBitUpCounter-rtl" {  } { { "sevenBitUpCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409935331 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitUpCounter " "Found entity 1: sevenBitUpCounter" {  } { { "sevenBitUpCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409935331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409935331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpadder_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpadder_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAdder_Top-rtl " "Found design unit 1: FPAdder_Top-rtl" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409935550 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAdder_Top " "Found entity 1: FPAdder_Top" {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770409935550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770409935550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPAdder_Top " "Elaborating entity \"FPAdder_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770409935676 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_clear5 FPAdder_Top.vhd(36) " "VHDL Signal Declaration warning at FPAdder_Top.vhd(36): used implicit default value for signal \"int_clear5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPAdder_Top.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770409935676 "|FPAdder_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAdder_Data FPAdder_Data:Datapath " "Elaborating entity \"FPAdder_Data\" for hierarchy \"FPAdder_Data:Datapath\"" {  } { { "FPAdder_Top.vhd" "Datapath" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflowFlag FPAdder_Data.vhd(18) " "Verilog HDL or VHDL warning at FPAdder_Data.vhd(18): object \"overflowFlag\" assigned a value but never read" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770409935685 "|FPAdder_Top|FPAdder_Data:Datapath"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "o_value 1 9 FPAdder_Data.vhd(213) " "VHDL Incomplete Partial Association warning at FPAdder_Data.vhd(213): port or argument \"o_value\" has 1/9 unassociated elements" {  } { { "FPAdder_Data.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 213 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1770409935688 "|FPAdder_Top|FPAdder_Data:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitRegister FPAdder_Data:Datapath\|sevenBitRegister:expoAReg " "Elaborating entity \"sevenBitRegister\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\"" {  } { { "FPAdder_Data.vhd" "expoAReg" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue sevenBitRegister.vhd(14) " "Verilog HDL or VHDL warning at sevenBitRegister.vhd(14): object \"int_notValue\" assigned a value but never read" {  } { { "sevenBitRegister.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770409935697 "|FPAdder_Top|FPAdder_Data:Datapath|sevenBitRegister:expoAReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\|enARdFF_2:b6 " "Elaborating entity \"enARdFF_2\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitRegister:expoAReg\|enARdFF_2:b6\"" {  } { { "sevenBitRegister.vhd" "b6" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitRegister.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp8Bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp " "Elaborating entity \"twosComp8Bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\"" {  } { { "FPAdder_Data.vhd" "expoAComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_8bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out " "Elaborating entity \"mux2to1_8bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\"" {  } { { "twosComp8Bit.vhd" "select_out" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp8Bit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_1bit FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\|mux2to1_1bit:mux0 " "Elaborating entity \"mux2to1_1bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp8Bit:expoAComp\|mux2to1_8bit:select_out\|mux2to1_1bit:mux0\"" {  } { { "mux2to1_8bit.vhd" "mux0" { Text "H:/CEG3156_Lab_1_FPAdder/mux2to1_8bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder FPAdder_Data:Datapath\|eightBitAdder:expoAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"FPAdder_Data:Datapath\|eightBitAdder:expoAdder\"" {  } { { "FPAdder_Data.vhd" "expoAdder" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount " "Elaborating entity \"sevenBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\"" {  } { { "FPAdder_Data.vhd" "sevenDownCount" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fourBitZeroFlag sevenBitDownCounter.vhd(27) " "Verilog HDL or VHDL warning at sevenBitDownCounter.vhd(27): object \"fourBitZeroFlag\" assigned a value but never read" {  } { { "sevenBitDownCounter.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770409935937 "|FPAdder_Top|FPAdder_Data:Datapath|sevenBitDownCounter:sevenDownCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|threeBitDownCounter:LSB3Bit " "Elaborating entity \"threeBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|threeBitDownCounter:LSB3Bit\"" {  } { { "sevenBitDownCounter.vhd" "LSB3Bit" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitDownCounter FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|fourBitDownCounter:MSB4Bit " "Elaborating entity \"fourBitDownCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitDownCounter:sevenDownCount\|fourBitDownCounter:MSB4Bit\"" {  } { { "sevenBitDownCounter.vhd" "MSB4Bit" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitDownCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitComparator FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP " "Elaborating entity \"sevenBitComparator\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\"" {  } { { "FPAdder_Data.vhd" "notless9CMP" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409935976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\|oneBitComparator:comp6 " "Elaborating entity \"oneBitComparator\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitComparator:notless9CMP\|oneBitComparator:comp6\"" {  } { { "sevenBitComparator.vhd" "comp6" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitComparator.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_7bit FPAdder_Data:Datapath\|mux2to1_7bit:expoMux " "Elaborating entity \"mux2to1_7bit\" for hierarchy \"FPAdder_Data:Datapath\|mux2to1_7bit:expoMux\"" {  } { { "FPAdder_Data.vhd" "expoMux" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitUpCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount " "Elaborating entity \"sevenBitUpCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\"" {  } { { "FPAdder_Data.vhd" "sevenUpCount" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|threeBitCounter:LSBthree " "Elaborating entity \"threeBitCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|threeBitCounter:LSBthree\"" {  } { { "sevenBitUpCounter.vhd" "LSBthree" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitCounter FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|fourBitCounter:MSBfour " "Elaborating entity \"fourBitCounter\" for hierarchy \"FPAdder_Data:Datapath\|sevenBitUpCounter:sevenUpCount\|fourBitCounter:MSBfour\"" {  } { { "sevenBitUpCounter.vhd" "MSBfour" { Text "H:/CEG3156_Lab_1_FPAdder/sevenBitUpCounter.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBitShiftRegister FPAdder_Data:Datapath\|nineBitShiftRegister:mantAReg " "Elaborating entity \"nineBitShiftRegister\" for hierarchy \"FPAdder_Data:Datapath\|nineBitShiftRegister:mantAReg\"" {  } { { "FPAdder_Data.vhd" "mantAReg" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp10Bit_A FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp " "Elaborating entity \"twosComp10Bit_A\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\"" {  } { { "FPAdder_Data.vhd" "mantAComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_10bit FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\|mux2to1_10bit:select_out " "Elaborating entity \"mux2to1_10bit\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_A:mantAComp\|mux2to1_10bit:select_out\"" {  } { { "twosComp10bit_A.vhd" "select_out" { Text "H:/CEG3156_Lab_1_FPAdder/twosComp10bit_A.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp10Bit_B FPAdder_Data:Datapath\|twosComp10Bit_B:mantBComp " "Elaborating entity \"twosComp10Bit_B\" for hierarchy \"FPAdder_Data:Datapath\|twosComp10Bit_B:mantBComp\"" {  } { { "FPAdder_Data.vhd" "mantBComp" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tenBitAdder FPAdder_Data:Datapath\|tenBitAdder:mantAdder " "Elaborating entity \"tenBitAdder\" for hierarchy \"FPAdder_Data:Datapath\|tenBitAdder:mantAdder\"" {  } { { "FPAdder_Data.vhd" "mantAdder" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Data.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_a tenBitAdder.vhd(15) " "Verilog HDL or VHDL warning at tenBitAdder.vhd(15): object \"sign_a\" assigned a value but never read" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770409936579 "|FPAdder_Top|FPAdder_Data:Datapath|tenBitAdder:mantAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_b tenBitAdder.vhd(15) " "Verilog HDL or VHDL warning at tenBitAdder.vhd(15): object \"sign_b\" assigned a value but never read" {  } { { "tenBitAdder.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/tenBitAdder.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770409936579 "|FPAdder_Top|FPAdder_Data:Datapath|tenBitAdder:mantAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPAdder_Control FPAdder_Control:Controlpath " "Elaborating entity \"FPAdder_Control\" for hierarchy \"FPAdder_Control:Controlpath\"" {  } { { "FPAdder_Top.vhd" "Controlpath" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Top.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770409936645 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Load6 FPAdder_Control.vhd(7) " "VHDL Signal Declaration warning at FPAdder_Control.vhd(7): used implicit default value for signal \"Load6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPAdder_Control.vhd" "" { Text "H:/CEG3156_Lab_1_FPAdder/FPAdder_Control.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770409936645 "|FPAdder_Top|FPAdder_Control:Controlpath"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770409946736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 15:32:26 2026 " "Processing ended: Fri Feb 06 15:32:26 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770409946736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770409946736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770409946736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770409946736 ""}
