Analysis & Synthesis report for GECKO
Thu May 28 17:07:43 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |GECKO|pipeline_lab:inst|state_verify
 10. State Machine - |GECKO|pipeline_lab:inst|\FSM_verify:sync_state0
 11. State Machine - |GECKO|pipeline_lab:inst|\FSM_verify:sync_state1
 12. State Machine - |GECKO|pipeline_lab:inst|state_compute
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0|shift_taps_e4n:auto_generated|altsyncram_4va1:altsyncram2
 20. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated|altsyncram_5va1:altsyncram2
 21. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0|shift_taps_d4n:auto_generated|altsyncram_2va1:altsyncram2
 22. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated|altsyncram_s1b1:altsyncram2
 23. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1|shift_taps_g4n:auto_generated|altsyncram_0va1:altsyncram2
 24. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3|shift_taps_t5n:auto_generated|altsyncram_02b1:altsyncram2
 25. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2|shift_taps_u5n:auto_generated|altsyncram_12b1:altsyncram2
 26. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated|altsyncram_22b1:altsyncram2
 27. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3|shift_taps_16n:auto_generated|altsyncram_62b1:altsyncram2
 28. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4
 29. Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4|shift_taps_56n:auto_generated|altsyncram_l961:altsyncram4
 30. Parameter Settings for User Entity Instance: pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component
 31. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0
 32. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1
 33. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0
 34. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2
 35. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1
 36. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3
 37. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2
 38. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4
 39. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3
 40. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5
 41. Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4
 42. altpll Parameter Settings by Entity Instance
 43. altshift_taps Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "pipeline_lab:inst|arith_unit:ArithmeticUnit"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 28 17:07:43 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; GECKO                                       ;
; Top-level Entity Name              ; GECKO                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 9,443                                       ;
;     Total combinational functions  ; 5,436                                       ;
;     Dedicated logic registers      ; 8,367                                       ;
; Total registers                    ; 8367                                        ;
; Total pins                         ; 100                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 998                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                            ; GECKO              ; GECKO              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; GECKO.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/GECKO.bdf              ;         ;
; ../vhdl/arith_unit.vhd           ; yes             ; User VHDL File                     ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd            ;         ;
; ../vhdl/multiplier.vhd           ; yes             ; User VHDL File                     ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/multiplier.vhd            ;         ;
; ../vhdl/pipeline_lab.vhd         ; yes             ; User VHDL File                     ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd          ;         ;
; ../vhdl/PLL.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/PLL.vhd                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/pll_altpll.v        ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                    ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;         ;
; db/shift_taps_e4n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_e4n.tdf  ;         ;
; db/altsyncram_4va1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_4va1.tdf ;         ;
; db/cntr_bpf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_bpf.tdf        ;         ;
; db/cmpr_pgc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cmpr_pgc.tdf        ;         ;
; db/cntr_19h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_19h.tdf        ;         ;
; db/shift_taps_f4n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_f4n.tdf  ;         ;
; db/altsyncram_5va1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_5va1.tdf ;         ;
; db/cntr_apf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_apf.tdf        ;         ;
; db/cntr_09h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_09h.tdf        ;         ;
; db/shift_taps_d4n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_d4n.tdf  ;         ;
; db/altsyncram_2va1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_2va1.tdf ;         ;
; db/cntr_9pf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_9pf.tdf        ;         ;
; db/cntr_v8h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_v8h.tdf        ;         ;
; db/shift_taps_r5n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_r5n.tdf  ;         ;
; db/altsyncram_s1b1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_s1b1.tdf ;         ;
; db/cntr_7pf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_7pf.tdf        ;         ;
; db/cntr_u8h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_u8h.tdf        ;         ;
; db/shift_taps_g4n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_g4n.tdf  ;         ;
; db/altsyncram_0va1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_0va1.tdf ;         ;
; db/shift_taps_t5n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_t5n.tdf  ;         ;
; db/altsyncram_02b1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_02b1.tdf ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_6pf.tdf        ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cmpr_ogc.tdf        ;         ;
; db/cntr_s8h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_s8h.tdf        ;         ;
; db/shift_taps_u5n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_u5n.tdf  ;         ;
; db/altsyncram_12b1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_12b1.tdf ;         ;
; db/shift_taps_v5n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_v5n.tdf  ;         ;
; db/altsyncram_22b1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_22b1.tdf ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_4pf.tdf        ;         ;
; db/cntr_r8h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_r8h.tdf        ;         ;
; db/shift_taps_16n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_16n.tdf  ;         ;
; db/altsyncram_62b1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_62b1.tdf ;         ;
; db/shift_taps_06n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_06n.tdf  ;         ;
; db/altsyncram_b961.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_b961.tdf ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/add_sub_24e.tdf     ;         ;
; db/cntr_p8h.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_p8h.tdf        ;         ;
; db/shift_taps_56n.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_56n.tdf  ;         ;
; db/altsyncram_l961.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_l961.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 9,443         ;
;                                             ;               ;
; Total combinational functions               ; 5436          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 221           ;
;     -- 3 input functions                    ; 2375          ;
;     -- <=2 input functions                  ; 2840          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 5057          ;
;     -- arithmetic mode                      ; 379           ;
;                                             ;               ;
; Total registers                             ; 8367          ;
;     -- Dedicated logic registers            ; 8367          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 100           ;
; Total memory bits                           ; 998           ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; reset_n~input ;
; Maximum fan-out                             ; 8340          ;
; Total fan-out                               ; 44839         ;
; Average fan-out                             ; 3.13          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |GECKO                                    ; 5436 (0)            ; 8367 (0)                  ; 998         ; 0            ; 0       ; 0         ; 100  ; 0            ; |GECKO                                                                                                           ; GECKO           ; work         ;
;    |pipeline_lab:inst|                    ; 5436 (4666)         ; 8367 (8304)               ; 998         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst                                                                                         ; pipeline_lab    ; work         ;
;       |PLL:PLLUnit|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|PLL:PLLUnit                                                                             ; PLL             ; work         ;
;          |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component                                                     ; altpll          ; work         ;
;             |PLL_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component|PLL_altpll:auto_generated                           ; PLL_altpll      ; work         ;
;       |altshift_taps:FIFO_comp_rtl_0|     ; 13 (0)              ; 7 (0)                     ; 28          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0                                                           ; altshift_taps   ; work         ;
;          |shift_taps_e4n:auto_generated|  ; 13 (0)              ; 7 (1)                     ; 28          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0|shift_taps_e4n:auto_generated                             ; shift_taps_e4n  ; work         ;
;             |altsyncram_4va1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 28          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0|shift_taps_e4n:auto_generated|altsyncram_4va1:altsyncram2 ; altsyncram_4va1 ; work         ;
;             |cntr_19h:cntr3|              ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0|shift_taps_e4n:auto_generated|cntr_19h:cntr3              ; cntr_19h        ; work         ;
;             |cntr_bpf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0|shift_taps_e4n:auto_generated|cntr_bpf:cntr1              ; cntr_bpf        ; work         ;
;       |altshift_taps:FIFO_comp_rtl_1|     ; 13 (0)              ; 7 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1                                                           ; altshift_taps   ; work         ;
;          |shift_taps_f4n:auto_generated|  ; 13 (0)              ; 7 (1)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated                             ; shift_taps_f4n  ; work         ;
;             |altsyncram_5va1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated|altsyncram_5va1:altsyncram2 ; altsyncram_5va1 ; work         ;
;             |cntr_09h:cntr3|              ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated|cntr_09h:cntr3              ; cntr_09h        ; work         ;
;             |cntr_apf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated|cntr_apf:cntr1              ; cntr_apf        ; work         ;
;       |altshift_taps:FIFO_comp_rtl_2|     ; 7 (0)               ; 6 (0)                     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2                                                           ; altshift_taps   ; work         ;
;          |shift_taps_r5n:auto_generated|  ; 7 (0)               ; 6 (1)                     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated                             ; shift_taps_r5n  ; work         ;
;             |altsyncram_s1b1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated|altsyncram_s1b1:altsyncram2 ; altsyncram_s1b1 ; work         ;
;             |cntr_7pf:cntr1|              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated|cntr_7pf:cntr1              ; cntr_7pf        ; work         ;
;             |cntr_u8h:cntr3|              ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated|cntr_u8h:cntr3              ; cntr_u8h        ; work         ;
;       |altshift_taps:FIFO_comp_rtl_3|     ; 9 (0)               ; 5 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3                                                           ; altshift_taps   ; work         ;
;          |shift_taps_t5n:auto_generated|  ; 9 (0)               ; 5 (1)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3|shift_taps_t5n:auto_generated                             ; shift_taps_t5n  ; work         ;
;             |altsyncram_02b1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3|shift_taps_t5n:auto_generated|altsyncram_02b1:altsyncram2 ; altsyncram_02b1 ; work         ;
;             |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3|shift_taps_t5n:auto_generated|cntr_6pf:cntr1              ; cntr_6pf        ; work         ;
;             |cntr_s8h:cntr3|              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3|shift_taps_t5n:auto_generated|cntr_s8h:cntr3              ; cntr_s8h        ; work         ;
;       |altshift_taps:FIFO_comp_rtl_4|     ; 5 (0)               ; 4 (0)                     ; 74          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4                                                           ; altshift_taps   ; work         ;
;          |shift_taps_v5n:auto_generated|  ; 5 (0)               ; 4 (1)                     ; 74          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated                             ; shift_taps_v5n  ; work         ;
;             |altsyncram_22b1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 74          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated|altsyncram_22b1:altsyncram2 ; altsyncram_22b1 ; work         ;
;             |cntr_4pf:cntr1|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated|cntr_4pf:cntr1              ; cntr_4pf        ; work         ;
;             |cntr_r8h:cntr3|              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated|cntr_r8h:cntr3              ; cntr_r8h        ; work         ;
;       |altshift_taps:FIFO_comp_rtl_5|     ; 10 (0)              ; 6 (0)                     ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5                                                           ; altshift_taps   ; work         ;
;          |shift_taps_06n:auto_generated|  ; 10 (2)              ; 6 (3)                     ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated                             ; shift_taps_06n  ; work         ;
;             |altsyncram_b961:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 225         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4 ; altsyncram_b961 ; work         ;
;             |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated|cntr_6pf:cntr1              ; cntr_6pf        ; work         ;
;             |cntr_p8h:cntr5|              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated|cntr_p8h:cntr5              ; cntr_p8h        ; work         ;
;       |altshift_taps:FIFO_in_rtl_0|       ; 13 (0)              ; 7 (0)                     ; 25          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0                                                             ; altshift_taps   ; work         ;
;          |shift_taps_d4n:auto_generated|  ; 13 (0)              ; 7 (1)                     ; 25          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0|shift_taps_d4n:auto_generated                               ; shift_taps_d4n  ; work         ;
;             |altsyncram_2va1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 25          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0|shift_taps_d4n:auto_generated|altsyncram_2va1:altsyncram2   ; altsyncram_2va1 ; work         ;
;             |cntr_9pf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0|shift_taps_d4n:auto_generated|cntr_9pf:cntr1                ; cntr_9pf        ; work         ;
;             |cntr_v8h:cntr3|              ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0|shift_taps_d4n:auto_generated|cntr_v8h:cntr3                ; cntr_v8h        ; work         ;
;       |altshift_taps:FIFO_in_rtl_1|       ; 7 (0)               ; 6 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1                                                             ; altshift_taps   ; work         ;
;          |shift_taps_g4n:auto_generated|  ; 7 (0)               ; 6 (1)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1|shift_taps_g4n:auto_generated                               ; shift_taps_g4n  ; work         ;
;             |altsyncram_0va1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1|shift_taps_g4n:auto_generated|altsyncram_0va1:altsyncram2   ; altsyncram_0va1 ; work         ;
;             |cntr_7pf:cntr1|              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1|shift_taps_g4n:auto_generated|cntr_7pf:cntr1                ; cntr_7pf        ; work         ;
;             |cntr_u8h:cntr3|              ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1|shift_taps_g4n:auto_generated|cntr_u8h:cntr3                ; cntr_u8h        ; work         ;
;       |altshift_taps:FIFO_in_rtl_2|       ; 9 (0)               ; 5 (0)                     ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2                                                             ; altshift_taps   ; work         ;
;          |shift_taps_u5n:auto_generated|  ; 9 (0)               ; 5 (1)                     ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2|shift_taps_u5n:auto_generated                               ; shift_taps_u5n  ; work         ;
;             |altsyncram_12b1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 102         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2|shift_taps_u5n:auto_generated|altsyncram_12b1:altsyncram2   ; altsyncram_12b1 ; work         ;
;             |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2|shift_taps_u5n:auto_generated|cntr_6pf:cntr1                ; cntr_6pf        ; work         ;
;             |cntr_s8h:cntr3|              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2|shift_taps_u5n:auto_generated|cntr_s8h:cntr3                ; cntr_s8h        ; work         ;
;       |altshift_taps:FIFO_in_rtl_3|       ; 5 (0)               ; 4 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3                                                             ; altshift_taps   ; work         ;
;          |shift_taps_16n:auto_generated|  ; 5 (0)               ; 4 (1)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3|shift_taps_16n:auto_generated                               ; shift_taps_16n  ; work         ;
;             |altsyncram_62b1:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3|shift_taps_16n:auto_generated|altsyncram_62b1:altsyncram2   ; altsyncram_62b1 ; work         ;
;             |cntr_4pf:cntr1|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3|shift_taps_16n:auto_generated|cntr_4pf:cntr1                ; cntr_4pf        ; work         ;
;             |cntr_r8h:cntr3|              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3|shift_taps_16n:auto_generated|cntr_r8h:cntr3                ; cntr_r8h        ; work         ;
;       |altshift_taps:FIFO_in_rtl_4|       ; 10 (0)              ; 6 (0)                     ; 294         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4                                                             ; altshift_taps   ; work         ;
;          |shift_taps_56n:auto_generated|  ; 10 (2)              ; 6 (3)                     ; 294         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4|shift_taps_56n:auto_generated                               ; shift_taps_56n  ; work         ;
;             |altsyncram_l961:altsyncram4| ; 0 (0)               ; 0 (0)                     ; 294         ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4|shift_taps_56n:auto_generated|altsyncram_l961:altsyncram4   ; altsyncram_l961 ; work         ;
;             |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4|shift_taps_56n:auto_generated|cntr_6pf:cntr1                ; cntr_6pf        ; work         ;
;             |cntr_p8h:cntr5|              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4|shift_taps_56n:auto_generated|cntr_p8h:cntr5                ; cntr_p8h        ; work         ;
;       |arith_unit:ArithmeticUnit|         ; 669 (66)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit                                                               ; arith_unit      ; work         ;
;          |multiplier16:mul02|             ; 272 (16)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul02                                            ; multiplier16    ; work         ;
;             |multiplier:LSB8_LSB_MUL|     ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul02|multiplier:LSB8_LSB_MUL                    ; multiplier      ; work         ;
;             |multiplier:LSB8_MSB_MUL|     ; 63 (63)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul02|multiplier:LSB8_MSB_MUL                    ; multiplier      ; work         ;
;             |multiplier:MSB8_LSB_MUL|     ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul02|multiplier:MSB8_LSB_MUL                    ; multiplier      ; work         ;
;          |multiplier16:mul03|             ; 203 (15)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul03                                            ; multiplier16    ; work         ;
;             |multiplier:LSB8_LSB_MUL|     ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul03|multiplier:LSB8_LSB_MUL                    ; multiplier      ; work         ;
;             |multiplier:LSB8_MSB_MUL|     ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul03|multiplier:LSB8_MSB_MUL                    ; multiplier      ; work         ;
;             |multiplier:MSB8_LSB_MUL|     ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul03|multiplier:MSB8_LSB_MUL                    ; multiplier      ; work         ;
;          |multiplier:mul01|               ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GECKO|pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier:mul01                                              ; multiplier      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0|shift_taps_e4n:auto_generated|altsyncram_4va1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 4            ; 7            ; 4            ; 28   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated|altsyncram_5va1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 5            ; 6            ; 5            ; 30   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated|altsyncram_s1b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 13           ; 4            ; 13           ; 52   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3|shift_taps_t5n:auto_generated|altsyncram_02b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 16           ; 3            ; 16           ; 48   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated|altsyncram_22b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2            ; 37           ; 2            ; 37           ; 74   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 75           ; 3            ; 75           ; 225  ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0|shift_taps_d4n:auto_generated|altsyncram_2va1:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 5            ; 5            ; 5            ; 5            ; 25   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1|shift_taps_g4n:auto_generated|altsyncram_0va1:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4            ; 6            ; 4            ; 6            ; 24   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2|shift_taps_u5n:auto_generated|altsyncram_12b1:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 3            ; 34           ; 3            ; 34           ; 102  ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3|shift_taps_16n:auto_generated|altsyncram_62b1:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 2            ; 48           ; 2            ; 48           ; 96   ; None ;
; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4|shift_taps_56n:auto_generated|altsyncram_l961:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 3            ; 98           ; 3            ; 98           ; 294  ; None ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |GECKO|pipeline_lab:inst|state_verify                                  ;
+-----------------------+-----------------------+--------------------+-------------------+
; Name                  ; state_verify.FINISHED ; state_verify.COUNT ; state_verify.IDLE ;
+-----------------------+-----------------------+--------------------+-------------------+
; state_verify.IDLE     ; 0                     ; 0                  ; 0                 ;
; state_verify.COUNT    ; 0                     ; 1                  ; 1                 ;
; state_verify.FINISHED ; 1                     ; 0                  ; 1                 ;
+-----------------------+-----------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GECKO|pipeline_lab:inst|\FSM_verify:sync_state0                                                                   ;
+----------------------------------+----------------------------------+-------------------------------+------------------------------+
; Name                             ; \FSM_verify:sync_state0.FINISHED ; \FSM_verify:sync_state0.COUNT ; \FSM_verify:sync_state0.IDLE ;
+----------------------------------+----------------------------------+-------------------------------+------------------------------+
; \FSM_verify:sync_state0.IDLE     ; 0                                ; 0                             ; 0                            ;
; \FSM_verify:sync_state0.COUNT    ; 0                                ; 1                             ; 1                            ;
; \FSM_verify:sync_state0.FINISHED ; 1                                ; 0                             ; 1                            ;
+----------------------------------+----------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GECKO|pipeline_lab:inst|\FSM_verify:sync_state1                                                                   ;
+----------------------------------+----------------------------------+-------------------------------+------------------------------+
; Name                             ; \FSM_verify:sync_state1.FINISHED ; \FSM_verify:sync_state1.COUNT ; \FSM_verify:sync_state1.IDLE ;
+----------------------------------+----------------------------------+-------------------------------+------------------------------+
; \FSM_verify:sync_state1.IDLE     ; 0                                ; 0                             ; 0                            ;
; \FSM_verify:sync_state1.COUNT    ; 0                                ; 1                             ; 1                            ;
; \FSM_verify:sync_state1.FINISHED ; 1                                ; 0                             ; 1                            ;
+----------------------------------+----------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |GECKO|pipeline_lab:inst|state_compute                                     ;
+------------------------+------------------------+---------------------+--------------------+
; Name                   ; state_compute.FINISHED ; state_compute.COUNT ; state_compute.IDLE ;
+------------------------+------------------------+---------------------+--------------------+
; state_compute.IDLE     ; 0                      ; 0                   ; 0                  ;
; state_compute.COUNT    ; 0                      ; 1                   ; 1                  ;
; state_compute.FINISHED ; 1                      ; 0                   ; 1                  ;
+------------------------+------------------------+---------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------+
; Register name                                                              ; Reason for Removal                     ;
+----------------------------------------------------------------------------+----------------------------------------+
; pipeline_lab:inst|FIFO_in_op[127]                                          ; Stuck at GND due to stuck port data_in ;
; pipeline_lab:inst|FIFO_comp[3946,3978,3980,4010,4012,4042,4044,4073..4079] ; Stuck at GND due to stuck port data_in ;
; pipeline_lab:inst|\FSM_verify:sync_state0.IDLE                             ; Lost fanout                            ;
; pipeline_lab:inst|\FSM_verify:sync_state0.COUNT                            ; Lost fanout                            ;
; pipeline_lab:inst|\FSM_verify:sync_state1.IDLE                             ; Lost fanout                            ;
; pipeline_lab:inst|\FSM_verify:sync_state1.COUNT                            ; Lost fanout                            ;
; Total Number of Removed Registers = 19                                     ;                                        ;
+----------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                                ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------------+
; pipeline_lab:inst|FIFO_comp[4074] ; Stuck at GND              ; pipeline_lab:inst|FIFO_comp[4042], pipeline_lab:inst|FIFO_comp[4010], ;
;                                   ; due to stuck port data_in ; pipeline_lab:inst|FIFO_comp[3978], pipeline_lab:inst|FIFO_comp[3946]  ;
; pipeline_lab:inst|FIFO_comp[4076] ; Stuck at GND              ; pipeline_lab:inst|FIFO_comp[4044], pipeline_lab:inst|FIFO_comp[4012], ;
;                                   ; due to stuck port data_in ; pipeline_lab:inst|FIFO_comp[3980]                                     ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8367  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 8338  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6272  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                  ;
+-------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------+---------+
; pipeline_lab:inst|accum_comp                                                        ; 9       ;
; pipeline_lab:inst|\FSM_verify:done_out[1]                                           ; 3       ;
; pipeline_lab:inst|\FSM_verify:sync_button1                                          ; 1       ;
; pipeline_lab:inst|start_in[0]                                                       ; 4       ;
; pipeline_lab:inst|\FSM_compute:sync_button0                                         ; 1       ;
; pipeline_lab:inst|FIFO_comp[0]                                                      ; 1       ;
; pipeline_lab:inst|FIFO_comp[4]                                                      ; 1       ;
; pipeline_lab:inst|FIFO_comp[5]                                                      ; 1       ;
; pipeline_lab:inst|FIFO_comp[6]                                                      ; 1       ;
; pipeline_lab:inst|FIFO_comp[7]                                                      ; 1       ;
; pipeline_lab:inst|FIFO_comp[8]                                                      ; 1       ;
; pipeline_lab:inst|FIFO_comp[9]                                                      ; 1       ;
; pipeline_lab:inst|FIFO_comp[11]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[14]                                                     ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[2]                                           ; 1       ;
; pipeline_lab:inst|start_in[1]                                                       ; 1       ;
; pipeline_lab:inst|FIFO_comp[33]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[34]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[35]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[36]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[37]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[39]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[42]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[43]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[47]                                                     ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[3]                                           ; 1       ;
; pipeline_lab:inst|start_in[2]                                                       ; 1       ;
; pipeline_lab:inst|FIFO_comp[64]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[68]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[70]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[71]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[73]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[74]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[76]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[77]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[79]                                                     ; 1       ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated|dffe4 ; 13      ;
; pipeline_lab:inst|FIFO_comp[238]                                                    ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[4]                                           ; 1       ;
; pipeline_lab:inst|start_in[3]                                                       ; 1       ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated|dffe6 ; 75      ;
; pipeline_lab:inst|FIFO_comp[161]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[96]                                                     ; 1       ;
; pipeline_lab:inst|FIFO_comp[258]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[163]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[101]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[103]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[104]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[105]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[111]                                                    ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[5]                                           ; 1       ;
; pipeline_lab:inst|start_in[4]                                                       ; 1       ;
; pipeline_lab:inst|FIFO_comp[128]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[290]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[134]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[136]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[202]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[139]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[141]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[143]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[302]                                                    ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[6]                                           ; 1       ;
; pipeline_lab:inst|start_in[5]                                                       ; 1       ;
; pipeline_lab:inst|FIFO_comp[227]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[164]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[165]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[166]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[167]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[168]                                                    ; 1       ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated|dffe4 ; 37      ;
; pipeline_lab:inst|FIFO_comp[265]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[172]                                                    ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[7]                                           ; 1       ;
; pipeline_lab:inst|start_in[6]                                                       ; 1       ;
; pipeline_lab:inst|FIFO_comp[257]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[354]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[196]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[199]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[200]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[297]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[330]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[205]                                                    ; 1       ;
; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated|dffe4 ; 5       ;
; pipeline_lab:inst|FIFO_comp[590]                                                    ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[8]                                           ; 1       ;
; pipeline_lab:inst|start_in[7]                                                       ; 1       ;
; pipeline_lab:inst|FIFO_comp[289]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[224]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[291]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[229]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[235]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[236]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[239]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[622]                                                    ; 1       ;
; pipeline_lab:inst|\FSM_verify:done_out[9]                                           ; 1       ;
; pipeline_lab:inst|start_in[8]                                                       ; 1       ;
; pipeline_lab:inst|FIFO_comp[321]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[323]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[261]                                                    ; 1       ;
; pipeline_lab:inst|FIFO_comp[262]                                                    ; 1       ;
; Total number of inverted registers = 2806*                                          ;         ;
+-------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Megafunction                      ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------+
; pipeline_lab:inst|FIFO_comp[835,867,899,931,963,995,1027,1059,1091,1224,1256,1288,1320,1352,1384,1416,1448,1480,1698,1730,1762,1794,1826,1858,1890,1922,1954,3137,3169,3201,3233,3265,3297,3329,3361,3393]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pipeline_lab:inst|FIFO_comp_rtl_0 ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_comp[334,366,398,430,462,494,526,558,1475,1507,1539,1569,1571,1601,1603,1633,1635,1665,1667,1697,1699,1729,1761,1793,2211,2243,2275,2307,2339,2371,2403,2435,3648,3680,3712,3744,3776,3808,3840,3872]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; pipeline_lab:inst|FIFO_comp_rtl_1 ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in[101,115,125,139,149,163,173,187,197,211,221,235,245,259,685,709,733,757,781,805,829,972,996,1020,1044,1068,1092,1116]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; pipeline_lab:inst|FIFO_in_rtl_0   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in_op[73..79]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pipeline_lab:inst|FIFO_in_rtl_0   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_comp[46,66,78,98,110,130,142,162,174,194,206,226,256,288,320,352,384,416,897,905,929,937,961,969,993,1001,1025,1033,1057,1065,1345,1377,1409,1441,1473,1505,1989,2021,2053,2085,2117,2149,2636,2668,2700,2732,2764,2796,2913,2945,2977,3009,3041,3073,3238,3270,3302,3334,3366,3398,3684,3714,3716,3727,3746,3748,3759,3778,3780,3791,3810,3812,3823,3842,3844,3855,3874,3887]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; pipeline_lab:inst|FIFO_comp_rtl_2 ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in[146,170,180,194,204,218,228,242,252,266,276,300,1162,1186,1210,1234,1258,1282,1661,1685,1709,1733,1757,1781,1948,1972,1996,2020,2044,2068,2509,2533,2557,2581,2605,2629]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; pipeline_lab:inst|FIFO_in_rtl_1   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_comp[549,581,613,645,677,718,750,782,814,846,932,942,964,974,996,1006,1028,1038,1060,1070,1572,1604,1636,1668,1700,1739,1771,1803,1835,1867,1892,1924,1956,1988,2020,2336,2368,2400,2432,2464,2720,2734,2752,2766,2784,2798,2816,2830,2848,2862,2926,2958,2990,3022,3054,3308,3340,3372,3373,3404,3405,3433,3436,3437,3465,3469,3497,3501,3529,3561,3752,3784,3816,3848,3880,3881,3913,3945,3977,4009]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; pipeline_lab:inst|FIFO_comp_rtl_3 ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in[20,44,68,92,116,240,264,288,312,336,427,451,475,499,523,554,578,602,626,650,670,672,694,696,718,720,742,744,766,768,849,873,897,921,945,981,999,1005,1023,1029,1047,1053,1071,1077,1095,1128,1152,1176,1200,1224,1231,1239,1255,1259,1263,1279,1283,1287,1303,1307,1311,1327,1331,1335,1355,1579,1603,1621,1627,1645,1651,1669,1675,1693,1717,1873,1897,1901,1921,1925,1945,1949,1953,1969,1973,1977,1997,2001,2016,2025,2040,2041,2049,2064,2065,2074,2088,2089,2098,2112,2113,2122,2129,2137,2146,2153,2170,2177,2197,2201,2221,2225,2245,2268,2269,2292,2293,2316,2321,2340,2345,2364,2369,2393,2417,2471,2495,2519,2543,2567,2599,2623,2647,2671,2686,2695,2710,2734,2758,2782,2844,2868,2892,2908,2915,2916,2919,2925,2932,2939,2940,2943,2949,2956,2963,2967,2973,2980,2987,2991,2997,3004,3011,3015,3021]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pipeline_lab:inst|FIFO_in_rtl_2   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in_op[88..92]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pipeline_lab:inst|FIFO_in_rtl_2   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_comp[137,169,201,233,390,422,427,454,459,486,491,513,523,545,577,588,609,620,640,642,652,672,674,684,704,706,736..738,769,800,801,832,833,864,896,1035,1067,1099,1131,1223,1255,1287,1289,1319,1321,1353,1385,1479,1482,1511,1514,1543,1546,1575,1578,1600,1632,1664,1678,1696,1710,1742,1774,1888,1920,1952,1984,2080,2082,2088,2112,2114,2120,2144,2146,2152,2176,2178,2184,2209,2241,2273,2305,2315,2347,2369,2379,2401,2411,2433,2465,2922,2954,2983,2986,3015,3018,3020,3047,3052,3079,3084,3112,3116,3138,3144,3170,3176,3202,3208,3234,3339,3371,3392,3403,3424,3434,3435,3456,3458,3466,3488,3490,3498,3499,3522,3530,3531,3554,3563,3595,3617,3649,3681,3713,3938,3942,3944,3970,3974,3976,4002,4006,4008,4034,4038,4040]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; pipeline_lab:inst|FIFO_comp_rtl_4 ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in[3,27,40,46,51,64,70,75,85,88,94,109,112,118,133,157,160,184,208,232,384,408,432,434,440,456,458,464,471,474,482,488,495,497,498,506,512,519,521,522,543,545,546,553,569,577,601,625,725,749,773,797,815,839,863,887,1036,1039,1042,1060,1063,1066,1072,1084,1087,1090,1096,1108,1109,1111,1114,1120,1133,1144,1157,1181,1242,1257,1266,1281,1290,1305,1314,1329,1410,1434,1453,1458,1474,1477,1482,1498,1501,1521,1522,1525,1545,1546,1554,1564,1569,1578,1588,1593,1602,1612,1626,1636,1642,1657,1666,1681,1690,1705,1714,1729,1975,1999,2023,2047,2072,2079,2080,2096,2103,2104,2120,2127,2128,2144,2151,2152,2157,2181,2188,2205,2212,2229,2236,2256,2260,2280,2304,2328,2332,2356,2370,2379,2380,2394,2403,2404,2418,2427,2442,2451,2560,2584,2608,2632,2788,2812,2836,2846,2858,2860,2870,2882,2894,2906,2918,2930,2935,2948,2959,2972,2983,2996,3007,3020]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; pipeline_lab:inst|FIFO_in_rtl_3   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in_op[22..25,50..53,120..123]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; pipeline_lab:inst|FIFO_in_rtl_3   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_comp[65,67,97,99,106,129,131,138,170,234,266,298,385,417,449,488,520,547,552,579,611,648,680,712,719,751,783,838,870..872,876,879,902..904,908,911,935,936,940,943,999,1031,1063,1088,1120,1121,1124,1152,1153,1156,1167,1185,1188,1199,1226,1231,1258,1290,1354,1386,1418,1519,1551,1573,1581,1583,1605,1609,1613,1637,1641,1645,1673,1760,1792,1824,1838,1870,1902,1930,1962,1985,1994,2017,2049,2055,2087,2089,2119,2121,2153,2157,2188,2189,2213,2220,2221,2245,2252,2277,2341,2350,2373,2382,2405,2414,2470,2477,2498,2502,2509,2530,2534,2536,2537,2541,2543,2562,2568,2569,2575,2600,2601,2607,2690,2692,2697,2722,2724,2729,2754,2756,2761,2767,2790,2791,2799,2820,2822,2823,2831,2852,2854..2856,2861,2884,2888,2893,2912,2920,2925,2927,2944,2959,2976,2991,3010,3042,3074,3081,3113,3117,3140,3145,3149,3168,3171,3172,3181,3200,3203,3204,3232,3235,3278,3298,3310,3330,3342,3362,3375,3396,3407,3428,3439,3457,3460,3489,3496,3521,3523,3524,3528,3555,3556,3560,3587,3588,3651,3653,3683,3685,3715,3717,3782,3814,3846,3875,3907,3939,3951,3972,3973,3975,3983,4004,4005,4007,4015,4036,4037,4039]                                                                                                                                                                                                                                                                  ; pipeline_lab:inst|FIFO_comp_rtl_5 ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in[106,123,130,138,147,154,162,171,175,186,199,203,206,223,227,230,251,254,257,281,305,353,354,377,378,401,402,477,501,518,525,538,542,562,564,566,586,588,612,680,684,704,708,724,728,730,732,748,753,754,769,772,777,778,793,801,817,834,858,865,874,882,889,893,898,913,917,922,934,941,950,954,958,961,974,978,982,985,998,1002,1009,1030,1050,1054,1057,1074,1078,1081,1091,1098,1105,1115,1131,1139,1155,1156,1179,1180,1193,1201,1202,1204,1217,1225,1226,1241,1249,1250,1252,1276,1291,1297,1298,1300,1315,1321,1322,1339,1344..1346,1368,1392,1412,1436,1452,1460,1476,1483,1500,1507,1513,1518,1531,1537,1542,1543,1561,1566,1567,1584,1591,1601,1608,1625,1632,1649,1659,1683,1684,1707,1708,1732,1755,1779,1780,1784,1793,1796,1803,1804,1808,1812,1817,1818,1820,1828,1832,1836,1841,1842,1844,1851,1860,1866,1875,1891,1899,1909,1915,1933,1939,1957,1985,2009,2015,2029,2033,2039,2053,2060,2063,2077,2084,2090,2108,2114,2138,2235,2259,2276,2279,2283,2300,2303,2311,2324,2327,2330,2334,2335,2354,2358,2359,2378,2382,2385,2398,2409,2422,2425,2433,2438,2446,2449,2462,2473,2486,2564,2566,2579,2588,2590,2593,2603,2612,2614,2615,2617,2627,2639,2641,2648,2663,2666,2672,2674,2690,2696,2698,2714,2721,2722,2744,2745,2768,2769,2771,2783,2792,2795,2807,2817,2819,2831,2841,2849,2852,2865,2873,2876,2897,2900,2962,2965,2970,2986,2989,2994,3010,3013,3018] ; pipeline_lab:inst|FIFO_in_rtl_4   ; SHIFT_TAPS ;
; pipeline_lab:inst|FIFO_in_op[11..13,41..43,60..62,101..103]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; pipeline_lab:inst|FIFO_in_rtl_4   ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |GECKO|pipeline_lab:inst|Selector5 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |GECKO|pipeline_lab:inst|Selector1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0|shift_taps_e4n:auto_generated|altsyncram_4va1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1|shift_taps_f4n:auto_generated|altsyncram_5va1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0|shift_taps_d4n:auto_generated|altsyncram_2va1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2|shift_taps_r5n:auto_generated|altsyncram_s1b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1|shift_taps_g4n:auto_generated|altsyncram_0va1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3|shift_taps_t5n:auto_generated|altsyncram_02b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2|shift_taps_u5n:auto_generated|altsyncram_12b1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4|shift_taps_v5n:auto_generated|altsyncram_22b1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3|shift_taps_16n:auto_generated|altsyncram_62b1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4|shift_taps_56n:auto_generated|altsyncram_l961:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------------+
; Parameter Name                ; Value                 ; Type                                       ;
+-------------------------------+-----------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                    ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                    ;
; LOCK_HIGH                     ; 1                     ; Untyped                                    ;
; LOCK_LOW                      ; 1                     ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                    ;
; SKIP_VCO                      ; OFF                   ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                    ;
; BANDWIDTH                     ; 0                     ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                                    ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                                    ;
; CLK0_DIVIDE_BY                ; 10                    ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                                    ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                    ;
; VCO_MIN                       ; 0                     ; Untyped                                    ;
; VCO_MAX                       ; 0                     ; Untyped                                    ;
; VCO_CENTER                    ; 0                     ; Untyped                                    ;
; PFD_MIN                       ; 0                     ; Untyped                                    ;
; PFD_MAX                       ; 0                     ; Untyped                                    ;
; M_INITIAL                     ; 0                     ; Untyped                                    ;
; M                             ; 0                     ; Untyped                                    ;
; N                             ; 1                     ; Untyped                                    ;
; M2                            ; 1                     ; Untyped                                    ;
; N2                            ; 1                     ; Untyped                                    ;
; SS                            ; 1                     ; Untyped                                    ;
; C0_HIGH                       ; 0                     ; Untyped                                    ;
; C1_HIGH                       ; 0                     ; Untyped                                    ;
; C2_HIGH                       ; 0                     ; Untyped                                    ;
; C3_HIGH                       ; 0                     ; Untyped                                    ;
; C4_HIGH                       ; 0                     ; Untyped                                    ;
; C5_HIGH                       ; 0                     ; Untyped                                    ;
; C6_HIGH                       ; 0                     ; Untyped                                    ;
; C7_HIGH                       ; 0                     ; Untyped                                    ;
; C8_HIGH                       ; 0                     ; Untyped                                    ;
; C9_HIGH                       ; 0                     ; Untyped                                    ;
; C0_LOW                        ; 0                     ; Untyped                                    ;
; C1_LOW                        ; 0                     ; Untyped                                    ;
; C2_LOW                        ; 0                     ; Untyped                                    ;
; C3_LOW                        ; 0                     ; Untyped                                    ;
; C4_LOW                        ; 0                     ; Untyped                                    ;
; C5_LOW                        ; 0                     ; Untyped                                    ;
; C6_LOW                        ; 0                     ; Untyped                                    ;
; C7_LOW                        ; 0                     ; Untyped                                    ;
; C8_LOW                        ; 0                     ; Untyped                                    ;
; C9_LOW                        ; 0                     ; Untyped                                    ;
; C0_INITIAL                    ; 0                     ; Untyped                                    ;
; C1_INITIAL                    ; 0                     ; Untyped                                    ;
; C2_INITIAL                    ; 0                     ; Untyped                                    ;
; C3_INITIAL                    ; 0                     ; Untyped                                    ;
; C4_INITIAL                    ; 0                     ; Untyped                                    ;
; C5_INITIAL                    ; 0                     ; Untyped                                    ;
; C6_INITIAL                    ; 0                     ; Untyped                                    ;
; C7_INITIAL                    ; 0                     ; Untyped                                    ;
; C8_INITIAL                    ; 0                     ; Untyped                                    ;
; C9_INITIAL                    ; 0                     ; Untyped                                    ;
; C0_MODE                       ; BYPASS                ; Untyped                                    ;
; C1_MODE                       ; BYPASS                ; Untyped                                    ;
; C2_MODE                       ; BYPASS                ; Untyped                                    ;
; C3_MODE                       ; BYPASS                ; Untyped                                    ;
; C4_MODE                       ; BYPASS                ; Untyped                                    ;
; C5_MODE                       ; BYPASS                ; Untyped                                    ;
; C6_MODE                       ; BYPASS                ; Untyped                                    ;
; C7_MODE                       ; BYPASS                ; Untyped                                    ;
; C8_MODE                       ; BYPASS                ; Untyped                                    ;
; C9_MODE                       ; BYPASS                ; Untyped                                    ;
; C0_PH                         ; 0                     ; Untyped                                    ;
; C1_PH                         ; 0                     ; Untyped                                    ;
; C2_PH                         ; 0                     ; Untyped                                    ;
; C3_PH                         ; 0                     ; Untyped                                    ;
; C4_PH                         ; 0                     ; Untyped                                    ;
; C5_PH                         ; 0                     ; Untyped                                    ;
; C6_PH                         ; 0                     ; Untyped                                    ;
; C7_PH                         ; 0                     ; Untyped                                    ;
; C8_PH                         ; 0                     ; Untyped                                    ;
; C9_PH                         ; 0                     ; Untyped                                    ;
; L0_HIGH                       ; 1                     ; Untyped                                    ;
; L1_HIGH                       ; 1                     ; Untyped                                    ;
; G0_HIGH                       ; 1                     ; Untyped                                    ;
; G1_HIGH                       ; 1                     ; Untyped                                    ;
; G2_HIGH                       ; 1                     ; Untyped                                    ;
; G3_HIGH                       ; 1                     ; Untyped                                    ;
; E0_HIGH                       ; 1                     ; Untyped                                    ;
; E1_HIGH                       ; 1                     ; Untyped                                    ;
; E2_HIGH                       ; 1                     ; Untyped                                    ;
; E3_HIGH                       ; 1                     ; Untyped                                    ;
; L0_LOW                        ; 1                     ; Untyped                                    ;
; L1_LOW                        ; 1                     ; Untyped                                    ;
; G0_LOW                        ; 1                     ; Untyped                                    ;
; G1_LOW                        ; 1                     ; Untyped                                    ;
; G2_LOW                        ; 1                     ; Untyped                                    ;
; G3_LOW                        ; 1                     ; Untyped                                    ;
; E0_LOW                        ; 1                     ; Untyped                                    ;
; E1_LOW                        ; 1                     ; Untyped                                    ;
; E2_LOW                        ; 1                     ; Untyped                                    ;
; E3_LOW                        ; 1                     ; Untyped                                    ;
; L0_INITIAL                    ; 1                     ; Untyped                                    ;
; L1_INITIAL                    ; 1                     ; Untyped                                    ;
; G0_INITIAL                    ; 1                     ; Untyped                                    ;
; G1_INITIAL                    ; 1                     ; Untyped                                    ;
; G2_INITIAL                    ; 1                     ; Untyped                                    ;
; G3_INITIAL                    ; 1                     ; Untyped                                    ;
; E0_INITIAL                    ; 1                     ; Untyped                                    ;
; E1_INITIAL                    ; 1                     ; Untyped                                    ;
; E2_INITIAL                    ; 1                     ; Untyped                                    ;
; E3_INITIAL                    ; 1                     ; Untyped                                    ;
; L0_MODE                       ; BYPASS                ; Untyped                                    ;
; L1_MODE                       ; BYPASS                ; Untyped                                    ;
; G0_MODE                       ; BYPASS                ; Untyped                                    ;
; G1_MODE                       ; BYPASS                ; Untyped                                    ;
; G2_MODE                       ; BYPASS                ; Untyped                                    ;
; G3_MODE                       ; BYPASS                ; Untyped                                    ;
; E0_MODE                       ; BYPASS                ; Untyped                                    ;
; E1_MODE                       ; BYPASS                ; Untyped                                    ;
; E2_MODE                       ; BYPASS                ; Untyped                                    ;
; E3_MODE                       ; BYPASS                ; Untyped                                    ;
; L0_PH                         ; 0                     ; Untyped                                    ;
; L1_PH                         ; 0                     ; Untyped                                    ;
; G0_PH                         ; 0                     ; Untyped                                    ;
; G1_PH                         ; 0                     ; Untyped                                    ;
; G2_PH                         ; 0                     ; Untyped                                    ;
; G3_PH                         ; 0                     ; Untyped                                    ;
; E0_PH                         ; 0                     ; Untyped                                    ;
; E1_PH                         ; 0                     ; Untyped                                    ;
; E2_PH                         ; 0                     ; Untyped                                    ;
; E3_PH                         ; 0                     ; Untyped                                    ;
; M_PH                          ; 0                     ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                    ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                    ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                             ;
+-------------------------------+-----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 9              ; Untyped                                                        ;
; WIDTH          ; 4              ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_e4n ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 8              ; Untyped                                                        ;
; WIDTH          ; 5              ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_f4n ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 7              ; Untyped                                                      ;
; WIDTH          ; 5              ; Untyped                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_d4n ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 6              ; Untyped                                                        ;
; WIDTH          ; 13             ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_r5n ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 6              ; Untyped                                                      ;
; WIDTH          ; 6              ; Untyped                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_g4n ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 5              ; Untyped                                                        ;
; WIDTH          ; 16             ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_t5n ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 5              ; Untyped                                                      ;
; WIDTH          ; 34             ; Untyped                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_u5n ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 4              ; Untyped                                                        ;
; WIDTH          ; 37             ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_v5n ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 4              ; Untyped                                                      ;
; WIDTH          ; 48             ; Untyped                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_16n ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                        ;
; WIDTH          ; 75             ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_06n ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 3              ; Untyped                                                      ;
; WIDTH          ; 98             ; Untyped                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_56n ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                          ;
+----------------------------+-------------------------------------------------+
; Name                       ; Value                                           ;
+----------------------------+-------------------------------------------------+
; Number of entity instances ; 11                                              ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 9                                               ;
;     -- WIDTH               ; 4                                               ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 8                                               ;
;     -- WIDTH               ; 5                                               ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 7                                               ;
;     -- WIDTH               ; 5                                               ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 6                                               ;
;     -- WIDTH               ; 13                                              ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1   ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 6                                               ;
;     -- WIDTH               ; 6                                               ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 5                                               ;
;     -- WIDTH               ; 16                                              ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2   ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 5                                               ;
;     -- WIDTH               ; 34                                              ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 4                                               ;
;     -- WIDTH               ; 37                                              ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3   ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 4                                               ;
;     -- WIDTH               ; 48                                              ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5 ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 3                                               ;
;     -- WIDTH               ; 75                                              ;
; Entity Instance            ; pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4   ;
;     -- NUMBER_OF_TAPS      ; 1                                               ;
;     -- TAP_DISTANCE        ; 3                                               ;
;     -- WIDTH               ; 98                                              ;
+----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_lab:inst|arith_unit:ArithmeticUnit"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; d[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 100                         ;
; cycloneiii_ff         ; 8367                        ;
;     CLR               ; 2079                        ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 29                          ;
;     ENA CLR           ; 6243                        ;
; cycloneiii_lcell_comb ; 5442                        ;
;     arith             ; 379                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 299                         ;
;     normal            ; 5063                        ;
;         0 data inputs ; 31                          ;
;         1 data inputs ; 2595                        ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 2076                        ;
;         4 data inputs ; 221                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 341                         ;
;                       ;                             ;
; Max LUT depth         ; 17.30                       ;
; Average LUT depth     ; 1.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 28 17:07:19 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file gecko.bdf
    Info (12023): Found entity 1: GECKO
Info (12021): Found 5 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp5 24.04/vhdl/arith_unit.vhd
    Info (12022): Found design unit 1: arith_unit-combinatorial File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd Line: 22
    Info (12022): Found design unit 2: arith_unit-one_stage_pipeline File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd Line: 76
    Info (12022): Found design unit 3: arith_unit-two_stage_pipeline_1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd Line: 150
    Info (12022): Found design unit 4: arith_unit-two_stage_pipeline_2 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd Line: 238
    Info (12023): Found entity 1: arith_unit File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd Line: 5
Info (12021): Found 6 design units, including 3 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp5 24.04/vhdl/multiplier.vhd
    Info (12022): Found design unit 1: multiplier-combinatorial File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/multiplier.vhd Line: 16
    Info (12022): Found design unit 2: multiplier16-combinatorial File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/multiplier.vhd Line: 60
    Info (12022): Found design unit 3: multiplier16_pipeline-pipeline File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/multiplier.vhd Line: 116
    Info (12023): Found entity 1: multiplier File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/multiplier.vhd Line: 9
    Info (12023): Found entity 2: multiplier16 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/multiplier.vhd Line: 53
    Info (12023): Found entity 3: multiplier16_pipeline File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/multiplier.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp5 24.04/vhdl/pipeline_lab.vhd
    Info (12022): Found design unit 1: pipeline_lab-synth File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 20
    Info (12023): Found entity 1: pipeline_lab File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/marcopc/documents/work/epfl/ba4/archsoc/archsocproject1/tp5 24.04/vhdl/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/PLL.vhd Line: 51
    Info (12023): Found entity 1: PLL File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/PLL.vhd Line: 42
Info (12127): Elaborating entity "GECKO" for the top level hierarchy
Info (12128): Elaborating entity "pipeline_lab" for hierarchy "pipeline_lab:inst"
Warning (10036): Verilog HDL or VHDL warning at pipeline_lab.vhd(47): object "s_val" assigned a value but never read File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at pipeline_lab.vhd(47): object "s_act" assigned a value but never read File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 47
Warning (10492): VHDL Process Statement warning at pipeline_lab.vhd(179): signal "FIFO_comp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 179
Info (12129): Elaborating entity "arith_unit" using architecture "A:combinatorial" for hierarchy "pipeline_lab:inst|arith_unit:ArithmeticUnit" File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 64
Info (12128): Elaborating entity "multiplier" for hierarchy "pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier:mul01" File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd Line: 42
Info (12128): Elaborating entity "multiplier16" for hierarchy "pipeline_lab:inst|arith_unit:ArithmeticUnit|multiplier16:mul02" File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/arith_unit.vhd Line: 48
Info (12128): Elaborating entity "PLL" for hierarchy "pipeline_lab:inst|PLL:PLLUnit" File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 80
Info (12128): Elaborating entity "altpll" for hierarchy "pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component" File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/PLL.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component" File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/PLL.vhd Line: 133
Info (12133): Instantiated megafunction "pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component" with the following parameter: File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/PLL.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "pipeline_lab:inst|PLL:PLLUnit|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (19000): Inferred 11 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_comp_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_comp_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 5
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_in_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 5
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_comp_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 13
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_in_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_comp_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 16
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_in_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 34
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_comp_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 37
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_in_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 48
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_comp_rtl_5"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 75
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_lab:inst|FIFO_in_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 98
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf
    Info (12023): Found entity 1: shift_taps_e4n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_e4n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4va1.tdf
    Info (12023): Found entity 1: altsyncram_4va1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_4va1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bpf.tdf
    Info (12023): Found entity 1: cntr_bpf File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_bpf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cmpr_pgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19h.tdf
    Info (12023): Found entity 1: cntr_19h File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_19h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_f4n.tdf
    Info (12023): Found entity 1: shift_taps_f4n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_f4n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5va1.tdf
    Info (12023): Found entity 1: altsyncram_5va1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_5va1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf
    Info (12023): Found entity 1: cntr_apf File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_apf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf
    Info (12023): Found entity 1: cntr_09h File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_09h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf
    Info (12023): Found entity 1: shift_taps_d4n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_d4n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2va1.tdf
    Info (12023): Found entity 1: altsyncram_2va1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_2va1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf
    Info (12023): Found entity 1: cntr_9pf File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_9pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8h.tdf
    Info (12023): Found entity 1: cntr_v8h File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_v8h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_r5n.tdf
    Info (12023): Found entity 1: shift_taps_r5n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_r5n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf
    Info (12023): Found entity 1: altsyncram_s1b1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_s1b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf
    Info (12023): Found entity 1: cntr_7pf File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_7pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf
    Info (12023): Found entity 1: cntr_u8h File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_u8h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_g4n.tdf
    Info (12023): Found entity 1: shift_taps_g4n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_g4n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0va1.tdf
    Info (12023): Found entity 1: altsyncram_0va1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_0va1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_t5n.tdf
    Info (12023): Found entity 1: shift_taps_t5n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_t5n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02b1.tdf
    Info (12023): Found entity 1: altsyncram_02b1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_02b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cmpr_ogc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8h.tdf
    Info (12023): Found entity 1: cntr_s8h File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_s8h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "34"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u5n.tdf
    Info (12023): Found entity 1: shift_taps_u5n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_u5n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_12b1.tdf
    Info (12023): Found entity 1: altsyncram_12b1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_12b1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "37"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_v5n.tdf
    Info (12023): Found entity 1: shift_taps_v5n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_v5n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf
    Info (12023): Found entity 1: altsyncram_22b1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_22b1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_4pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info (12023): Found entity 1: cntr_r8h File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_r8h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "48"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_16n.tdf
    Info (12023): Found entity 1: shift_taps_16n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_16n.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_62b1.tdf
    Info (12023): Found entity 1: altsyncram_62b1 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_62b1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_comp_rtl_5" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "75"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_06n.tdf
    Info (12023): Found entity 1: shift_taps_06n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_06n.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b961.tdf
    Info (12023): Found entity 1: altsyncram_b961 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_b961.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/cntr_p8h.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4"
Info (12133): Instantiated megafunction "pipeline_lab:inst|altshift_taps:FIFO_in_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "98"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_56n.tdf
    Info (12023): Found entity 1: shift_taps_56n File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/shift_taps_56n.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l961.tdf
    Info (12023): Found entity 1: altsyncram_l961 File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/quartus/db/altsyncram_l961.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/MarcoPC/Documents/Work/EPFL/BA4/ArchSoC/ArchSoCProject1/TP5 24.04/vhdl/pipeline_lab.vhd Line: 49
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_LEDs[95]" is stuck at GND
    Warning (13410): Pin "out_LEDs[94]" is stuck at GND
    Warning (13410): Pin "out_LEDs[93]" is stuck at GND
    Warning (13410): Pin "out_LEDs[92]" is stuck at GND
    Warning (13410): Pin "out_LEDs[89]" is stuck at GND
    Warning (13410): Pin "out_LEDs[88]" is stuck at GND
    Warning (13410): Pin "out_LEDs[87]" is stuck at GND
    Warning (13410): Pin "out_LEDs[83]" is stuck at GND
    Warning (13410): Pin "out_LEDs[82]" is stuck at GND
    Warning (13410): Pin "out_LEDs[80]" is stuck at GND
    Warning (13410): Pin "out_LEDs[79]" is stuck at GND
    Warning (13410): Pin "out_LEDs[78]" is stuck at GND
    Warning (13410): Pin "out_LEDs[77]" is stuck at GND
    Warning (13410): Pin "out_LEDs[76]" is stuck at GND
    Warning (13410): Pin "out_LEDs[73]" is stuck at GND
    Warning (13410): Pin "out_LEDs[72]" is stuck at GND
    Warning (13410): Pin "out_LEDs[71]" is stuck at GND
    Warning (13410): Pin "out_LEDs[68]" is stuck at GND
    Warning (13410): Pin "out_LEDs[64]" is stuck at GND
    Warning (13410): Pin "out_LEDs[63]" is stuck at GND
    Warning (13410): Pin "out_LEDs[62]" is stuck at GND
    Warning (13410): Pin "out_LEDs[57]" is stuck at GND
    Warning (13410): Pin "out_LEDs[56]" is stuck at GND
    Warning (13410): Pin "out_LEDs[55]" is stuck at GND
    Warning (13410): Pin "out_LEDs[49]" is stuck at GND
    Warning (13410): Pin "out_LEDs[48]" is stuck at GND
    Warning (13410): Pin "out_LEDs[47]" is stuck at GND
    Warning (13410): Pin "out_LEDs[41]" is stuck at GND
    Warning (13410): Pin "out_LEDs[40]" is stuck at GND
    Warning (13410): Pin "out_LEDs[39]" is stuck at GND
    Warning (13410): Pin "out_LEDs[38]" is stuck at GND
    Warning (13410): Pin "out_LEDs[33]" is stuck at GND
    Warning (13410): Pin "out_LEDs[32]" is stuck at GND
    Warning (13410): Pin "out_LEDs[31]" is stuck at GND
    Warning (13410): Pin "out_LEDs[24]" is stuck at GND
    Warning (13410): Pin "out_LEDs[23]" is stuck at GND
    Warning (13410): Pin "out_LEDs[22]" is stuck at GND
    Warning (13410): Pin "out_LEDs[17]" is stuck at GND
    Warning (13410): Pin "out_LEDs[16]" is stuck at GND
    Warning (13410): Pin "out_LEDs[15]" is stuck at GND
    Warning (13410): Pin "out_LEDs[9]" is stuck at GND
    Warning (13410): Pin "out_LEDs[8]" is stuck at GND
    Warning (13410): Pin "out_LEDs[7]" is stuck at GND
    Warning (13410): Pin "out_LEDs[6]" is stuck at GND
    Warning (13410): Pin "out_LEDs[5]" is stuck at GND
    Warning (13410): Pin "out_LEDs[4]" is stuck at GND
    Warning (13410): Pin "out_LEDs[3]" is stuck at GND
    Warning (13410): Pin "out_LEDs[2]" is stuck at GND
    Warning (13410): Pin "out_LEDs[1]" is stuck at GND
    Warning (13410): Pin "out_LEDs[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9896 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 9454 logic cells
    Info (21064): Implemented 341 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Thu May 28 17:07:43 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:37


