{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684564588289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684564588297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 07:36:28 2023 " "Processing started: Sat May 20 07:36:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684564588297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564588297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_core -c cpu_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_core -c cpu_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564588297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684564589250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684564589250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arc " "Found design unit 1: register_file-arc" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605934 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../register_file.vhd" "" { Text "C:/FPGA/risc-v/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/pc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/pc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_unit-arc " "Found design unit 1: pc_unit-arc" {  } { { "../pc_unit.vhd" "" { Text "C:/FPGA/risc-v/pc_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605940 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_unit " "Found entity 1: pc_unit" {  } { { "../pc_unit.vhd" "" { Text "C:/FPGA/risc-v/pc_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/mux8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/mux8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_1-arc " "Found design unit 1: mux8_1-arc" {  } { { "../mux8_1.vhd" "" { Text "C:/FPGA/risc-v/mux8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "../mux8_1.vhd" "" { Text "C:/FPGA/risc-v/mux8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/mem_bus_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/mem_bus_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_bus_ctrl-arc " "Found design unit 1: mem_bus_ctrl-arc" {  } { { "../mem_bus_ctrl.vhd" "" { Text "C:/FPGA/risc-v/mem_bus_ctrl.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605951 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_bus_ctrl " "Found entity 1: mem_bus_ctrl" {  } { { "../mem_bus_ctrl.vhd" "" { Text "C:/FPGA/risc-v/mem_bus_ctrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/dmem_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/dmem_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem_32-arc " "Found design unit 1: dmem_32-arc" {  } { { "../dmem_32.vhd" "" { Text "C:/FPGA/risc-v/dmem_32.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605956 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem_32 " "Found entity 1: dmem_32" {  } { { "../dmem_32.vhd" "" { Text "C:/FPGA/risc-v/dmem_32.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arc " "Found design unit 1: control_unit-arc" {  } { { "../control_unit.vhd" "" { Text "C:/FPGA/risc-v/control_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605962 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.vhd" "" { Text "C:/FPGA/risc-v/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/risc-v/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arc " "Found design unit 1: alu-arc" {  } { { "../alu.vhd" "" { Text "C:/FPGA/risc-v/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605968 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "C:/FPGA/risc-v/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/risc-v/rv32_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga/risc-v/rv32_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32_pkg " "Found design unit 1: rv32_pkg" {  } { { "../rv32_pkg.vhd" "" { Text "C:/FPGA/risc-v/rv32_pkg.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605973 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rv32_pkg-body " "Found design unit 2: rv32_pkg-body" {  } { { "../rv32_pkg.vhd" "" { Text "C:/FPGA/risc-v/rv32_pkg.vhd" 286 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rwb_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rwb_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rwb_unit-arc " "Found design unit 1: rwb_unit-arc" {  } { { "rwb_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/rwb_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605979 ""} { "Info" "ISGN_ENTITY_NAME" "1 rwb_unit " "Found entity 1: rwb_unit" {  } { { "rwb_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/rwb_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_control_unit-arc " "Found design unit 1: p_control_unit-arc" {  } { { "p_control_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/p_control_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605984 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_control_unit " "Found entity 1: p_control_unit" {  } { { "p_control_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/p_control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_unit-arc " "Found design unit 1: mem_unit-arc" {  } { { "mem_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/mem_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605989 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_unit " "Found entity 1: mem_unit" {  } { { "mem_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/mem_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate_generation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generation-arc " "Found design unit 1: immediate_generation-arc" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605995 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generation " "Found entity 1: immediate_generation" {  } { { "immediate_generation.vhd" "" { Text "C:/FPGA/risc-v/pipelined/immediate_generation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564605995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564605995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_unit-arc " "Found design unit 1: fetch_unit-arc" {  } { { "fetch_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/fetch_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606000 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/fetch_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564606000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exec_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec_unit-arc " "Found design unit 1: exec_unit-arc" {  } { { "exec_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/exec_unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606006 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec_unit " "Found entity 1: exec_unit" {  } { { "exec_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/exec_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564606006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_unit-arc " "Found design unit 1: decode_unit-arc" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606013 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_unit " "Found entity 1: decode_unit" {  } { { "decode_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564606013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_core-arc " "Found design unit 1: cpu_core-arc" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606018 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_core " "Found entity 1: cpu_core" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684564606018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564606018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_core " "Elaborating entity \"cpu_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684564606150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_ID_ctrl cpu_core.vhd(81) " "Verilog HDL or VHDL warning at cpu_core.vhd(81): object \"IF_ID_ctrl\" assigned a value but never read" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684564606161 "|cpu_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:fetch_unit_inst " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:fetch_unit_inst\"" {  } { { "cpu_core.vhd" "fetch_unit_inst" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606243 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "imem_addr fetch_unit.vhd(13) " "VHDL Signal Declaration warning at fetch_unit.vhd(13): used implicit default value for signal \"imem_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fetch_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/fetch_unit.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684564606245 "|cpu_core|fetch_unit:fetch_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 fetch_unit:fetch_unit_inst\|mux8_1:branch_mux " "Elaborating entity \"mux8_1\" for hierarchy \"fetch_unit:fetch_unit_inst\|mux8_1:branch_mux\"" {  } { { "fetch_unit.vhd" "branch_mux" { Text "C:/FPGA/risc-v/pipelined/fetch_unit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_unit fetch_unit:fetch_unit_inst\|pc_unit:pc_unit_inst " "Elaborating entity \"pc_unit\" for hierarchy \"fetch_unit:fetch_unit_inst\|pc_unit:pc_unit_inst\"" {  } { { "fetch_unit.vhd" "pc_unit_inst" { Text "C:/FPGA/risc-v/pipelined/fetch_unit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_unit decode_unit:decode_unit_inst " "Elaborating entity \"decode_unit\" for hierarchy \"decode_unit:decode_unit_inst\"" {  } { { "cpu_core.vhd" "decode_unit_inst" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_control_unit decode_unit:decode_unit_inst\|p_control_unit:p_control_unit_inst " "Elaborating entity \"p_control_unit\" for hierarchy \"decode_unit:decode_unit_inst\|p_control_unit:p_control_unit_inst\"" {  } { { "decode_unit.vhd" "p_control_unit_inst" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generation decode_unit:decode_unit_inst\|immediate_generation:imm_gen " "Elaborating entity \"immediate_generation\" for hierarchy \"decode_unit:decode_unit_inst\|immediate_generation:imm_gen\"" {  } { { "decode_unit.vhd" "imm_gen" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file decode_unit:decode_unit_inst\|register_file:rf_inst " "Elaborating entity \"register_file\" for hierarchy \"decode_unit:decode_unit_inst\|register_file:rf_inst\"" {  } { { "decode_unit.vhd" "rf_inst" { Text "C:/FPGA/risc-v/pipelined/decode_unit.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_unit exec_unit:exec_unit_inst " "Elaborating entity \"exec_unit\" for hierarchy \"exec_unit:exec_unit_inst\"" {  } { { "cpu_core.vhd" "exec_unit_inst" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu exec_unit:exec_unit_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"exec_unit:exec_unit_inst\|alu:alu_inst\"" {  } { { "exec_unit.vhd" "alu_inst" { Text "C:/FPGA/risc-v/pipelined/exec_unit.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_unit mem_unit:mem_unit_inst " "Elaborating entity \"mem_unit\" for hierarchy \"mem_unit:mem_unit_inst\"" {  } { { "cpu_core.vhd" "mem_unit_inst" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_bus_ctrl mem_unit:mem_unit_inst\|mem_bus_ctrl:mem_bus_ctrl_inst " "Elaborating entity \"mem_bus_ctrl\" for hierarchy \"mem_unit:mem_unit_inst\|mem_bus_ctrl:mem_bus_ctrl_inst\"" {  } { { "mem_unit.vhd" "mem_bus_ctrl_inst" { Text "C:/FPGA/risc-v/pipelined/mem_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564606963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_32 mem_unit:mem_unit_inst\|dmem_32:dmem " "Elaborating entity \"dmem_32\" for hierarchy \"mem_unit:mem_unit_inst\|dmem_32:dmem\"" {  } { { "mem_unit.vhd" "dmem" { Text "C:/FPGA/risc-v/pipelined/mem_unit.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564607000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rwb_unit rwb_unit:rwb_unit_inst " "Elaborating entity \"rwb_unit\" for hierarchy \"rwb_unit:rwb_unit_inst\"" {  } { { "cpu_core.vhd" "rwb_unit_inst" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564607045 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RWB_IF_data_o rwb_unit.vhd(15) " "VHDL Signal Declaration warning at rwb_unit.vhd(15): used implicit default value for signal \"RWB_IF_data_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rwb_unit.vhd" "" { Text "C:/FPGA/risc-v/pipelined/rwb_unit.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684564607048 "|cpu_core|rwb_unit:rwb_unit_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "imem_read VCC " "Pin \"imem_read\" is stuck at VCC" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_read"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[0\] GND " "Pin \"imem_addr\[0\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[1\] GND " "Pin \"imem_addr\[1\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[2\] GND " "Pin \"imem_addr\[2\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[3\] GND " "Pin \"imem_addr\[3\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[4\] GND " "Pin \"imem_addr\[4\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[5\] GND " "Pin \"imem_addr\[5\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[6\] GND " "Pin \"imem_addr\[6\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[7\] GND " "Pin \"imem_addr\[7\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[8\] GND " "Pin \"imem_addr\[8\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[9\] GND " "Pin \"imem_addr\[9\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[10\] GND " "Pin \"imem_addr\[10\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[11\] GND " "Pin \"imem_addr\[11\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[12\] GND " "Pin \"imem_addr\[12\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[13\] GND " "Pin \"imem_addr\[13\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[14\] GND " "Pin \"imem_addr\[14\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[15\] GND " "Pin \"imem_addr\[15\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[16\] GND " "Pin \"imem_addr\[16\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[17\] GND " "Pin \"imem_addr\[17\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[18\] GND " "Pin \"imem_addr\[18\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[19\] GND " "Pin \"imem_addr\[19\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[20\] GND " "Pin \"imem_addr\[20\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[21\] GND " "Pin \"imem_addr\[21\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[22\] GND " "Pin \"imem_addr\[22\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[23\] GND " "Pin \"imem_addr\[23\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[24\] GND " "Pin \"imem_addr\[24\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[25\] GND " "Pin \"imem_addr\[25\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[26\] GND " "Pin \"imem_addr\[26\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[27\] GND " "Pin \"imem_addr\[27\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[28\] GND " "Pin \"imem_addr\[28\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[29\] GND " "Pin \"imem_addr\[29\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[30\] GND " "Pin \"imem_addr\[30\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_addr\[31\] GND " "Pin \"imem_addr\[31\]\" is stuck at GND" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684564608581 "|cpu_core|imem_addr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684564608581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684564609093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684564609093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[16\] " "No output dependent on input pin \"instruction\[16\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[17\] " "No output dependent on input pin \"instruction\[17\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[18\] " "No output dependent on input pin \"instruction\[18\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[19\] " "No output dependent on input pin \"instruction\[19\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[20\] " "No output dependent on input pin \"instruction\[20\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[21\] " "No output dependent on input pin \"instruction\[21\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[22\] " "No output dependent on input pin \"instruction\[22\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[23\] " "No output dependent on input pin \"instruction\[23\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[24\] " "No output dependent on input pin \"instruction\[24\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[25\] " "No output dependent on input pin \"instruction\[25\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[26\] " "No output dependent on input pin \"instruction\[26\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[27\] " "No output dependent on input pin \"instruction\[27\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[28\] " "No output dependent on input pin \"instruction\[28\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[29\] " "No output dependent on input pin \"instruction\[29\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[30\] " "No output dependent on input pin \"instruction\[30\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[31\] " "No output dependent on input pin \"instruction\[31\]\"" {  } { { "cpu_core.vhd" "" { Text "C:/FPGA/risc-v/pipelined/cpu_core.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684564609387 "|cpu_core|instruction[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684564609387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684564609390 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684564609390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684564609390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684564609423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 07:36:49 2023 " "Processing ended: Sat May 20 07:36:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684564609423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684564609423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684564609423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684564609423 ""}
