DECL|AFEC_11147|macro|AFEC_11147
DECL|AFEC_ACR_IBCTL_Msk|macro|AFEC_ACR_IBCTL_Msk
DECL|AFEC_ACR_IBCTL_Pos|macro|AFEC_ACR_IBCTL_Pos
DECL|AFEC_ACR_IBCTL|macro|AFEC_ACR_IBCTL
DECL|AFEC_ACR_MASK|macro|AFEC_ACR_MASK
DECL|AFEC_ACR_Msk|macro|AFEC_ACR_Msk
DECL|AFEC_ACR_OFFSET|macro|AFEC_ACR_OFFSET
DECL|AFEC_ACR_PGA0EN_Msk|macro|AFEC_ACR_PGA0EN_Msk
DECL|AFEC_ACR_PGA0EN_Pos|macro|AFEC_ACR_PGA0EN_Pos
DECL|AFEC_ACR_PGA0EN|macro|AFEC_ACR_PGA0EN
DECL|AFEC_ACR_PGA1EN_Msk|macro|AFEC_ACR_PGA1EN_Msk
DECL|AFEC_ACR_PGA1EN_Pos|macro|AFEC_ACR_PGA1EN_Pos
DECL|AFEC_ACR_PGA1EN|macro|AFEC_ACR_PGA1EN
DECL|AFEC_ACR_Type|typedef|} AFEC_ACR_Type;
DECL|AFEC_ACR|member|__IO AFEC_ACR_Type AFEC_ACR; /**< Offset: 0x94 (R/W 32) AFEC Analog Control Register */
DECL|AFEC_ACR|member|__IO uint32_t AFEC_ACR; /**< (AFEC Offset: 0x94) AFEC Analog Control Register */
DECL|AFEC_CDR_DATA_Msk|macro|AFEC_CDR_DATA_Msk
DECL|AFEC_CDR_DATA_Pos|macro|AFEC_CDR_DATA_Pos
DECL|AFEC_CDR_DATA|macro|AFEC_CDR_DATA
DECL|AFEC_CDR_MASK|macro|AFEC_CDR_MASK
DECL|AFEC_CDR_Msk|macro|AFEC_CDR_Msk
DECL|AFEC_CDR_OFFSET|macro|AFEC_CDR_OFFSET
DECL|AFEC_CDR_Type|typedef|} AFEC_CDR_Type;
DECL|AFEC_CDR|member|__I AFEC_CDR_Type AFEC_CDR; /**< Offset: 0x68 (R/ 32) AFEC Channel Data Register */
DECL|AFEC_CDR|member|__I uint32_t AFEC_CDR; /**< (AFEC Offset: 0x68) AFEC Channel Data Register */
DECL|AFEC_CECR_ECORR0_Msk|macro|AFEC_CECR_ECORR0_Msk
DECL|AFEC_CECR_ECORR0_Pos|macro|AFEC_CECR_ECORR0_Pos
DECL|AFEC_CECR_ECORR0|macro|AFEC_CECR_ECORR0
DECL|AFEC_CECR_ECORR10_Msk|macro|AFEC_CECR_ECORR10_Msk
DECL|AFEC_CECR_ECORR10_Pos|macro|AFEC_CECR_ECORR10_Pos
DECL|AFEC_CECR_ECORR10|macro|AFEC_CECR_ECORR10
DECL|AFEC_CECR_ECORR11_Msk|macro|AFEC_CECR_ECORR11_Msk
DECL|AFEC_CECR_ECORR11_Pos|macro|AFEC_CECR_ECORR11_Pos
DECL|AFEC_CECR_ECORR11|macro|AFEC_CECR_ECORR11
DECL|AFEC_CECR_ECORR1_Msk|macro|AFEC_CECR_ECORR1_Msk
DECL|AFEC_CECR_ECORR1_Pos|macro|AFEC_CECR_ECORR1_Pos
DECL|AFEC_CECR_ECORR1|macro|AFEC_CECR_ECORR1
DECL|AFEC_CECR_ECORR2_Msk|macro|AFEC_CECR_ECORR2_Msk
DECL|AFEC_CECR_ECORR2_Pos|macro|AFEC_CECR_ECORR2_Pos
DECL|AFEC_CECR_ECORR2|macro|AFEC_CECR_ECORR2
DECL|AFEC_CECR_ECORR3_Msk|macro|AFEC_CECR_ECORR3_Msk
DECL|AFEC_CECR_ECORR3_Pos|macro|AFEC_CECR_ECORR3_Pos
DECL|AFEC_CECR_ECORR3|macro|AFEC_CECR_ECORR3
DECL|AFEC_CECR_ECORR4_Msk|macro|AFEC_CECR_ECORR4_Msk
DECL|AFEC_CECR_ECORR4_Pos|macro|AFEC_CECR_ECORR4_Pos
DECL|AFEC_CECR_ECORR4|macro|AFEC_CECR_ECORR4
DECL|AFEC_CECR_ECORR5_Msk|macro|AFEC_CECR_ECORR5_Msk
DECL|AFEC_CECR_ECORR5_Pos|macro|AFEC_CECR_ECORR5_Pos
DECL|AFEC_CECR_ECORR5|macro|AFEC_CECR_ECORR5
DECL|AFEC_CECR_ECORR6_Msk|macro|AFEC_CECR_ECORR6_Msk
DECL|AFEC_CECR_ECORR6_Pos|macro|AFEC_CECR_ECORR6_Pos
DECL|AFEC_CECR_ECORR6|macro|AFEC_CECR_ECORR6
DECL|AFEC_CECR_ECORR7_Msk|macro|AFEC_CECR_ECORR7_Msk
DECL|AFEC_CECR_ECORR7_Pos|macro|AFEC_CECR_ECORR7_Pos
DECL|AFEC_CECR_ECORR7|macro|AFEC_CECR_ECORR7
DECL|AFEC_CECR_ECORR8_Msk|macro|AFEC_CECR_ECORR8_Msk
DECL|AFEC_CECR_ECORR8_Pos|macro|AFEC_CECR_ECORR8_Pos
DECL|AFEC_CECR_ECORR8|macro|AFEC_CECR_ECORR8
DECL|AFEC_CECR_ECORR9_Msk|macro|AFEC_CECR_ECORR9_Msk
DECL|AFEC_CECR_ECORR9_Pos|macro|AFEC_CECR_ECORR9_Pos
DECL|AFEC_CECR_ECORR9|macro|AFEC_CECR_ECORR9
DECL|AFEC_CECR_ECORR_Msk|macro|AFEC_CECR_ECORR_Msk
DECL|AFEC_CECR_ECORR_Pos|macro|AFEC_CECR_ECORR_Pos
DECL|AFEC_CECR_ECORR|macro|AFEC_CECR_ECORR
DECL|AFEC_CECR_MASK|macro|AFEC_CECR_MASK
DECL|AFEC_CECR_Msk|macro|AFEC_CECR_Msk
DECL|AFEC_CECR_OFFSET|macro|AFEC_CECR_OFFSET
DECL|AFEC_CECR_Type|typedef|} AFEC_CECR_Type;
DECL|AFEC_CECR|member|__IO AFEC_CECR_Type AFEC_CECR; /**< Offset: 0xD8 (R/W 32) AFEC Channel Error Correction Register */
DECL|AFEC_CECR|member|__IO uint32_t AFEC_CECR; /**< (AFEC Offset: 0xD8) AFEC Channel Error Correction Register */
DECL|AFEC_CGR_GAIN0_Msk|macro|AFEC_CGR_GAIN0_Msk
DECL|AFEC_CGR_GAIN0_Pos|macro|AFEC_CGR_GAIN0_Pos
DECL|AFEC_CGR_GAIN0|macro|AFEC_CGR_GAIN0
DECL|AFEC_CGR_GAIN10_Msk|macro|AFEC_CGR_GAIN10_Msk
DECL|AFEC_CGR_GAIN10_Pos|macro|AFEC_CGR_GAIN10_Pos
DECL|AFEC_CGR_GAIN10|macro|AFEC_CGR_GAIN10
DECL|AFEC_CGR_GAIN11_Msk|macro|AFEC_CGR_GAIN11_Msk
DECL|AFEC_CGR_GAIN11_Pos|macro|AFEC_CGR_GAIN11_Pos
DECL|AFEC_CGR_GAIN11|macro|AFEC_CGR_GAIN11
DECL|AFEC_CGR_GAIN1_Msk|macro|AFEC_CGR_GAIN1_Msk
DECL|AFEC_CGR_GAIN1_Pos|macro|AFEC_CGR_GAIN1_Pos
DECL|AFEC_CGR_GAIN1|macro|AFEC_CGR_GAIN1
DECL|AFEC_CGR_GAIN2_Msk|macro|AFEC_CGR_GAIN2_Msk
DECL|AFEC_CGR_GAIN2_Pos|macro|AFEC_CGR_GAIN2_Pos
DECL|AFEC_CGR_GAIN2|macro|AFEC_CGR_GAIN2
DECL|AFEC_CGR_GAIN3_Msk|macro|AFEC_CGR_GAIN3_Msk
DECL|AFEC_CGR_GAIN3_Pos|macro|AFEC_CGR_GAIN3_Pos
DECL|AFEC_CGR_GAIN3|macro|AFEC_CGR_GAIN3
DECL|AFEC_CGR_GAIN4_Msk|macro|AFEC_CGR_GAIN4_Msk
DECL|AFEC_CGR_GAIN4_Pos|macro|AFEC_CGR_GAIN4_Pos
DECL|AFEC_CGR_GAIN4|macro|AFEC_CGR_GAIN4
DECL|AFEC_CGR_GAIN5_Msk|macro|AFEC_CGR_GAIN5_Msk
DECL|AFEC_CGR_GAIN5_Pos|macro|AFEC_CGR_GAIN5_Pos
DECL|AFEC_CGR_GAIN5|macro|AFEC_CGR_GAIN5
DECL|AFEC_CGR_GAIN6_Msk|macro|AFEC_CGR_GAIN6_Msk
DECL|AFEC_CGR_GAIN6_Pos|macro|AFEC_CGR_GAIN6_Pos
DECL|AFEC_CGR_GAIN6|macro|AFEC_CGR_GAIN6
DECL|AFEC_CGR_GAIN7_Msk|macro|AFEC_CGR_GAIN7_Msk
DECL|AFEC_CGR_GAIN7_Pos|macro|AFEC_CGR_GAIN7_Pos
DECL|AFEC_CGR_GAIN7|macro|AFEC_CGR_GAIN7
DECL|AFEC_CGR_GAIN8_Msk|macro|AFEC_CGR_GAIN8_Msk
DECL|AFEC_CGR_GAIN8_Pos|macro|AFEC_CGR_GAIN8_Pos
DECL|AFEC_CGR_GAIN8|macro|AFEC_CGR_GAIN8
DECL|AFEC_CGR_GAIN9_Msk|macro|AFEC_CGR_GAIN9_Msk
DECL|AFEC_CGR_GAIN9_Pos|macro|AFEC_CGR_GAIN9_Pos
DECL|AFEC_CGR_GAIN9|macro|AFEC_CGR_GAIN9
DECL|AFEC_CGR_MASK|macro|AFEC_CGR_MASK
DECL|AFEC_CGR_Msk|macro|AFEC_CGR_Msk
DECL|AFEC_CGR_OFFSET|macro|AFEC_CGR_OFFSET
DECL|AFEC_CGR_Type|typedef|} AFEC_CGR_Type;
DECL|AFEC_CGR|member|__IO AFEC_CGR_Type AFEC_CGR; /**< Offset: 0x54 (R/W 32) AFEC Channel Gain Register */
DECL|AFEC_CGR|member|__IO uint32_t AFEC_CGR; /**< (AFEC Offset: 0x54) AFEC Channel Gain Register */
DECL|AFEC_CHDR_CH0_Msk|macro|AFEC_CHDR_CH0_Msk
DECL|AFEC_CHDR_CH0_Pos|macro|AFEC_CHDR_CH0_Pos
DECL|AFEC_CHDR_CH0|macro|AFEC_CHDR_CH0
DECL|AFEC_CHDR_CH10_Msk|macro|AFEC_CHDR_CH10_Msk
DECL|AFEC_CHDR_CH10_Pos|macro|AFEC_CHDR_CH10_Pos
DECL|AFEC_CHDR_CH10|macro|AFEC_CHDR_CH10
DECL|AFEC_CHDR_CH11_Msk|macro|AFEC_CHDR_CH11_Msk
DECL|AFEC_CHDR_CH11_Pos|macro|AFEC_CHDR_CH11_Pos
DECL|AFEC_CHDR_CH11|macro|AFEC_CHDR_CH11
DECL|AFEC_CHDR_CH1_Msk|macro|AFEC_CHDR_CH1_Msk
DECL|AFEC_CHDR_CH1_Pos|macro|AFEC_CHDR_CH1_Pos
DECL|AFEC_CHDR_CH1|macro|AFEC_CHDR_CH1
DECL|AFEC_CHDR_CH2_Msk|macro|AFEC_CHDR_CH2_Msk
DECL|AFEC_CHDR_CH2_Pos|macro|AFEC_CHDR_CH2_Pos
DECL|AFEC_CHDR_CH2|macro|AFEC_CHDR_CH2
DECL|AFEC_CHDR_CH3_Msk|macro|AFEC_CHDR_CH3_Msk
DECL|AFEC_CHDR_CH3_Pos|macro|AFEC_CHDR_CH3_Pos
DECL|AFEC_CHDR_CH3|macro|AFEC_CHDR_CH3
DECL|AFEC_CHDR_CH4_Msk|macro|AFEC_CHDR_CH4_Msk
DECL|AFEC_CHDR_CH4_Pos|macro|AFEC_CHDR_CH4_Pos
DECL|AFEC_CHDR_CH4|macro|AFEC_CHDR_CH4
DECL|AFEC_CHDR_CH5_Msk|macro|AFEC_CHDR_CH5_Msk
DECL|AFEC_CHDR_CH5_Pos|macro|AFEC_CHDR_CH5_Pos
DECL|AFEC_CHDR_CH5|macro|AFEC_CHDR_CH5
DECL|AFEC_CHDR_CH6_Msk|macro|AFEC_CHDR_CH6_Msk
DECL|AFEC_CHDR_CH6_Pos|macro|AFEC_CHDR_CH6_Pos
DECL|AFEC_CHDR_CH6|macro|AFEC_CHDR_CH6
DECL|AFEC_CHDR_CH7_Msk|macro|AFEC_CHDR_CH7_Msk
DECL|AFEC_CHDR_CH7_Pos|macro|AFEC_CHDR_CH7_Pos
DECL|AFEC_CHDR_CH7|macro|AFEC_CHDR_CH7
DECL|AFEC_CHDR_CH8_Msk|macro|AFEC_CHDR_CH8_Msk
DECL|AFEC_CHDR_CH8_Pos|macro|AFEC_CHDR_CH8_Pos
DECL|AFEC_CHDR_CH8|macro|AFEC_CHDR_CH8
DECL|AFEC_CHDR_CH9_Msk|macro|AFEC_CHDR_CH9_Msk
DECL|AFEC_CHDR_CH9_Pos|macro|AFEC_CHDR_CH9_Pos
DECL|AFEC_CHDR_CH9|macro|AFEC_CHDR_CH9
DECL|AFEC_CHDR_CH_Msk|macro|AFEC_CHDR_CH_Msk
DECL|AFEC_CHDR_CH_Pos|macro|AFEC_CHDR_CH_Pos
DECL|AFEC_CHDR_CH|macro|AFEC_CHDR_CH
DECL|AFEC_CHDR_MASK|macro|AFEC_CHDR_MASK
DECL|AFEC_CHDR_Msk|macro|AFEC_CHDR_Msk
DECL|AFEC_CHDR_OFFSET|macro|AFEC_CHDR_OFFSET
DECL|AFEC_CHDR_Type|typedef|} AFEC_CHDR_Type;
DECL|AFEC_CHDR|member|__O AFEC_CHDR_Type AFEC_CHDR; /**< Offset: 0x18 ( /W 32) AFEC Channel Disable Register */
DECL|AFEC_CHDR|member|__O uint32_t AFEC_CHDR; /**< (AFEC Offset: 0x18) AFEC Channel Disable Register */
DECL|AFEC_CHER_CH0_Msk|macro|AFEC_CHER_CH0_Msk
DECL|AFEC_CHER_CH0_Pos|macro|AFEC_CHER_CH0_Pos
DECL|AFEC_CHER_CH0|macro|AFEC_CHER_CH0
DECL|AFEC_CHER_CH10_Msk|macro|AFEC_CHER_CH10_Msk
DECL|AFEC_CHER_CH10_Pos|macro|AFEC_CHER_CH10_Pos
DECL|AFEC_CHER_CH10|macro|AFEC_CHER_CH10
DECL|AFEC_CHER_CH11_Msk|macro|AFEC_CHER_CH11_Msk
DECL|AFEC_CHER_CH11_Pos|macro|AFEC_CHER_CH11_Pos
DECL|AFEC_CHER_CH11|macro|AFEC_CHER_CH11
DECL|AFEC_CHER_CH1_Msk|macro|AFEC_CHER_CH1_Msk
DECL|AFEC_CHER_CH1_Pos|macro|AFEC_CHER_CH1_Pos
DECL|AFEC_CHER_CH1|macro|AFEC_CHER_CH1
DECL|AFEC_CHER_CH2_Msk|macro|AFEC_CHER_CH2_Msk
DECL|AFEC_CHER_CH2_Pos|macro|AFEC_CHER_CH2_Pos
DECL|AFEC_CHER_CH2|macro|AFEC_CHER_CH2
DECL|AFEC_CHER_CH3_Msk|macro|AFEC_CHER_CH3_Msk
DECL|AFEC_CHER_CH3_Pos|macro|AFEC_CHER_CH3_Pos
DECL|AFEC_CHER_CH3|macro|AFEC_CHER_CH3
DECL|AFEC_CHER_CH4_Msk|macro|AFEC_CHER_CH4_Msk
DECL|AFEC_CHER_CH4_Pos|macro|AFEC_CHER_CH4_Pos
DECL|AFEC_CHER_CH4|macro|AFEC_CHER_CH4
DECL|AFEC_CHER_CH5_Msk|macro|AFEC_CHER_CH5_Msk
DECL|AFEC_CHER_CH5_Pos|macro|AFEC_CHER_CH5_Pos
DECL|AFEC_CHER_CH5|macro|AFEC_CHER_CH5
DECL|AFEC_CHER_CH6_Msk|macro|AFEC_CHER_CH6_Msk
DECL|AFEC_CHER_CH6_Pos|macro|AFEC_CHER_CH6_Pos
DECL|AFEC_CHER_CH6|macro|AFEC_CHER_CH6
DECL|AFEC_CHER_CH7_Msk|macro|AFEC_CHER_CH7_Msk
DECL|AFEC_CHER_CH7_Pos|macro|AFEC_CHER_CH7_Pos
DECL|AFEC_CHER_CH7|macro|AFEC_CHER_CH7
DECL|AFEC_CHER_CH8_Msk|macro|AFEC_CHER_CH8_Msk
DECL|AFEC_CHER_CH8_Pos|macro|AFEC_CHER_CH8_Pos
DECL|AFEC_CHER_CH8|macro|AFEC_CHER_CH8
DECL|AFEC_CHER_CH9_Msk|macro|AFEC_CHER_CH9_Msk
DECL|AFEC_CHER_CH9_Pos|macro|AFEC_CHER_CH9_Pos
DECL|AFEC_CHER_CH9|macro|AFEC_CHER_CH9
DECL|AFEC_CHER_CH_Msk|macro|AFEC_CHER_CH_Msk
DECL|AFEC_CHER_CH_Pos|macro|AFEC_CHER_CH_Pos
DECL|AFEC_CHER_CH|macro|AFEC_CHER_CH
DECL|AFEC_CHER_MASK|macro|AFEC_CHER_MASK
DECL|AFEC_CHER_Msk|macro|AFEC_CHER_Msk
DECL|AFEC_CHER_OFFSET|macro|AFEC_CHER_OFFSET
DECL|AFEC_CHER_Type|typedef|} AFEC_CHER_Type;
DECL|AFEC_CHER|member|__O AFEC_CHER_Type AFEC_CHER; /**< Offset: 0x14 ( /W 32) AFEC Channel Enable Register */
DECL|AFEC_CHER|member|__O uint32_t AFEC_CHER; /**< (AFEC Offset: 0x14) AFEC Channel Enable Register */
DECL|AFEC_CHSR_CH0_Msk|macro|AFEC_CHSR_CH0_Msk
DECL|AFEC_CHSR_CH0_Pos|macro|AFEC_CHSR_CH0_Pos
DECL|AFEC_CHSR_CH0|macro|AFEC_CHSR_CH0
DECL|AFEC_CHSR_CH10_Msk|macro|AFEC_CHSR_CH10_Msk
DECL|AFEC_CHSR_CH10_Pos|macro|AFEC_CHSR_CH10_Pos
DECL|AFEC_CHSR_CH10|macro|AFEC_CHSR_CH10
DECL|AFEC_CHSR_CH11_Msk|macro|AFEC_CHSR_CH11_Msk
DECL|AFEC_CHSR_CH11_Pos|macro|AFEC_CHSR_CH11_Pos
DECL|AFEC_CHSR_CH11|macro|AFEC_CHSR_CH11
DECL|AFEC_CHSR_CH1_Msk|macro|AFEC_CHSR_CH1_Msk
DECL|AFEC_CHSR_CH1_Pos|macro|AFEC_CHSR_CH1_Pos
DECL|AFEC_CHSR_CH1|macro|AFEC_CHSR_CH1
DECL|AFEC_CHSR_CH2_Msk|macro|AFEC_CHSR_CH2_Msk
DECL|AFEC_CHSR_CH2_Pos|macro|AFEC_CHSR_CH2_Pos
DECL|AFEC_CHSR_CH2|macro|AFEC_CHSR_CH2
DECL|AFEC_CHSR_CH3_Msk|macro|AFEC_CHSR_CH3_Msk
DECL|AFEC_CHSR_CH3_Pos|macro|AFEC_CHSR_CH3_Pos
DECL|AFEC_CHSR_CH3|macro|AFEC_CHSR_CH3
DECL|AFEC_CHSR_CH4_Msk|macro|AFEC_CHSR_CH4_Msk
DECL|AFEC_CHSR_CH4_Pos|macro|AFEC_CHSR_CH4_Pos
DECL|AFEC_CHSR_CH4|macro|AFEC_CHSR_CH4
DECL|AFEC_CHSR_CH5_Msk|macro|AFEC_CHSR_CH5_Msk
DECL|AFEC_CHSR_CH5_Pos|macro|AFEC_CHSR_CH5_Pos
DECL|AFEC_CHSR_CH5|macro|AFEC_CHSR_CH5
DECL|AFEC_CHSR_CH6_Msk|macro|AFEC_CHSR_CH6_Msk
DECL|AFEC_CHSR_CH6_Pos|macro|AFEC_CHSR_CH6_Pos
DECL|AFEC_CHSR_CH6|macro|AFEC_CHSR_CH6
DECL|AFEC_CHSR_CH7_Msk|macro|AFEC_CHSR_CH7_Msk
DECL|AFEC_CHSR_CH7_Pos|macro|AFEC_CHSR_CH7_Pos
DECL|AFEC_CHSR_CH7|macro|AFEC_CHSR_CH7
DECL|AFEC_CHSR_CH8_Msk|macro|AFEC_CHSR_CH8_Msk
DECL|AFEC_CHSR_CH8_Pos|macro|AFEC_CHSR_CH8_Pos
DECL|AFEC_CHSR_CH8|macro|AFEC_CHSR_CH8
DECL|AFEC_CHSR_CH9_Msk|macro|AFEC_CHSR_CH9_Msk
DECL|AFEC_CHSR_CH9_Pos|macro|AFEC_CHSR_CH9_Pos
DECL|AFEC_CHSR_CH9|macro|AFEC_CHSR_CH9
DECL|AFEC_CHSR_CH_Msk|macro|AFEC_CHSR_CH_Msk
DECL|AFEC_CHSR_CH_Pos|macro|AFEC_CHSR_CH_Pos
DECL|AFEC_CHSR_CH|macro|AFEC_CHSR_CH
DECL|AFEC_CHSR_MASK|macro|AFEC_CHSR_MASK
DECL|AFEC_CHSR_Msk|macro|AFEC_CHSR_Msk
DECL|AFEC_CHSR_OFFSET|macro|AFEC_CHSR_OFFSET
DECL|AFEC_CHSR_Type|typedef|} AFEC_CHSR_Type;
DECL|AFEC_CHSR|member|__I AFEC_CHSR_Type AFEC_CHSR; /**< Offset: 0x1C (R/ 32) AFEC Channel Status Register */
DECL|AFEC_CHSR|member|__I uint32_t AFEC_CHSR; /**< (AFEC Offset: 0x1C) AFEC Channel Status Register */
DECL|AFEC_COCR_AOFF_Msk|macro|AFEC_COCR_AOFF_Msk
DECL|AFEC_COCR_AOFF_Pos|macro|AFEC_COCR_AOFF_Pos
DECL|AFEC_COCR_AOFF|macro|AFEC_COCR_AOFF
DECL|AFEC_COCR_MASK|macro|AFEC_COCR_MASK
DECL|AFEC_COCR_Msk|macro|AFEC_COCR_Msk
DECL|AFEC_COCR_OFFSET|macro|AFEC_COCR_OFFSET
DECL|AFEC_COCR_Type|typedef|} AFEC_COCR_Type;
DECL|AFEC_COCR|member|__IO AFEC_COCR_Type AFEC_COCR; /**< Offset: 0x6C (R/W 32) AFEC Channel Offset Compensation Register */
DECL|AFEC_COCR|member|__IO uint32_t AFEC_COCR; /**< (AFEC Offset: 0x6C) AFEC Channel Offset Compensation Register */
DECL|AFEC_COSR_CSEL_Msk|macro|AFEC_COSR_CSEL_Msk
DECL|AFEC_COSR_CSEL_Pos|macro|AFEC_COSR_CSEL_Pos
DECL|AFEC_COSR_CSEL|macro|AFEC_COSR_CSEL
DECL|AFEC_COSR_MASK|macro|AFEC_COSR_MASK
DECL|AFEC_COSR_Msk|macro|AFEC_COSR_Msk
DECL|AFEC_COSR_OFFSET|macro|AFEC_COSR_OFFSET
DECL|AFEC_COSR_Type|typedef|} AFEC_COSR_Type;
DECL|AFEC_COSR|member|__IO AFEC_COSR_Type AFEC_COSR; /**< Offset: 0xD0 (R/W 32) AFEC Correction Select Register */
DECL|AFEC_COSR|member|__IO uint32_t AFEC_COSR; /**< (AFEC Offset: 0xD0) AFEC Correction Select Register */
DECL|AFEC_CR_MASK|macro|AFEC_CR_MASK
DECL|AFEC_CR_Msk|macro|AFEC_CR_Msk
DECL|AFEC_CR_OFFSET|macro|AFEC_CR_OFFSET
DECL|AFEC_CR_START_Msk|macro|AFEC_CR_START_Msk
DECL|AFEC_CR_START_Pos|macro|AFEC_CR_START_Pos
DECL|AFEC_CR_START|macro|AFEC_CR_START
DECL|AFEC_CR_SWRST_Msk|macro|AFEC_CR_SWRST_Msk
DECL|AFEC_CR_SWRST_Pos|macro|AFEC_CR_SWRST_Pos
DECL|AFEC_CR_SWRST|macro|AFEC_CR_SWRST
DECL|AFEC_CR_Type|typedef|} AFEC_CR_Type;
DECL|AFEC_CR|member|__O AFEC_CR_Type AFEC_CR; /**< Offset: 0x00 ( /W 32) AFEC Control Register */
DECL|AFEC_CR|member|__O uint32_t AFEC_CR; /**< (AFEC Offset: 0x00) AFEC Control Register */
DECL|AFEC_CSELR_CSEL_Msk|macro|AFEC_CSELR_CSEL_Msk
DECL|AFEC_CSELR_CSEL_Pos|macro|AFEC_CSELR_CSEL_Pos
DECL|AFEC_CSELR_CSEL|macro|AFEC_CSELR_CSEL
DECL|AFEC_CSELR_MASK|macro|AFEC_CSELR_MASK
DECL|AFEC_CSELR_Msk|macro|AFEC_CSELR_Msk
DECL|AFEC_CSELR_OFFSET|macro|AFEC_CSELR_OFFSET
DECL|AFEC_CSELR_Type|typedef|} AFEC_CSELR_Type;
DECL|AFEC_CSELR|member|__IO AFEC_CSELR_Type AFEC_CSELR; /**< Offset: 0x64 (R/W 32) AFEC Channel Selection Register */
DECL|AFEC_CSELR|member|__IO uint32_t AFEC_CSELR; /**< (AFEC Offset: 0x64) AFEC Channel Selection Register */
DECL|AFEC_CVR_GAINCORR_Msk|macro|AFEC_CVR_GAINCORR_Msk
DECL|AFEC_CVR_GAINCORR_Pos|macro|AFEC_CVR_GAINCORR_Pos
DECL|AFEC_CVR_GAINCORR|macro|AFEC_CVR_GAINCORR
DECL|AFEC_CVR_MASK|macro|AFEC_CVR_MASK
DECL|AFEC_CVR_Msk|macro|AFEC_CVR_Msk
DECL|AFEC_CVR_OFFSETCORR_Msk|macro|AFEC_CVR_OFFSETCORR_Msk
DECL|AFEC_CVR_OFFSETCORR_Pos|macro|AFEC_CVR_OFFSETCORR_Pos
DECL|AFEC_CVR_OFFSETCORR|macro|AFEC_CVR_OFFSETCORR
DECL|AFEC_CVR_OFFSET|macro|AFEC_CVR_OFFSET
DECL|AFEC_CVR_Type|typedef|} AFEC_CVR_Type;
DECL|AFEC_CVR|member|__IO AFEC_CVR_Type AFEC_CVR; /**< Offset: 0xD4 (R/W 32) AFEC Correction Values Register */
DECL|AFEC_CVR|member|__IO uint32_t AFEC_CVR; /**< (AFEC Offset: 0xD4) AFEC Correction Values Register */
DECL|AFEC_CWR_HIGHTHRES_Msk|macro|AFEC_CWR_HIGHTHRES_Msk
DECL|AFEC_CWR_HIGHTHRES_Pos|macro|AFEC_CWR_HIGHTHRES_Pos
DECL|AFEC_CWR_HIGHTHRES|macro|AFEC_CWR_HIGHTHRES
DECL|AFEC_CWR_LOWTHRES_Msk|macro|AFEC_CWR_LOWTHRES_Msk
DECL|AFEC_CWR_LOWTHRES_Pos|macro|AFEC_CWR_LOWTHRES_Pos
DECL|AFEC_CWR_LOWTHRES|macro|AFEC_CWR_LOWTHRES
DECL|AFEC_CWR_MASK|macro|AFEC_CWR_MASK
DECL|AFEC_CWR_Msk|macro|AFEC_CWR_Msk
DECL|AFEC_CWR_OFFSET|macro|AFEC_CWR_OFFSET
DECL|AFEC_CWR_Type|typedef|} AFEC_CWR_Type;
DECL|AFEC_CWR|member|__IO AFEC_CWR_Type AFEC_CWR; /**< Offset: 0x50 (R/W 32) AFEC Compare Window Register */
DECL|AFEC_CWR|member|__IO uint32_t AFEC_CWR; /**< (AFEC Offset: 0x50) AFEC Compare Window Register */
DECL|AFEC_DIFFR_DIFF0_Msk|macro|AFEC_DIFFR_DIFF0_Msk
DECL|AFEC_DIFFR_DIFF0_Pos|macro|AFEC_DIFFR_DIFF0_Pos
DECL|AFEC_DIFFR_DIFF0|macro|AFEC_DIFFR_DIFF0
DECL|AFEC_DIFFR_DIFF10_Msk|macro|AFEC_DIFFR_DIFF10_Msk
DECL|AFEC_DIFFR_DIFF10_Pos|macro|AFEC_DIFFR_DIFF10_Pos
DECL|AFEC_DIFFR_DIFF10|macro|AFEC_DIFFR_DIFF10
DECL|AFEC_DIFFR_DIFF11_Msk|macro|AFEC_DIFFR_DIFF11_Msk
DECL|AFEC_DIFFR_DIFF11_Pos|macro|AFEC_DIFFR_DIFF11_Pos
DECL|AFEC_DIFFR_DIFF11|macro|AFEC_DIFFR_DIFF11
DECL|AFEC_DIFFR_DIFF1_Msk|macro|AFEC_DIFFR_DIFF1_Msk
DECL|AFEC_DIFFR_DIFF1_Pos|macro|AFEC_DIFFR_DIFF1_Pos
DECL|AFEC_DIFFR_DIFF1|macro|AFEC_DIFFR_DIFF1
DECL|AFEC_DIFFR_DIFF2_Msk|macro|AFEC_DIFFR_DIFF2_Msk
DECL|AFEC_DIFFR_DIFF2_Pos|macro|AFEC_DIFFR_DIFF2_Pos
DECL|AFEC_DIFFR_DIFF2|macro|AFEC_DIFFR_DIFF2
DECL|AFEC_DIFFR_DIFF3_Msk|macro|AFEC_DIFFR_DIFF3_Msk
DECL|AFEC_DIFFR_DIFF3_Pos|macro|AFEC_DIFFR_DIFF3_Pos
DECL|AFEC_DIFFR_DIFF3|macro|AFEC_DIFFR_DIFF3
DECL|AFEC_DIFFR_DIFF4_Msk|macro|AFEC_DIFFR_DIFF4_Msk
DECL|AFEC_DIFFR_DIFF4_Pos|macro|AFEC_DIFFR_DIFF4_Pos
DECL|AFEC_DIFFR_DIFF4|macro|AFEC_DIFFR_DIFF4
DECL|AFEC_DIFFR_DIFF5_Msk|macro|AFEC_DIFFR_DIFF5_Msk
DECL|AFEC_DIFFR_DIFF5_Pos|macro|AFEC_DIFFR_DIFF5_Pos
DECL|AFEC_DIFFR_DIFF5|macro|AFEC_DIFFR_DIFF5
DECL|AFEC_DIFFR_DIFF6_Msk|macro|AFEC_DIFFR_DIFF6_Msk
DECL|AFEC_DIFFR_DIFF6_Pos|macro|AFEC_DIFFR_DIFF6_Pos
DECL|AFEC_DIFFR_DIFF6|macro|AFEC_DIFFR_DIFF6
DECL|AFEC_DIFFR_DIFF7_Msk|macro|AFEC_DIFFR_DIFF7_Msk
DECL|AFEC_DIFFR_DIFF7_Pos|macro|AFEC_DIFFR_DIFF7_Pos
DECL|AFEC_DIFFR_DIFF7|macro|AFEC_DIFFR_DIFF7
DECL|AFEC_DIFFR_DIFF8_Msk|macro|AFEC_DIFFR_DIFF8_Msk
DECL|AFEC_DIFFR_DIFF8_Pos|macro|AFEC_DIFFR_DIFF8_Pos
DECL|AFEC_DIFFR_DIFF8|macro|AFEC_DIFFR_DIFF8
DECL|AFEC_DIFFR_DIFF9_Msk|macro|AFEC_DIFFR_DIFF9_Msk
DECL|AFEC_DIFFR_DIFF9_Pos|macro|AFEC_DIFFR_DIFF9_Pos
DECL|AFEC_DIFFR_DIFF9|macro|AFEC_DIFFR_DIFF9
DECL|AFEC_DIFFR_DIFF_Msk|macro|AFEC_DIFFR_DIFF_Msk
DECL|AFEC_DIFFR_DIFF_Pos|macro|AFEC_DIFFR_DIFF_Pos
DECL|AFEC_DIFFR_DIFF|macro|AFEC_DIFFR_DIFF
DECL|AFEC_DIFFR_MASK|macro|AFEC_DIFFR_MASK
DECL|AFEC_DIFFR_Msk|macro|AFEC_DIFFR_Msk
DECL|AFEC_DIFFR_OFFSET|macro|AFEC_DIFFR_OFFSET
DECL|AFEC_DIFFR_Type|typedef|} AFEC_DIFFR_Type;
DECL|AFEC_DIFFR|member|__IO AFEC_DIFFR_Type AFEC_DIFFR; /**< Offset: 0x60 (R/W 32) AFEC Channel Differential Register */
DECL|AFEC_DIFFR|member|__IO uint32_t AFEC_DIFFR; /**< (AFEC Offset: 0x60) AFEC Channel Differential Register */
DECL|AFEC_EMR_CMPALL_Msk|macro|AFEC_EMR_CMPALL_Msk
DECL|AFEC_EMR_CMPALL_Pos|macro|AFEC_EMR_CMPALL_Pos
DECL|AFEC_EMR_CMPALL|macro|AFEC_EMR_CMPALL
DECL|AFEC_EMR_CMPFILTER_Msk|macro|AFEC_EMR_CMPFILTER_Msk
DECL|AFEC_EMR_CMPFILTER_Pos|macro|AFEC_EMR_CMPFILTER_Pos
DECL|AFEC_EMR_CMPFILTER|macro|AFEC_EMR_CMPFILTER
DECL|AFEC_EMR_CMPMODE_HIGH_Val|macro|AFEC_EMR_CMPMODE_HIGH_Val
DECL|AFEC_EMR_CMPMODE_HIGH|macro|AFEC_EMR_CMPMODE_HIGH
DECL|AFEC_EMR_CMPMODE_IN_Val|macro|AFEC_EMR_CMPMODE_IN_Val
DECL|AFEC_EMR_CMPMODE_IN|macro|AFEC_EMR_CMPMODE_IN
DECL|AFEC_EMR_CMPMODE_LOW_Val|macro|AFEC_EMR_CMPMODE_LOW_Val
DECL|AFEC_EMR_CMPMODE_LOW|macro|AFEC_EMR_CMPMODE_LOW
DECL|AFEC_EMR_CMPMODE_Msk|macro|AFEC_EMR_CMPMODE_Msk
DECL|AFEC_EMR_CMPMODE_OUT_Val|macro|AFEC_EMR_CMPMODE_OUT_Val
DECL|AFEC_EMR_CMPMODE_OUT|macro|AFEC_EMR_CMPMODE_OUT
DECL|AFEC_EMR_CMPMODE_Pos|macro|AFEC_EMR_CMPMODE_Pos
DECL|AFEC_EMR_CMPMODE|macro|AFEC_EMR_CMPMODE
DECL|AFEC_EMR_CMPSEL_Msk|macro|AFEC_EMR_CMPSEL_Msk
DECL|AFEC_EMR_CMPSEL_Pos|macro|AFEC_EMR_CMPSEL_Pos
DECL|AFEC_EMR_CMPSEL|macro|AFEC_EMR_CMPSEL
DECL|AFEC_EMR_MASK|macro|AFEC_EMR_MASK
DECL|AFEC_EMR_Msk|macro|AFEC_EMR_Msk
DECL|AFEC_EMR_OFFSET|macro|AFEC_EMR_OFFSET
DECL|AFEC_EMR_RES_Msk|macro|AFEC_EMR_RES_Msk
DECL|AFEC_EMR_RES_NO_AVERAGE_Val|macro|AFEC_EMR_RES_NO_AVERAGE_Val
DECL|AFEC_EMR_RES_NO_AVERAGE|macro|AFEC_EMR_RES_NO_AVERAGE
DECL|AFEC_EMR_RES_OSR16_Val|macro|AFEC_EMR_RES_OSR16_Val
DECL|AFEC_EMR_RES_OSR16|macro|AFEC_EMR_RES_OSR16
DECL|AFEC_EMR_RES_OSR256_Val|macro|AFEC_EMR_RES_OSR256_Val
DECL|AFEC_EMR_RES_OSR256|macro|AFEC_EMR_RES_OSR256
DECL|AFEC_EMR_RES_OSR4_Val|macro|AFEC_EMR_RES_OSR4_Val
DECL|AFEC_EMR_RES_OSR4|macro|AFEC_EMR_RES_OSR4
DECL|AFEC_EMR_RES_OSR64_Val|macro|AFEC_EMR_RES_OSR64_Val
DECL|AFEC_EMR_RES_OSR64|macro|AFEC_EMR_RES_OSR64
DECL|AFEC_EMR_RES_Pos|macro|AFEC_EMR_RES_Pos
DECL|AFEC_EMR_RES|macro|AFEC_EMR_RES
DECL|AFEC_EMR_SIGNMODE_ALL_SIGNED_Val|macro|AFEC_EMR_SIGNMODE_ALL_SIGNED_Val
DECL|AFEC_EMR_SIGNMODE_ALL_SIGNED|macro|AFEC_EMR_SIGNMODE_ALL_SIGNED
DECL|AFEC_EMR_SIGNMODE_ALL_UNSIGNED_Val|macro|AFEC_EMR_SIGNMODE_ALL_UNSIGNED_Val
DECL|AFEC_EMR_SIGNMODE_ALL_UNSIGNED|macro|AFEC_EMR_SIGNMODE_ALL_UNSIGNED
DECL|AFEC_EMR_SIGNMODE_Msk|macro|AFEC_EMR_SIGNMODE_Msk
DECL|AFEC_EMR_SIGNMODE_Pos|macro|AFEC_EMR_SIGNMODE_Pos
DECL|AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG_Val|macro|AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG_Val
DECL|AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG|macro|AFEC_EMR_SIGNMODE_SE_SIGN_DF_UNSG
DECL|AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN_Val|macro|AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN_Val
DECL|AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN|macro|AFEC_EMR_SIGNMODE_SE_UNSG_DF_SIGN
DECL|AFEC_EMR_SIGNMODE|macro|AFEC_EMR_SIGNMODE
DECL|AFEC_EMR_STM_Msk|macro|AFEC_EMR_STM_Msk
DECL|AFEC_EMR_STM_Pos|macro|AFEC_EMR_STM_Pos
DECL|AFEC_EMR_STM|macro|AFEC_EMR_STM
DECL|AFEC_EMR_TAG_Msk|macro|AFEC_EMR_TAG_Msk
DECL|AFEC_EMR_TAG_Pos|macro|AFEC_EMR_TAG_Pos
DECL|AFEC_EMR_TAG|macro|AFEC_EMR_TAG
DECL|AFEC_EMR_Type|typedef|} AFEC_EMR_Type;
DECL|AFEC_EMR|member|__IO AFEC_EMR_Type AFEC_EMR; /**< Offset: 0x08 (R/W 32) AFEC Extended Mode Register */
DECL|AFEC_EMR|member|__IO uint32_t AFEC_EMR; /**< (AFEC Offset: 0x08) AFEC Extended Mode Register */
DECL|AFEC_IDR_COMPE_Msk|macro|AFEC_IDR_COMPE_Msk
DECL|AFEC_IDR_COMPE_Pos|macro|AFEC_IDR_COMPE_Pos
DECL|AFEC_IDR_COMPE|macro|AFEC_IDR_COMPE
DECL|AFEC_IDR_DRDY_Msk|macro|AFEC_IDR_DRDY_Msk
DECL|AFEC_IDR_DRDY_Pos|macro|AFEC_IDR_DRDY_Pos
DECL|AFEC_IDR_DRDY|macro|AFEC_IDR_DRDY
DECL|AFEC_IDR_EOC0_Msk|macro|AFEC_IDR_EOC0_Msk
DECL|AFEC_IDR_EOC0_Pos|macro|AFEC_IDR_EOC0_Pos
DECL|AFEC_IDR_EOC0|macro|AFEC_IDR_EOC0
DECL|AFEC_IDR_EOC10_Msk|macro|AFEC_IDR_EOC10_Msk
DECL|AFEC_IDR_EOC10_Pos|macro|AFEC_IDR_EOC10_Pos
DECL|AFEC_IDR_EOC10|macro|AFEC_IDR_EOC10
DECL|AFEC_IDR_EOC11_Msk|macro|AFEC_IDR_EOC11_Msk
DECL|AFEC_IDR_EOC11_Pos|macro|AFEC_IDR_EOC11_Pos
DECL|AFEC_IDR_EOC11|macro|AFEC_IDR_EOC11
DECL|AFEC_IDR_EOC1_Msk|macro|AFEC_IDR_EOC1_Msk
DECL|AFEC_IDR_EOC1_Pos|macro|AFEC_IDR_EOC1_Pos
DECL|AFEC_IDR_EOC1|macro|AFEC_IDR_EOC1
DECL|AFEC_IDR_EOC2_Msk|macro|AFEC_IDR_EOC2_Msk
DECL|AFEC_IDR_EOC2_Pos|macro|AFEC_IDR_EOC2_Pos
DECL|AFEC_IDR_EOC2|macro|AFEC_IDR_EOC2
DECL|AFEC_IDR_EOC3_Msk|macro|AFEC_IDR_EOC3_Msk
DECL|AFEC_IDR_EOC3_Pos|macro|AFEC_IDR_EOC3_Pos
DECL|AFEC_IDR_EOC3|macro|AFEC_IDR_EOC3
DECL|AFEC_IDR_EOC4_Msk|macro|AFEC_IDR_EOC4_Msk
DECL|AFEC_IDR_EOC4_Pos|macro|AFEC_IDR_EOC4_Pos
DECL|AFEC_IDR_EOC4|macro|AFEC_IDR_EOC4
DECL|AFEC_IDR_EOC5_Msk|macro|AFEC_IDR_EOC5_Msk
DECL|AFEC_IDR_EOC5_Pos|macro|AFEC_IDR_EOC5_Pos
DECL|AFEC_IDR_EOC5|macro|AFEC_IDR_EOC5
DECL|AFEC_IDR_EOC6_Msk|macro|AFEC_IDR_EOC6_Msk
DECL|AFEC_IDR_EOC6_Pos|macro|AFEC_IDR_EOC6_Pos
DECL|AFEC_IDR_EOC6|macro|AFEC_IDR_EOC6
DECL|AFEC_IDR_EOC7_Msk|macro|AFEC_IDR_EOC7_Msk
DECL|AFEC_IDR_EOC7_Pos|macro|AFEC_IDR_EOC7_Pos
DECL|AFEC_IDR_EOC7|macro|AFEC_IDR_EOC7
DECL|AFEC_IDR_EOC8_Msk|macro|AFEC_IDR_EOC8_Msk
DECL|AFEC_IDR_EOC8_Pos|macro|AFEC_IDR_EOC8_Pos
DECL|AFEC_IDR_EOC8|macro|AFEC_IDR_EOC8
DECL|AFEC_IDR_EOC9_Msk|macro|AFEC_IDR_EOC9_Msk
DECL|AFEC_IDR_EOC9_Pos|macro|AFEC_IDR_EOC9_Pos
DECL|AFEC_IDR_EOC9|macro|AFEC_IDR_EOC9
DECL|AFEC_IDR_GOVRE_Msk|macro|AFEC_IDR_GOVRE_Msk
DECL|AFEC_IDR_GOVRE_Pos|macro|AFEC_IDR_GOVRE_Pos
DECL|AFEC_IDR_GOVRE|macro|AFEC_IDR_GOVRE
DECL|AFEC_IDR_MASK|macro|AFEC_IDR_MASK
DECL|AFEC_IDR_Msk|macro|AFEC_IDR_Msk
DECL|AFEC_IDR_OFFSET|macro|AFEC_IDR_OFFSET
DECL|AFEC_IDR_TEMPCHG_Msk|macro|AFEC_IDR_TEMPCHG_Msk
DECL|AFEC_IDR_TEMPCHG_Pos|macro|AFEC_IDR_TEMPCHG_Pos
DECL|AFEC_IDR_TEMPCHG|macro|AFEC_IDR_TEMPCHG
DECL|AFEC_IDR_Type|typedef|} AFEC_IDR_Type;
DECL|AFEC_IDR|member|__O AFEC_IDR_Type AFEC_IDR; /**< Offset: 0x28 ( /W 32) AFEC Interrupt Disable Register */
DECL|AFEC_IDR|member|__O uint32_t AFEC_IDR; /**< (AFEC Offset: 0x28) AFEC Interrupt Disable Register */
DECL|AFEC_IER_COMPE_Msk|macro|AFEC_IER_COMPE_Msk
DECL|AFEC_IER_COMPE_Pos|macro|AFEC_IER_COMPE_Pos
DECL|AFEC_IER_COMPE|macro|AFEC_IER_COMPE
DECL|AFEC_IER_DRDY_Msk|macro|AFEC_IER_DRDY_Msk
DECL|AFEC_IER_DRDY_Pos|macro|AFEC_IER_DRDY_Pos
DECL|AFEC_IER_DRDY|macro|AFEC_IER_DRDY
DECL|AFEC_IER_EOC0_Msk|macro|AFEC_IER_EOC0_Msk
DECL|AFEC_IER_EOC0_Pos|macro|AFEC_IER_EOC0_Pos
DECL|AFEC_IER_EOC0|macro|AFEC_IER_EOC0
DECL|AFEC_IER_EOC10_Msk|macro|AFEC_IER_EOC10_Msk
DECL|AFEC_IER_EOC10_Pos|macro|AFEC_IER_EOC10_Pos
DECL|AFEC_IER_EOC10|macro|AFEC_IER_EOC10
DECL|AFEC_IER_EOC11_Msk|macro|AFEC_IER_EOC11_Msk
DECL|AFEC_IER_EOC11_Pos|macro|AFEC_IER_EOC11_Pos
DECL|AFEC_IER_EOC11|macro|AFEC_IER_EOC11
DECL|AFEC_IER_EOC1_Msk|macro|AFEC_IER_EOC1_Msk
DECL|AFEC_IER_EOC1_Pos|macro|AFEC_IER_EOC1_Pos
DECL|AFEC_IER_EOC1|macro|AFEC_IER_EOC1
DECL|AFEC_IER_EOC2_Msk|macro|AFEC_IER_EOC2_Msk
DECL|AFEC_IER_EOC2_Pos|macro|AFEC_IER_EOC2_Pos
DECL|AFEC_IER_EOC2|macro|AFEC_IER_EOC2
DECL|AFEC_IER_EOC3_Msk|macro|AFEC_IER_EOC3_Msk
DECL|AFEC_IER_EOC3_Pos|macro|AFEC_IER_EOC3_Pos
DECL|AFEC_IER_EOC3|macro|AFEC_IER_EOC3
DECL|AFEC_IER_EOC4_Msk|macro|AFEC_IER_EOC4_Msk
DECL|AFEC_IER_EOC4_Pos|macro|AFEC_IER_EOC4_Pos
DECL|AFEC_IER_EOC4|macro|AFEC_IER_EOC4
DECL|AFEC_IER_EOC5_Msk|macro|AFEC_IER_EOC5_Msk
DECL|AFEC_IER_EOC5_Pos|macro|AFEC_IER_EOC5_Pos
DECL|AFEC_IER_EOC5|macro|AFEC_IER_EOC5
DECL|AFEC_IER_EOC6_Msk|macro|AFEC_IER_EOC6_Msk
DECL|AFEC_IER_EOC6_Pos|macro|AFEC_IER_EOC6_Pos
DECL|AFEC_IER_EOC6|macro|AFEC_IER_EOC6
DECL|AFEC_IER_EOC7_Msk|macro|AFEC_IER_EOC7_Msk
DECL|AFEC_IER_EOC7_Pos|macro|AFEC_IER_EOC7_Pos
DECL|AFEC_IER_EOC7|macro|AFEC_IER_EOC7
DECL|AFEC_IER_EOC8_Msk|macro|AFEC_IER_EOC8_Msk
DECL|AFEC_IER_EOC8_Pos|macro|AFEC_IER_EOC8_Pos
DECL|AFEC_IER_EOC8|macro|AFEC_IER_EOC8
DECL|AFEC_IER_EOC9_Msk|macro|AFEC_IER_EOC9_Msk
DECL|AFEC_IER_EOC9_Pos|macro|AFEC_IER_EOC9_Pos
DECL|AFEC_IER_EOC9|macro|AFEC_IER_EOC9
DECL|AFEC_IER_GOVRE_Msk|macro|AFEC_IER_GOVRE_Msk
DECL|AFEC_IER_GOVRE_Pos|macro|AFEC_IER_GOVRE_Pos
DECL|AFEC_IER_GOVRE|macro|AFEC_IER_GOVRE
DECL|AFEC_IER_MASK|macro|AFEC_IER_MASK
DECL|AFEC_IER_Msk|macro|AFEC_IER_Msk
DECL|AFEC_IER_OFFSET|macro|AFEC_IER_OFFSET
DECL|AFEC_IER_TEMPCHG_Msk|macro|AFEC_IER_TEMPCHG_Msk
DECL|AFEC_IER_TEMPCHG_Pos|macro|AFEC_IER_TEMPCHG_Pos
DECL|AFEC_IER_TEMPCHG|macro|AFEC_IER_TEMPCHG
DECL|AFEC_IER_Type|typedef|} AFEC_IER_Type;
DECL|AFEC_IER|member|__O AFEC_IER_Type AFEC_IER; /**< Offset: 0x24 ( /W 32) AFEC Interrupt Enable Register */
DECL|AFEC_IER|member|__O uint32_t AFEC_IER; /**< (AFEC Offset: 0x24) AFEC Interrupt Enable Register */
DECL|AFEC_IMR_COMPE_Msk|macro|AFEC_IMR_COMPE_Msk
DECL|AFEC_IMR_COMPE_Pos|macro|AFEC_IMR_COMPE_Pos
DECL|AFEC_IMR_COMPE|macro|AFEC_IMR_COMPE
DECL|AFEC_IMR_DRDY_Msk|macro|AFEC_IMR_DRDY_Msk
DECL|AFEC_IMR_DRDY_Pos|macro|AFEC_IMR_DRDY_Pos
DECL|AFEC_IMR_DRDY|macro|AFEC_IMR_DRDY
DECL|AFEC_IMR_EOC0_Msk|macro|AFEC_IMR_EOC0_Msk
DECL|AFEC_IMR_EOC0_Pos|macro|AFEC_IMR_EOC0_Pos
DECL|AFEC_IMR_EOC0|macro|AFEC_IMR_EOC0
DECL|AFEC_IMR_EOC10_Msk|macro|AFEC_IMR_EOC10_Msk
DECL|AFEC_IMR_EOC10_Pos|macro|AFEC_IMR_EOC10_Pos
DECL|AFEC_IMR_EOC10|macro|AFEC_IMR_EOC10
DECL|AFEC_IMR_EOC11_Msk|macro|AFEC_IMR_EOC11_Msk
DECL|AFEC_IMR_EOC11_Pos|macro|AFEC_IMR_EOC11_Pos
DECL|AFEC_IMR_EOC11|macro|AFEC_IMR_EOC11
DECL|AFEC_IMR_EOC1_Msk|macro|AFEC_IMR_EOC1_Msk
DECL|AFEC_IMR_EOC1_Pos|macro|AFEC_IMR_EOC1_Pos
DECL|AFEC_IMR_EOC1|macro|AFEC_IMR_EOC1
DECL|AFEC_IMR_EOC2_Msk|macro|AFEC_IMR_EOC2_Msk
DECL|AFEC_IMR_EOC2_Pos|macro|AFEC_IMR_EOC2_Pos
DECL|AFEC_IMR_EOC2|macro|AFEC_IMR_EOC2
DECL|AFEC_IMR_EOC3_Msk|macro|AFEC_IMR_EOC3_Msk
DECL|AFEC_IMR_EOC3_Pos|macro|AFEC_IMR_EOC3_Pos
DECL|AFEC_IMR_EOC3|macro|AFEC_IMR_EOC3
DECL|AFEC_IMR_EOC4_Msk|macro|AFEC_IMR_EOC4_Msk
DECL|AFEC_IMR_EOC4_Pos|macro|AFEC_IMR_EOC4_Pos
DECL|AFEC_IMR_EOC4|macro|AFEC_IMR_EOC4
DECL|AFEC_IMR_EOC5_Msk|macro|AFEC_IMR_EOC5_Msk
DECL|AFEC_IMR_EOC5_Pos|macro|AFEC_IMR_EOC5_Pos
DECL|AFEC_IMR_EOC5|macro|AFEC_IMR_EOC5
DECL|AFEC_IMR_EOC6_Msk|macro|AFEC_IMR_EOC6_Msk
DECL|AFEC_IMR_EOC6_Pos|macro|AFEC_IMR_EOC6_Pos
DECL|AFEC_IMR_EOC6|macro|AFEC_IMR_EOC6
DECL|AFEC_IMR_EOC7_Msk|macro|AFEC_IMR_EOC7_Msk
DECL|AFEC_IMR_EOC7_Pos|macro|AFEC_IMR_EOC7_Pos
DECL|AFEC_IMR_EOC7|macro|AFEC_IMR_EOC7
DECL|AFEC_IMR_EOC8_Msk|macro|AFEC_IMR_EOC8_Msk
DECL|AFEC_IMR_EOC8_Pos|macro|AFEC_IMR_EOC8_Pos
DECL|AFEC_IMR_EOC8|macro|AFEC_IMR_EOC8
DECL|AFEC_IMR_EOC9_Msk|macro|AFEC_IMR_EOC9_Msk
DECL|AFEC_IMR_EOC9_Pos|macro|AFEC_IMR_EOC9_Pos
DECL|AFEC_IMR_EOC9|macro|AFEC_IMR_EOC9
DECL|AFEC_IMR_GOVRE_Msk|macro|AFEC_IMR_GOVRE_Msk
DECL|AFEC_IMR_GOVRE_Pos|macro|AFEC_IMR_GOVRE_Pos
DECL|AFEC_IMR_GOVRE|macro|AFEC_IMR_GOVRE
DECL|AFEC_IMR_MASK|macro|AFEC_IMR_MASK
DECL|AFEC_IMR_Msk|macro|AFEC_IMR_Msk
DECL|AFEC_IMR_OFFSET|macro|AFEC_IMR_OFFSET
DECL|AFEC_IMR_TEMPCHG_Msk|macro|AFEC_IMR_TEMPCHG_Msk
DECL|AFEC_IMR_TEMPCHG_Pos|macro|AFEC_IMR_TEMPCHG_Pos
DECL|AFEC_IMR_TEMPCHG|macro|AFEC_IMR_TEMPCHG
DECL|AFEC_IMR_Type|typedef|} AFEC_IMR_Type;
DECL|AFEC_IMR|member|__I AFEC_IMR_Type AFEC_IMR; /**< Offset: 0x2C (R/ 32) AFEC Interrupt Mask Register */
DECL|AFEC_IMR|member|__I uint32_t AFEC_IMR; /**< (AFEC Offset: 0x2C) AFEC Interrupt Mask Register */
DECL|AFEC_ISR_COMPE_Msk|macro|AFEC_ISR_COMPE_Msk
DECL|AFEC_ISR_COMPE_Pos|macro|AFEC_ISR_COMPE_Pos
DECL|AFEC_ISR_COMPE|macro|AFEC_ISR_COMPE
DECL|AFEC_ISR_DRDY_Msk|macro|AFEC_ISR_DRDY_Msk
DECL|AFEC_ISR_DRDY_Pos|macro|AFEC_ISR_DRDY_Pos
DECL|AFEC_ISR_DRDY|macro|AFEC_ISR_DRDY
DECL|AFEC_ISR_EOC0_Msk|macro|AFEC_ISR_EOC0_Msk
DECL|AFEC_ISR_EOC0_Pos|macro|AFEC_ISR_EOC0_Pos
DECL|AFEC_ISR_EOC0|macro|AFEC_ISR_EOC0
DECL|AFEC_ISR_EOC10_Msk|macro|AFEC_ISR_EOC10_Msk
DECL|AFEC_ISR_EOC10_Pos|macro|AFEC_ISR_EOC10_Pos
DECL|AFEC_ISR_EOC10|macro|AFEC_ISR_EOC10
DECL|AFEC_ISR_EOC11_Msk|macro|AFEC_ISR_EOC11_Msk
DECL|AFEC_ISR_EOC11_Pos|macro|AFEC_ISR_EOC11_Pos
DECL|AFEC_ISR_EOC11|macro|AFEC_ISR_EOC11
DECL|AFEC_ISR_EOC1_Msk|macro|AFEC_ISR_EOC1_Msk
DECL|AFEC_ISR_EOC1_Pos|macro|AFEC_ISR_EOC1_Pos
DECL|AFEC_ISR_EOC1|macro|AFEC_ISR_EOC1
DECL|AFEC_ISR_EOC2_Msk|macro|AFEC_ISR_EOC2_Msk
DECL|AFEC_ISR_EOC2_Pos|macro|AFEC_ISR_EOC2_Pos
DECL|AFEC_ISR_EOC2|macro|AFEC_ISR_EOC2
DECL|AFEC_ISR_EOC3_Msk|macro|AFEC_ISR_EOC3_Msk
DECL|AFEC_ISR_EOC3_Pos|macro|AFEC_ISR_EOC3_Pos
DECL|AFEC_ISR_EOC3|macro|AFEC_ISR_EOC3
DECL|AFEC_ISR_EOC4_Msk|macro|AFEC_ISR_EOC4_Msk
DECL|AFEC_ISR_EOC4_Pos|macro|AFEC_ISR_EOC4_Pos
DECL|AFEC_ISR_EOC4|macro|AFEC_ISR_EOC4
DECL|AFEC_ISR_EOC5_Msk|macro|AFEC_ISR_EOC5_Msk
DECL|AFEC_ISR_EOC5_Pos|macro|AFEC_ISR_EOC5_Pos
DECL|AFEC_ISR_EOC5|macro|AFEC_ISR_EOC5
DECL|AFEC_ISR_EOC6_Msk|macro|AFEC_ISR_EOC6_Msk
DECL|AFEC_ISR_EOC6_Pos|macro|AFEC_ISR_EOC6_Pos
DECL|AFEC_ISR_EOC6|macro|AFEC_ISR_EOC6
DECL|AFEC_ISR_EOC7_Msk|macro|AFEC_ISR_EOC7_Msk
DECL|AFEC_ISR_EOC7_Pos|macro|AFEC_ISR_EOC7_Pos
DECL|AFEC_ISR_EOC7|macro|AFEC_ISR_EOC7
DECL|AFEC_ISR_EOC8_Msk|macro|AFEC_ISR_EOC8_Msk
DECL|AFEC_ISR_EOC8_Pos|macro|AFEC_ISR_EOC8_Pos
DECL|AFEC_ISR_EOC8|macro|AFEC_ISR_EOC8
DECL|AFEC_ISR_EOC9_Msk|macro|AFEC_ISR_EOC9_Msk
DECL|AFEC_ISR_EOC9_Pos|macro|AFEC_ISR_EOC9_Pos
DECL|AFEC_ISR_EOC9|macro|AFEC_ISR_EOC9
DECL|AFEC_ISR_GOVRE_Msk|macro|AFEC_ISR_GOVRE_Msk
DECL|AFEC_ISR_GOVRE_Pos|macro|AFEC_ISR_GOVRE_Pos
DECL|AFEC_ISR_GOVRE|macro|AFEC_ISR_GOVRE
DECL|AFEC_ISR_MASK|macro|AFEC_ISR_MASK
DECL|AFEC_ISR_Msk|macro|AFEC_ISR_Msk
DECL|AFEC_ISR_OFFSET|macro|AFEC_ISR_OFFSET
DECL|AFEC_ISR_TEMPCHG_Msk|macro|AFEC_ISR_TEMPCHG_Msk
DECL|AFEC_ISR_TEMPCHG_Pos|macro|AFEC_ISR_TEMPCHG_Pos
DECL|AFEC_ISR_TEMPCHG|macro|AFEC_ISR_TEMPCHG
DECL|AFEC_ISR_Type|typedef|} AFEC_ISR_Type;
DECL|AFEC_ISR|member|__I AFEC_ISR_Type AFEC_ISR; /**< Offset: 0x30 (R/ 32) AFEC Interrupt Status Register */
DECL|AFEC_ISR|member|__I uint32_t AFEC_ISR; /**< (AFEC Offset: 0x30) AFEC Interrupt Status Register */
DECL|AFEC_LCDR_CHNB_Msk|macro|AFEC_LCDR_CHNB_Msk
DECL|AFEC_LCDR_CHNB_Pos|macro|AFEC_LCDR_CHNB_Pos
DECL|AFEC_LCDR_CHNB|macro|AFEC_LCDR_CHNB
DECL|AFEC_LCDR_LDATA_Msk|macro|AFEC_LCDR_LDATA_Msk
DECL|AFEC_LCDR_LDATA_Pos|macro|AFEC_LCDR_LDATA_Pos
DECL|AFEC_LCDR_LDATA|macro|AFEC_LCDR_LDATA
DECL|AFEC_LCDR_MASK|macro|AFEC_LCDR_MASK
DECL|AFEC_LCDR_Msk|macro|AFEC_LCDR_Msk
DECL|AFEC_LCDR_OFFSET|macro|AFEC_LCDR_OFFSET
DECL|AFEC_LCDR_Type|typedef|} AFEC_LCDR_Type;
DECL|AFEC_LCDR|member|__I AFEC_LCDR_Type AFEC_LCDR; /**< Offset: 0x20 (R/ 32) AFEC Last Converted Data Register */
DECL|AFEC_LCDR|member|__I uint32_t AFEC_LCDR; /**< (AFEC Offset: 0x20) AFEC Last Converted Data Register */
DECL|AFEC_MR_FREERUN_Msk|macro|AFEC_MR_FREERUN_Msk
DECL|AFEC_MR_FREERUN_OFF_Val|macro|AFEC_MR_FREERUN_OFF_Val
DECL|AFEC_MR_FREERUN_OFF|macro|AFEC_MR_FREERUN_OFF
DECL|AFEC_MR_FREERUN_ON_Val|macro|AFEC_MR_FREERUN_ON_Val
DECL|AFEC_MR_FREERUN_ON|macro|AFEC_MR_FREERUN_ON
DECL|AFEC_MR_FREERUN_Pos|macro|AFEC_MR_FREERUN_Pos
DECL|AFEC_MR_FREERUN|macro|AFEC_MR_FREERUN
DECL|AFEC_MR_FWUP_Msk|macro|AFEC_MR_FWUP_Msk
DECL|AFEC_MR_FWUP_OFF_Val|macro|AFEC_MR_FWUP_OFF_Val
DECL|AFEC_MR_FWUP_OFF|macro|AFEC_MR_FWUP_OFF
DECL|AFEC_MR_FWUP_ON_Val|macro|AFEC_MR_FWUP_ON_Val
DECL|AFEC_MR_FWUP_ON|macro|AFEC_MR_FWUP_ON
DECL|AFEC_MR_FWUP_Pos|macro|AFEC_MR_FWUP_Pos
DECL|AFEC_MR_FWUP|macro|AFEC_MR_FWUP
DECL|AFEC_MR_MASK|macro|AFEC_MR_MASK
DECL|AFEC_MR_Msk|macro|AFEC_MR_Msk
DECL|AFEC_MR_OFFSET|macro|AFEC_MR_OFFSET
DECL|AFEC_MR_ONE_Msk|macro|AFEC_MR_ONE_Msk
DECL|AFEC_MR_ONE_Pos|macro|AFEC_MR_ONE_Pos
DECL|AFEC_MR_ONE|macro|AFEC_MR_ONE
DECL|AFEC_MR_PRESCAL_Msk|macro|AFEC_MR_PRESCAL_Msk
DECL|AFEC_MR_PRESCAL_Pos|macro|AFEC_MR_PRESCAL_Pos
DECL|AFEC_MR_PRESCAL|macro|AFEC_MR_PRESCAL
DECL|AFEC_MR_SLEEP_Msk|macro|AFEC_MR_SLEEP_Msk
DECL|AFEC_MR_SLEEP_NORMAL_Val|macro|AFEC_MR_SLEEP_NORMAL_Val
DECL|AFEC_MR_SLEEP_NORMAL|macro|AFEC_MR_SLEEP_NORMAL
DECL|AFEC_MR_SLEEP_Pos|macro|AFEC_MR_SLEEP_Pos
DECL|AFEC_MR_SLEEP_SLEEP_Val|macro|AFEC_MR_SLEEP_SLEEP_Val
DECL|AFEC_MR_SLEEP_SLEEP|macro|AFEC_MR_SLEEP_SLEEP
DECL|AFEC_MR_SLEEP|macro|AFEC_MR_SLEEP
DECL|AFEC_MR_STARTUP_Msk|macro|AFEC_MR_STARTUP_Msk
DECL|AFEC_MR_STARTUP_Pos|macro|AFEC_MR_STARTUP_Pos
DECL|AFEC_MR_STARTUP_SUT0_Val|macro|AFEC_MR_STARTUP_SUT0_Val
DECL|AFEC_MR_STARTUP_SUT0|macro|AFEC_MR_STARTUP_SUT0
DECL|AFEC_MR_STARTUP_SUT112_Val|macro|AFEC_MR_STARTUP_SUT112_Val
DECL|AFEC_MR_STARTUP_SUT112|macro|AFEC_MR_STARTUP_SUT112
DECL|AFEC_MR_STARTUP_SUT16_Val|macro|AFEC_MR_STARTUP_SUT16_Val
DECL|AFEC_MR_STARTUP_SUT16|macro|AFEC_MR_STARTUP_SUT16
DECL|AFEC_MR_STARTUP_SUT24_Val|macro|AFEC_MR_STARTUP_SUT24_Val
DECL|AFEC_MR_STARTUP_SUT24|macro|AFEC_MR_STARTUP_SUT24
DECL|AFEC_MR_STARTUP_SUT512_Val|macro|AFEC_MR_STARTUP_SUT512_Val
DECL|AFEC_MR_STARTUP_SUT512|macro|AFEC_MR_STARTUP_SUT512
DECL|AFEC_MR_STARTUP_SUT576_Val|macro|AFEC_MR_STARTUP_SUT576_Val
DECL|AFEC_MR_STARTUP_SUT576|macro|AFEC_MR_STARTUP_SUT576
DECL|AFEC_MR_STARTUP_SUT640_Val|macro|AFEC_MR_STARTUP_SUT640_Val
DECL|AFEC_MR_STARTUP_SUT640|macro|AFEC_MR_STARTUP_SUT640
DECL|AFEC_MR_STARTUP_SUT64_Val|macro|AFEC_MR_STARTUP_SUT64_Val
DECL|AFEC_MR_STARTUP_SUT64|macro|AFEC_MR_STARTUP_SUT64
DECL|AFEC_MR_STARTUP_SUT704_Val|macro|AFEC_MR_STARTUP_SUT704_Val
DECL|AFEC_MR_STARTUP_SUT704|macro|AFEC_MR_STARTUP_SUT704
DECL|AFEC_MR_STARTUP_SUT768_Val|macro|AFEC_MR_STARTUP_SUT768_Val
DECL|AFEC_MR_STARTUP_SUT768|macro|AFEC_MR_STARTUP_SUT768
DECL|AFEC_MR_STARTUP_SUT80_Val|macro|AFEC_MR_STARTUP_SUT80_Val
DECL|AFEC_MR_STARTUP_SUT80|macro|AFEC_MR_STARTUP_SUT80
DECL|AFEC_MR_STARTUP_SUT832_Val|macro|AFEC_MR_STARTUP_SUT832_Val
DECL|AFEC_MR_STARTUP_SUT832|macro|AFEC_MR_STARTUP_SUT832
DECL|AFEC_MR_STARTUP_SUT896_Val|macro|AFEC_MR_STARTUP_SUT896_Val
DECL|AFEC_MR_STARTUP_SUT896|macro|AFEC_MR_STARTUP_SUT896
DECL|AFEC_MR_STARTUP_SUT8_Val|macro|AFEC_MR_STARTUP_SUT8_Val
DECL|AFEC_MR_STARTUP_SUT8|macro|AFEC_MR_STARTUP_SUT8
DECL|AFEC_MR_STARTUP_SUT960_Val|macro|AFEC_MR_STARTUP_SUT960_Val
DECL|AFEC_MR_STARTUP_SUT960|macro|AFEC_MR_STARTUP_SUT960
DECL|AFEC_MR_STARTUP_SUT96_Val|macro|AFEC_MR_STARTUP_SUT96_Val
DECL|AFEC_MR_STARTUP_SUT96|macro|AFEC_MR_STARTUP_SUT96
DECL|AFEC_MR_STARTUP|macro|AFEC_MR_STARTUP
DECL|AFEC_MR_TRACKTIM_Msk|macro|AFEC_MR_TRACKTIM_Msk
DECL|AFEC_MR_TRACKTIM_Pos|macro|AFEC_MR_TRACKTIM_Pos
DECL|AFEC_MR_TRACKTIM|macro|AFEC_MR_TRACKTIM
DECL|AFEC_MR_TRANSFER_Msk|macro|AFEC_MR_TRANSFER_Msk
DECL|AFEC_MR_TRANSFER_Pos|macro|AFEC_MR_TRANSFER_Pos
DECL|AFEC_MR_TRANSFER|macro|AFEC_MR_TRANSFER
DECL|AFEC_MR_TRGEN_DIS_Val|macro|AFEC_MR_TRGEN_DIS_Val
DECL|AFEC_MR_TRGEN_DIS|macro|AFEC_MR_TRGEN_DIS
DECL|AFEC_MR_TRGEN_EN_Val|macro|AFEC_MR_TRGEN_EN_Val
DECL|AFEC_MR_TRGEN_EN|macro|AFEC_MR_TRGEN_EN
DECL|AFEC_MR_TRGEN_Msk|macro|AFEC_MR_TRGEN_Msk
DECL|AFEC_MR_TRGEN_Pos|macro|AFEC_MR_TRGEN_Pos
DECL|AFEC_MR_TRGEN|macro|AFEC_MR_TRGEN
DECL|AFEC_MR_TRGSEL_AFEC_TRIG0_Val|macro|AFEC_MR_TRGSEL_AFEC_TRIG0_Val
DECL|AFEC_MR_TRGSEL_AFEC_TRIG0|macro|AFEC_MR_TRGSEL_AFEC_TRIG0
DECL|AFEC_MR_TRGSEL_AFEC_TRIG1_Val|macro|AFEC_MR_TRGSEL_AFEC_TRIG1_Val
DECL|AFEC_MR_TRGSEL_AFEC_TRIG1|macro|AFEC_MR_TRGSEL_AFEC_TRIG1
DECL|AFEC_MR_TRGSEL_AFEC_TRIG2_Val|macro|AFEC_MR_TRGSEL_AFEC_TRIG2_Val
DECL|AFEC_MR_TRGSEL_AFEC_TRIG2|macro|AFEC_MR_TRGSEL_AFEC_TRIG2
DECL|AFEC_MR_TRGSEL_AFEC_TRIG3_Val|macro|AFEC_MR_TRGSEL_AFEC_TRIG3_Val
DECL|AFEC_MR_TRGSEL_AFEC_TRIG3|macro|AFEC_MR_TRGSEL_AFEC_TRIG3
DECL|AFEC_MR_TRGSEL_AFEC_TRIG4_Val|macro|AFEC_MR_TRGSEL_AFEC_TRIG4_Val
DECL|AFEC_MR_TRGSEL_AFEC_TRIG4|macro|AFEC_MR_TRGSEL_AFEC_TRIG4
DECL|AFEC_MR_TRGSEL_AFEC_TRIG5_Val|macro|AFEC_MR_TRGSEL_AFEC_TRIG5_Val
DECL|AFEC_MR_TRGSEL_AFEC_TRIG5|macro|AFEC_MR_TRGSEL_AFEC_TRIG5
DECL|AFEC_MR_TRGSEL_AFEC_TRIG6_Val|macro|AFEC_MR_TRGSEL_AFEC_TRIG6_Val
DECL|AFEC_MR_TRGSEL_AFEC_TRIG6|macro|AFEC_MR_TRGSEL_AFEC_TRIG6
DECL|AFEC_MR_TRGSEL_Msk|macro|AFEC_MR_TRGSEL_Msk
DECL|AFEC_MR_TRGSEL_Pos|macro|AFEC_MR_TRGSEL_Pos
DECL|AFEC_MR_TRGSEL|macro|AFEC_MR_TRGSEL
DECL|AFEC_MR_Type|typedef|} AFEC_MR_Type;
DECL|AFEC_MR_USEQ_Msk|macro|AFEC_MR_USEQ_Msk
DECL|AFEC_MR_USEQ_NUM_ORDER_Val|macro|AFEC_MR_USEQ_NUM_ORDER_Val
DECL|AFEC_MR_USEQ_NUM_ORDER|macro|AFEC_MR_USEQ_NUM_ORDER
DECL|AFEC_MR_USEQ_Pos|macro|AFEC_MR_USEQ_Pos
DECL|AFEC_MR_USEQ_REG_ORDER_Val|macro|AFEC_MR_USEQ_REG_ORDER_Val
DECL|AFEC_MR_USEQ_REG_ORDER|macro|AFEC_MR_USEQ_REG_ORDER
DECL|AFEC_MR_USEQ|macro|AFEC_MR_USEQ
DECL|AFEC_MR|member|__IO AFEC_MR_Type AFEC_MR; /**< Offset: 0x04 (R/W 32) AFEC Mode Register */
DECL|AFEC_MR|member|__IO uint32_t AFEC_MR; /**< (AFEC Offset: 0x04) AFEC Mode Register */
DECL|AFEC_OVER_MASK|macro|AFEC_OVER_MASK
DECL|AFEC_OVER_Msk|macro|AFEC_OVER_Msk
DECL|AFEC_OVER_OFFSET|macro|AFEC_OVER_OFFSET
DECL|AFEC_OVER_OVRE0_Msk|macro|AFEC_OVER_OVRE0_Msk
DECL|AFEC_OVER_OVRE0_Pos|macro|AFEC_OVER_OVRE0_Pos
DECL|AFEC_OVER_OVRE0|macro|AFEC_OVER_OVRE0
DECL|AFEC_OVER_OVRE10_Msk|macro|AFEC_OVER_OVRE10_Msk
DECL|AFEC_OVER_OVRE10_Pos|macro|AFEC_OVER_OVRE10_Pos
DECL|AFEC_OVER_OVRE10|macro|AFEC_OVER_OVRE10
DECL|AFEC_OVER_OVRE11_Msk|macro|AFEC_OVER_OVRE11_Msk
DECL|AFEC_OVER_OVRE11_Pos|macro|AFEC_OVER_OVRE11_Pos
DECL|AFEC_OVER_OVRE11|macro|AFEC_OVER_OVRE11
DECL|AFEC_OVER_OVRE1_Msk|macro|AFEC_OVER_OVRE1_Msk
DECL|AFEC_OVER_OVRE1_Pos|macro|AFEC_OVER_OVRE1_Pos
DECL|AFEC_OVER_OVRE1|macro|AFEC_OVER_OVRE1
DECL|AFEC_OVER_OVRE2_Msk|macro|AFEC_OVER_OVRE2_Msk
DECL|AFEC_OVER_OVRE2_Pos|macro|AFEC_OVER_OVRE2_Pos
DECL|AFEC_OVER_OVRE2|macro|AFEC_OVER_OVRE2
DECL|AFEC_OVER_OVRE3_Msk|macro|AFEC_OVER_OVRE3_Msk
DECL|AFEC_OVER_OVRE3_Pos|macro|AFEC_OVER_OVRE3_Pos
DECL|AFEC_OVER_OVRE3|macro|AFEC_OVER_OVRE3
DECL|AFEC_OVER_OVRE4_Msk|macro|AFEC_OVER_OVRE4_Msk
DECL|AFEC_OVER_OVRE4_Pos|macro|AFEC_OVER_OVRE4_Pos
DECL|AFEC_OVER_OVRE4|macro|AFEC_OVER_OVRE4
DECL|AFEC_OVER_OVRE5_Msk|macro|AFEC_OVER_OVRE5_Msk
DECL|AFEC_OVER_OVRE5_Pos|macro|AFEC_OVER_OVRE5_Pos
DECL|AFEC_OVER_OVRE5|macro|AFEC_OVER_OVRE5
DECL|AFEC_OVER_OVRE6_Msk|macro|AFEC_OVER_OVRE6_Msk
DECL|AFEC_OVER_OVRE6_Pos|macro|AFEC_OVER_OVRE6_Pos
DECL|AFEC_OVER_OVRE6|macro|AFEC_OVER_OVRE6
DECL|AFEC_OVER_OVRE7_Msk|macro|AFEC_OVER_OVRE7_Msk
DECL|AFEC_OVER_OVRE7_Pos|macro|AFEC_OVER_OVRE7_Pos
DECL|AFEC_OVER_OVRE7|macro|AFEC_OVER_OVRE7
DECL|AFEC_OVER_OVRE8_Msk|macro|AFEC_OVER_OVRE8_Msk
DECL|AFEC_OVER_OVRE8_Pos|macro|AFEC_OVER_OVRE8_Pos
DECL|AFEC_OVER_OVRE8|macro|AFEC_OVER_OVRE8
DECL|AFEC_OVER_OVRE9_Msk|macro|AFEC_OVER_OVRE9_Msk
DECL|AFEC_OVER_OVRE9_Pos|macro|AFEC_OVER_OVRE9_Pos
DECL|AFEC_OVER_OVRE9|macro|AFEC_OVER_OVRE9
DECL|AFEC_OVER_OVRE_Msk|macro|AFEC_OVER_OVRE_Msk
DECL|AFEC_OVER_OVRE_Pos|macro|AFEC_OVER_OVRE_Pos
DECL|AFEC_OVER_OVRE|macro|AFEC_OVER_OVRE
DECL|AFEC_OVER_Type|typedef|} AFEC_OVER_Type;
DECL|AFEC_OVER|member|__I AFEC_OVER_Type AFEC_OVER; /**< Offset: 0x4C (R/ 32) AFEC Overrun Status Register */
DECL|AFEC_OVER|member|__I uint32_t AFEC_OVER; /**< (AFEC Offset: 0x4C) AFEC Overrun Status Register */
DECL|AFEC_SEQ1R_MASK|macro|AFEC_SEQ1R_MASK
DECL|AFEC_SEQ1R_Msk|macro|AFEC_SEQ1R_Msk
DECL|AFEC_SEQ1R_OFFSET|macro|AFEC_SEQ1R_OFFSET
DECL|AFEC_SEQ1R_Type|typedef|} AFEC_SEQ1R_Type;
DECL|AFEC_SEQ1R_USCH0_Msk|macro|AFEC_SEQ1R_USCH0_Msk
DECL|AFEC_SEQ1R_USCH0_Pos|macro|AFEC_SEQ1R_USCH0_Pos
DECL|AFEC_SEQ1R_USCH0|macro|AFEC_SEQ1R_USCH0
DECL|AFEC_SEQ1R_USCH1_Msk|macro|AFEC_SEQ1R_USCH1_Msk
DECL|AFEC_SEQ1R_USCH1_Pos|macro|AFEC_SEQ1R_USCH1_Pos
DECL|AFEC_SEQ1R_USCH1|macro|AFEC_SEQ1R_USCH1
DECL|AFEC_SEQ1R_USCH2_Msk|macro|AFEC_SEQ1R_USCH2_Msk
DECL|AFEC_SEQ1R_USCH2_Pos|macro|AFEC_SEQ1R_USCH2_Pos
DECL|AFEC_SEQ1R_USCH2|macro|AFEC_SEQ1R_USCH2
DECL|AFEC_SEQ1R_USCH3_Msk|macro|AFEC_SEQ1R_USCH3_Msk
DECL|AFEC_SEQ1R_USCH3_Pos|macro|AFEC_SEQ1R_USCH3_Pos
DECL|AFEC_SEQ1R_USCH3|macro|AFEC_SEQ1R_USCH3
DECL|AFEC_SEQ1R_USCH4_Msk|macro|AFEC_SEQ1R_USCH4_Msk
DECL|AFEC_SEQ1R_USCH4_Pos|macro|AFEC_SEQ1R_USCH4_Pos
DECL|AFEC_SEQ1R_USCH4|macro|AFEC_SEQ1R_USCH4
DECL|AFEC_SEQ1R_USCH5_Msk|macro|AFEC_SEQ1R_USCH5_Msk
DECL|AFEC_SEQ1R_USCH5_Pos|macro|AFEC_SEQ1R_USCH5_Pos
DECL|AFEC_SEQ1R_USCH5|macro|AFEC_SEQ1R_USCH5
DECL|AFEC_SEQ1R_USCH6_Msk|macro|AFEC_SEQ1R_USCH6_Msk
DECL|AFEC_SEQ1R_USCH6_Pos|macro|AFEC_SEQ1R_USCH6_Pos
DECL|AFEC_SEQ1R_USCH6|macro|AFEC_SEQ1R_USCH6
DECL|AFEC_SEQ1R_USCH7_Msk|macro|AFEC_SEQ1R_USCH7_Msk
DECL|AFEC_SEQ1R_USCH7_Pos|macro|AFEC_SEQ1R_USCH7_Pos
DECL|AFEC_SEQ1R_USCH7|macro|AFEC_SEQ1R_USCH7
DECL|AFEC_SEQ1R|member|__IO AFEC_SEQ1R_Type AFEC_SEQ1R; /**< Offset: 0x0C (R/W 32) AFEC Channel Sequence 1 Register */
DECL|AFEC_SEQ1R|member|__IO uint32_t AFEC_SEQ1R; /**< (AFEC Offset: 0x0C) AFEC Channel Sequence 1 Register */
DECL|AFEC_SEQ2R_MASK|macro|AFEC_SEQ2R_MASK
DECL|AFEC_SEQ2R_Msk|macro|AFEC_SEQ2R_Msk
DECL|AFEC_SEQ2R_OFFSET|macro|AFEC_SEQ2R_OFFSET
DECL|AFEC_SEQ2R_Type|typedef|} AFEC_SEQ2R_Type;
DECL|AFEC_SEQ2R_USCH10_Msk|macro|AFEC_SEQ2R_USCH10_Msk
DECL|AFEC_SEQ2R_USCH10_Pos|macro|AFEC_SEQ2R_USCH10_Pos
DECL|AFEC_SEQ2R_USCH10|macro|AFEC_SEQ2R_USCH10
DECL|AFEC_SEQ2R_USCH11_Msk|macro|AFEC_SEQ2R_USCH11_Msk
DECL|AFEC_SEQ2R_USCH11_Pos|macro|AFEC_SEQ2R_USCH11_Pos
DECL|AFEC_SEQ2R_USCH11|macro|AFEC_SEQ2R_USCH11
DECL|AFEC_SEQ2R_USCH8_Msk|macro|AFEC_SEQ2R_USCH8_Msk
DECL|AFEC_SEQ2R_USCH8_Pos|macro|AFEC_SEQ2R_USCH8_Pos
DECL|AFEC_SEQ2R_USCH8|macro|AFEC_SEQ2R_USCH8
DECL|AFEC_SEQ2R_USCH9_Msk|macro|AFEC_SEQ2R_USCH9_Msk
DECL|AFEC_SEQ2R_USCH9_Pos|macro|AFEC_SEQ2R_USCH9_Pos
DECL|AFEC_SEQ2R_USCH9|macro|AFEC_SEQ2R_USCH9
DECL|AFEC_SEQ2R|member|__IO AFEC_SEQ2R_Type AFEC_SEQ2R; /**< Offset: 0x10 (R/W 32) AFEC Channel Sequence 2 Register */
DECL|AFEC_SEQ2R|member|__IO uint32_t AFEC_SEQ2R; /**< (AFEC Offset: 0x10) AFEC Channel Sequence 2 Register */
DECL|AFEC_SHMR_DUAL0_Msk|macro|AFEC_SHMR_DUAL0_Msk
DECL|AFEC_SHMR_DUAL0_Pos|macro|AFEC_SHMR_DUAL0_Pos
DECL|AFEC_SHMR_DUAL0|macro|AFEC_SHMR_DUAL0
DECL|AFEC_SHMR_DUAL10_Msk|macro|AFEC_SHMR_DUAL10_Msk
DECL|AFEC_SHMR_DUAL10_Pos|macro|AFEC_SHMR_DUAL10_Pos
DECL|AFEC_SHMR_DUAL10|macro|AFEC_SHMR_DUAL10
DECL|AFEC_SHMR_DUAL11_Msk|macro|AFEC_SHMR_DUAL11_Msk
DECL|AFEC_SHMR_DUAL11_Pos|macro|AFEC_SHMR_DUAL11_Pos
DECL|AFEC_SHMR_DUAL11|macro|AFEC_SHMR_DUAL11
DECL|AFEC_SHMR_DUAL1_Msk|macro|AFEC_SHMR_DUAL1_Msk
DECL|AFEC_SHMR_DUAL1_Pos|macro|AFEC_SHMR_DUAL1_Pos
DECL|AFEC_SHMR_DUAL1|macro|AFEC_SHMR_DUAL1
DECL|AFEC_SHMR_DUAL2_Msk|macro|AFEC_SHMR_DUAL2_Msk
DECL|AFEC_SHMR_DUAL2_Pos|macro|AFEC_SHMR_DUAL2_Pos
DECL|AFEC_SHMR_DUAL2|macro|AFEC_SHMR_DUAL2
DECL|AFEC_SHMR_DUAL3_Msk|macro|AFEC_SHMR_DUAL3_Msk
DECL|AFEC_SHMR_DUAL3_Pos|macro|AFEC_SHMR_DUAL3_Pos
DECL|AFEC_SHMR_DUAL3|macro|AFEC_SHMR_DUAL3
DECL|AFEC_SHMR_DUAL4_Msk|macro|AFEC_SHMR_DUAL4_Msk
DECL|AFEC_SHMR_DUAL4_Pos|macro|AFEC_SHMR_DUAL4_Pos
DECL|AFEC_SHMR_DUAL4|macro|AFEC_SHMR_DUAL4
DECL|AFEC_SHMR_DUAL5_Msk|macro|AFEC_SHMR_DUAL5_Msk
DECL|AFEC_SHMR_DUAL5_Pos|macro|AFEC_SHMR_DUAL5_Pos
DECL|AFEC_SHMR_DUAL5|macro|AFEC_SHMR_DUAL5
DECL|AFEC_SHMR_DUAL6_Msk|macro|AFEC_SHMR_DUAL6_Msk
DECL|AFEC_SHMR_DUAL6_Pos|macro|AFEC_SHMR_DUAL6_Pos
DECL|AFEC_SHMR_DUAL6|macro|AFEC_SHMR_DUAL6
DECL|AFEC_SHMR_DUAL7_Msk|macro|AFEC_SHMR_DUAL7_Msk
DECL|AFEC_SHMR_DUAL7_Pos|macro|AFEC_SHMR_DUAL7_Pos
DECL|AFEC_SHMR_DUAL7|macro|AFEC_SHMR_DUAL7
DECL|AFEC_SHMR_DUAL8_Msk|macro|AFEC_SHMR_DUAL8_Msk
DECL|AFEC_SHMR_DUAL8_Pos|macro|AFEC_SHMR_DUAL8_Pos
DECL|AFEC_SHMR_DUAL8|macro|AFEC_SHMR_DUAL8
DECL|AFEC_SHMR_DUAL9_Msk|macro|AFEC_SHMR_DUAL9_Msk
DECL|AFEC_SHMR_DUAL9_Pos|macro|AFEC_SHMR_DUAL9_Pos
DECL|AFEC_SHMR_DUAL9|macro|AFEC_SHMR_DUAL9
DECL|AFEC_SHMR_DUAL_Msk|macro|AFEC_SHMR_DUAL_Msk
DECL|AFEC_SHMR_DUAL_Pos|macro|AFEC_SHMR_DUAL_Pos
DECL|AFEC_SHMR_DUAL|macro|AFEC_SHMR_DUAL
DECL|AFEC_SHMR_MASK|macro|AFEC_SHMR_MASK
DECL|AFEC_SHMR_Msk|macro|AFEC_SHMR_Msk
DECL|AFEC_SHMR_OFFSET|macro|AFEC_SHMR_OFFSET
DECL|AFEC_SHMR_Type|typedef|} AFEC_SHMR_Type;
DECL|AFEC_SHMR|member|__IO AFEC_SHMR_Type AFEC_SHMR; /**< Offset: 0xA0 (R/W 32) AFEC Sample & Hold Mode Register */
DECL|AFEC_SHMR|member|__IO uint32_t AFEC_SHMR; /**< (AFEC Offset: 0xA0) AFEC Sample & Hold Mode Register */
DECL|AFEC_TEMPCWR_MASK|macro|AFEC_TEMPCWR_MASK
DECL|AFEC_TEMPCWR_Msk|macro|AFEC_TEMPCWR_Msk
DECL|AFEC_TEMPCWR_OFFSET|macro|AFEC_TEMPCWR_OFFSET
DECL|AFEC_TEMPCWR_THIGHTHRES_Msk|macro|AFEC_TEMPCWR_THIGHTHRES_Msk
DECL|AFEC_TEMPCWR_THIGHTHRES_Pos|macro|AFEC_TEMPCWR_THIGHTHRES_Pos
DECL|AFEC_TEMPCWR_THIGHTHRES|macro|AFEC_TEMPCWR_THIGHTHRES
DECL|AFEC_TEMPCWR_TLOWTHRES_Msk|macro|AFEC_TEMPCWR_TLOWTHRES_Msk
DECL|AFEC_TEMPCWR_TLOWTHRES_Pos|macro|AFEC_TEMPCWR_TLOWTHRES_Pos
DECL|AFEC_TEMPCWR_TLOWTHRES|macro|AFEC_TEMPCWR_TLOWTHRES
DECL|AFEC_TEMPCWR_Type|typedef|} AFEC_TEMPCWR_Type;
DECL|AFEC_TEMPCWR|member|__IO AFEC_TEMPCWR_Type AFEC_TEMPCWR; /**< Offset: 0x74 (R/W 32) AFEC Temperature Compare Window Register */
DECL|AFEC_TEMPCWR|member|__IO uint32_t AFEC_TEMPCWR; /**< (AFEC Offset: 0x74) AFEC Temperature Compare Window Register */
DECL|AFEC_TEMPMR_MASK|macro|AFEC_TEMPMR_MASK
DECL|AFEC_TEMPMR_Msk|macro|AFEC_TEMPMR_Msk
DECL|AFEC_TEMPMR_OFFSET|macro|AFEC_TEMPMR_OFFSET
DECL|AFEC_TEMPMR_RTCT_Msk|macro|AFEC_TEMPMR_RTCT_Msk
DECL|AFEC_TEMPMR_RTCT_Pos|macro|AFEC_TEMPMR_RTCT_Pos
DECL|AFEC_TEMPMR_RTCT|macro|AFEC_TEMPMR_RTCT
DECL|AFEC_TEMPMR_TEMPCMPMOD_HIGH_Val|macro|AFEC_TEMPMR_TEMPCMPMOD_HIGH_Val
DECL|AFEC_TEMPMR_TEMPCMPMOD_HIGH|macro|AFEC_TEMPMR_TEMPCMPMOD_HIGH
DECL|AFEC_TEMPMR_TEMPCMPMOD_IN_Val|macro|AFEC_TEMPMR_TEMPCMPMOD_IN_Val
DECL|AFEC_TEMPMR_TEMPCMPMOD_IN|macro|AFEC_TEMPMR_TEMPCMPMOD_IN
DECL|AFEC_TEMPMR_TEMPCMPMOD_LOW_Val|macro|AFEC_TEMPMR_TEMPCMPMOD_LOW_Val
DECL|AFEC_TEMPMR_TEMPCMPMOD_LOW|macro|AFEC_TEMPMR_TEMPCMPMOD_LOW
DECL|AFEC_TEMPMR_TEMPCMPMOD_Msk|macro|AFEC_TEMPMR_TEMPCMPMOD_Msk
DECL|AFEC_TEMPMR_TEMPCMPMOD_OUT_Val|macro|AFEC_TEMPMR_TEMPCMPMOD_OUT_Val
DECL|AFEC_TEMPMR_TEMPCMPMOD_OUT|macro|AFEC_TEMPMR_TEMPCMPMOD_OUT
DECL|AFEC_TEMPMR_TEMPCMPMOD_Pos|macro|AFEC_TEMPMR_TEMPCMPMOD_Pos
DECL|AFEC_TEMPMR_TEMPCMPMOD|macro|AFEC_TEMPMR_TEMPCMPMOD
DECL|AFEC_TEMPMR_Type|typedef|} AFEC_TEMPMR_Type;
DECL|AFEC_TEMPMR|member|__IO AFEC_TEMPMR_Type AFEC_TEMPMR; /**< Offset: 0x70 (R/W 32) AFEC Temperature Sensor Mode Register */
DECL|AFEC_TEMPMR|member|__IO uint32_t AFEC_TEMPMR; /**< (AFEC Offset: 0x70) AFEC Temperature Sensor Mode Register */
DECL|AFEC_WPMR_MASK|macro|AFEC_WPMR_MASK
DECL|AFEC_WPMR_Msk|macro|AFEC_WPMR_Msk
DECL|AFEC_WPMR_OFFSET|macro|AFEC_WPMR_OFFSET
DECL|AFEC_WPMR_Type|typedef|} AFEC_WPMR_Type;
DECL|AFEC_WPMR_WPEN_Msk|macro|AFEC_WPMR_WPEN_Msk
DECL|AFEC_WPMR_WPEN_Pos|macro|AFEC_WPMR_WPEN_Pos
DECL|AFEC_WPMR_WPEN|macro|AFEC_WPMR_WPEN
DECL|AFEC_WPMR_WPKEY_Msk|macro|AFEC_WPMR_WPKEY_Msk
DECL|AFEC_WPMR_WPKEY_PASSWD_Val|macro|AFEC_WPMR_WPKEY_PASSWD_Val
DECL|AFEC_WPMR_WPKEY_PASSWD|macro|AFEC_WPMR_WPKEY_PASSWD
DECL|AFEC_WPMR_WPKEY_Pos|macro|AFEC_WPMR_WPKEY_Pos
DECL|AFEC_WPMR_WPKEY|macro|AFEC_WPMR_WPKEY
DECL|AFEC_WPMR|member|__IO AFEC_WPMR_Type AFEC_WPMR; /**< Offset: 0xE4 (R/W 32) AFEC Write Protection Mode Register */
DECL|AFEC_WPMR|member|__IO uint32_t AFEC_WPMR; /**< (AFEC Offset: 0xE4) AFEC Write Protection Mode Register */
DECL|AFEC_WPSR_MASK|macro|AFEC_WPSR_MASK
DECL|AFEC_WPSR_Msk|macro|AFEC_WPSR_Msk
DECL|AFEC_WPSR_OFFSET|macro|AFEC_WPSR_OFFSET
DECL|AFEC_WPSR_Type|typedef|} AFEC_WPSR_Type;
DECL|AFEC_WPSR_WPVSRC_Msk|macro|AFEC_WPSR_WPVSRC_Msk
DECL|AFEC_WPSR_WPVSRC_Pos|macro|AFEC_WPSR_WPVSRC_Pos
DECL|AFEC_WPSR_WPVSRC|macro|AFEC_WPSR_WPVSRC
DECL|AFEC_WPSR_WPVS_Msk|macro|AFEC_WPSR_WPVS_Msk
DECL|AFEC_WPSR_WPVS_Pos|macro|AFEC_WPSR_WPVS_Pos
DECL|AFEC_WPSR_WPVS|macro|AFEC_WPSR_WPVS
DECL|AFEC_WPSR|member|__I AFEC_WPSR_Type AFEC_WPSR; /**< Offset: 0xE8 (R/ 32) AFEC Write Protection Status Register */
DECL|AFEC_WPSR|member|__I uint32_t AFEC_WPSR; /**< (AFEC Offset: 0xE8) AFEC Write Protection Status Register */
DECL|AOFF|member|uint32_t AOFF:10; /**< bit: 0..9 Analog Offset */
DECL|Afec|typedef|} Afec;
DECL|Afec|typedef|} Afec;
DECL|CH0|member|uint32_t CH0:1; /**< bit: 0 Channel 0 Disable */
DECL|CH0|member|uint32_t CH0:1; /**< bit: 0 Channel 0 Enable */
DECL|CH0|member|uint32_t CH0:1; /**< bit: 0 Channel 0 Status */
DECL|CH10|member|uint32_t CH10:1; /**< bit: 10 Channel 10 Disable */
DECL|CH10|member|uint32_t CH10:1; /**< bit: 10 Channel 10 Enable */
DECL|CH10|member|uint32_t CH10:1; /**< bit: 10 Channel 10 Status */
DECL|CH11|member|uint32_t CH11:1; /**< bit: 11 Channel 11 Disable */
DECL|CH11|member|uint32_t CH11:1; /**< bit: 11 Channel 11 Enable */
DECL|CH11|member|uint32_t CH11:1; /**< bit: 11 Channel 11 Status */
DECL|CH1|member|uint32_t CH1:1; /**< bit: 1 Channel 1 Disable */
DECL|CH1|member|uint32_t CH1:1; /**< bit: 1 Channel 1 Enable */
DECL|CH1|member|uint32_t CH1:1; /**< bit: 1 Channel 1 Status */
DECL|CH2|member|uint32_t CH2:1; /**< bit: 2 Channel 2 Disable */
DECL|CH2|member|uint32_t CH2:1; /**< bit: 2 Channel 2 Enable */
DECL|CH2|member|uint32_t CH2:1; /**< bit: 2 Channel 2 Status */
DECL|CH3|member|uint32_t CH3:1; /**< bit: 3 Channel 3 Disable */
DECL|CH3|member|uint32_t CH3:1; /**< bit: 3 Channel 3 Enable */
DECL|CH3|member|uint32_t CH3:1; /**< bit: 3 Channel 3 Status */
DECL|CH4|member|uint32_t CH4:1; /**< bit: 4 Channel 4 Disable */
DECL|CH4|member|uint32_t CH4:1; /**< bit: 4 Channel 4 Enable */
DECL|CH4|member|uint32_t CH4:1; /**< bit: 4 Channel 4 Status */
DECL|CH5|member|uint32_t CH5:1; /**< bit: 5 Channel 5 Disable */
DECL|CH5|member|uint32_t CH5:1; /**< bit: 5 Channel 5 Enable */
DECL|CH5|member|uint32_t CH5:1; /**< bit: 5 Channel 5 Status */
DECL|CH6|member|uint32_t CH6:1; /**< bit: 6 Channel 6 Disable */
DECL|CH6|member|uint32_t CH6:1; /**< bit: 6 Channel 6 Enable */
DECL|CH6|member|uint32_t CH6:1; /**< bit: 6 Channel 6 Status */
DECL|CH7|member|uint32_t CH7:1; /**< bit: 7 Channel 7 Disable */
DECL|CH7|member|uint32_t CH7:1; /**< bit: 7 Channel 7 Enable */
DECL|CH7|member|uint32_t CH7:1; /**< bit: 7 Channel 7 Status */
DECL|CH8|member|uint32_t CH8:1; /**< bit: 8 Channel 8 Disable */
DECL|CH8|member|uint32_t CH8:1; /**< bit: 8 Channel 8 Enable */
DECL|CH8|member|uint32_t CH8:1; /**< bit: 8 Channel 8 Status */
DECL|CH9|member|uint32_t CH9:1; /**< bit: 9 Channel 9 Disable */
DECL|CH9|member|uint32_t CH9:1; /**< bit: 9 Channel 9 Enable */
DECL|CH9|member|uint32_t CH9:1; /**< bit: 9 Channel 9 Status */
DECL|CHNB|member|uint32_t CHNB:4; /**< bit: 24..27 Channel Number */
DECL|CH|member|uint32_t CH:12; /**< bit: 0..11 Channel xx Disable */
DECL|CH|member|uint32_t CH:12; /**< bit: 0..11 Channel xx Enable */
DECL|CH|member|uint32_t CH:12; /**< bit: 0..11 Channel xx Status */
DECL|CMPALL|member|uint32_t CMPALL:1; /**< bit: 9 Compare All Channels */
DECL|CMPFILTER|member|uint32_t CMPFILTER:2; /**< bit: 12..13 Compare Event Filtering */
DECL|CMPMODE|member|uint32_t CMPMODE:2; /**< bit: 0..1 Comparison Mode */
DECL|CMPSEL|member|uint32_t CMPSEL:5; /**< bit: 3..7 Comparison Selected Channel */
DECL|COMPE|member|uint32_t COMPE:1; /**< bit: 26 Comparison Error (cleared by reading AFEC_ISR) */
DECL|COMPE|member|uint32_t COMPE:1; /**< bit: 26 Comparison Event Interrupt Disable */
DECL|COMPE|member|uint32_t COMPE:1; /**< bit: 26 Comparison Event Interrupt Enable */
DECL|COMPE|member|uint32_t COMPE:1; /**< bit: 26 Comparison Event Interrupt Mask */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|CSEL|member|uint32_t CSEL:1; /**< bit: 0 Sample & Hold unit Correction Select */
DECL|CSEL|member|uint32_t CSEL:4; /**< bit: 0..3 Channel Selection */
DECL|DATA|member|uint32_t DATA:16; /**< bit: 0..15 Converted Data */
DECL|DIFF0|member|uint32_t DIFF0:1; /**< bit: 0 Differential inputs for channel 0 */
DECL|DIFF10|member|uint32_t DIFF10:1; /**< bit: 10 Differential inputs for channel 10 */
DECL|DIFF11|member|uint32_t DIFF11:1; /**< bit: 11 Differential inputs for channel 11 */
DECL|DIFF1|member|uint32_t DIFF1:1; /**< bit: 1 Differential inputs for channel 1 */
DECL|DIFF2|member|uint32_t DIFF2:1; /**< bit: 2 Differential inputs for channel 2 */
DECL|DIFF3|member|uint32_t DIFF3:1; /**< bit: 3 Differential inputs for channel 3 */
DECL|DIFF4|member|uint32_t DIFF4:1; /**< bit: 4 Differential inputs for channel 4 */
DECL|DIFF5|member|uint32_t DIFF5:1; /**< bit: 5 Differential inputs for channel 5 */
DECL|DIFF6|member|uint32_t DIFF6:1; /**< bit: 6 Differential inputs for channel 6 */
DECL|DIFF7|member|uint32_t DIFF7:1; /**< bit: 7 Differential inputs for channel 7 */
DECL|DIFF8|member|uint32_t DIFF8:1; /**< bit: 8 Differential inputs for channel 8 */
DECL|DIFF9|member|uint32_t DIFF9:1; /**< bit: 9 Differential inputs for channel 9 */
DECL|DIFF|member|uint32_t DIFF:12; /**< bit: 0..11 Differential inputs for channel xx */
DECL|DRDY|member|uint32_t DRDY:1; /**< bit: 24 Data Ready (cleared by reading AFEC_LCDR) */
DECL|DRDY|member|uint32_t DRDY:1; /**< bit: 24 Data Ready Interrupt Disable */
DECL|DRDY|member|uint32_t DRDY:1; /**< bit: 24 Data Ready Interrupt Enable */
DECL|DRDY|member|uint32_t DRDY:1; /**< bit: 24 Data Ready Interrupt Mask */
DECL|DUAL0|member|uint32_t DUAL0:1; /**< bit: 0 Dual Sample & Hold for channel 0 */
DECL|DUAL10|member|uint32_t DUAL10:1; /**< bit: 10 Dual Sample & Hold for channel 10 */
DECL|DUAL11|member|uint32_t DUAL11:1; /**< bit: 11 Dual Sample & Hold for channel 11 */
DECL|DUAL1|member|uint32_t DUAL1:1; /**< bit: 1 Dual Sample & Hold for channel 1 */
DECL|DUAL2|member|uint32_t DUAL2:1; /**< bit: 2 Dual Sample & Hold for channel 2 */
DECL|DUAL3|member|uint32_t DUAL3:1; /**< bit: 3 Dual Sample & Hold for channel 3 */
DECL|DUAL4|member|uint32_t DUAL4:1; /**< bit: 4 Dual Sample & Hold for channel 4 */
DECL|DUAL5|member|uint32_t DUAL5:1; /**< bit: 5 Dual Sample & Hold for channel 5 */
DECL|DUAL6|member|uint32_t DUAL6:1; /**< bit: 6 Dual Sample & Hold for channel 6 */
DECL|DUAL7|member|uint32_t DUAL7:1; /**< bit: 7 Dual Sample & Hold for channel 7 */
DECL|DUAL8|member|uint32_t DUAL8:1; /**< bit: 8 Dual Sample & Hold for channel 8 */
DECL|DUAL9|member|uint32_t DUAL9:1; /**< bit: 9 Dual Sample & Hold for channel 9 */
DECL|DUAL|member|uint32_t DUAL:12; /**< bit: 0..11 Dual Sample & Hold for channel xx */
DECL|ECORR0|member|uint32_t ECORR0:1; /**< bit: 0 Error Correction Enable for channel 0 */
DECL|ECORR10|member|uint32_t ECORR10:1; /**< bit: 10 Error Correction Enable for channel 10 */
DECL|ECORR11|member|uint32_t ECORR11:1; /**< bit: 11 Error Correction Enable for channel 11 */
DECL|ECORR1|member|uint32_t ECORR1:1; /**< bit: 1 Error Correction Enable for channel 1 */
DECL|ECORR2|member|uint32_t ECORR2:1; /**< bit: 2 Error Correction Enable for channel 2 */
DECL|ECORR3|member|uint32_t ECORR3:1; /**< bit: 3 Error Correction Enable for channel 3 */
DECL|ECORR4|member|uint32_t ECORR4:1; /**< bit: 4 Error Correction Enable for channel 4 */
DECL|ECORR5|member|uint32_t ECORR5:1; /**< bit: 5 Error Correction Enable for channel 5 */
DECL|ECORR6|member|uint32_t ECORR6:1; /**< bit: 6 Error Correction Enable for channel 6 */
DECL|ECORR7|member|uint32_t ECORR7:1; /**< bit: 7 Error Correction Enable for channel 7 */
DECL|ECORR8|member|uint32_t ECORR8:1; /**< bit: 8 Error Correction Enable for channel 8 */
DECL|ECORR9|member|uint32_t ECORR9:1; /**< bit: 9 Error Correction Enable for channel 9 */
DECL|ECORR|member|uint32_t ECORR:12; /**< bit: 0..11 Error Correction Enable for channel xx */
DECL|EOC0|member|uint32_t EOC0:1; /**< bit: 0 End of Conversion 0 (cleared by reading AFEC_CDRx) */
DECL|EOC0|member|uint32_t EOC0:1; /**< bit: 0 End of Conversion Interrupt Disable 0 */
DECL|EOC0|member|uint32_t EOC0:1; /**< bit: 0 End of Conversion Interrupt Enable 0 */
DECL|EOC0|member|uint32_t EOC0:1; /**< bit: 0 End of Conversion Interrupt Mask 0 */
DECL|EOC10|member|uint32_t EOC10:1; /**< bit: 10 End of Conversion 10 (cleared by reading AFEC_CDRx) */
DECL|EOC10|member|uint32_t EOC10:1; /**< bit: 10 End of Conversion Interrupt Disable 10 */
DECL|EOC10|member|uint32_t EOC10:1; /**< bit: 10 End of Conversion Interrupt Enable 10 */
DECL|EOC10|member|uint32_t EOC10:1; /**< bit: 10 End of Conversion Interrupt Mask 10 */
DECL|EOC11|member|uint32_t EOC11:1; /**< bit: 11 End of Conversion 11 (cleared by reading AFEC_CDRx) */
DECL|EOC11|member|uint32_t EOC11:1; /**< bit: 11 End of Conversion Interrupt Disable 11 */
DECL|EOC11|member|uint32_t EOC11:1; /**< bit: 11 End of Conversion Interrupt Enable 11 */
DECL|EOC11|member|uint32_t EOC11:1; /**< bit: 11 End of Conversion Interrupt Mask 11 */
DECL|EOC1|member|uint32_t EOC1:1; /**< bit: 1 End of Conversion 1 (cleared by reading AFEC_CDRx) */
DECL|EOC1|member|uint32_t EOC1:1; /**< bit: 1 End of Conversion Interrupt Disable 1 */
DECL|EOC1|member|uint32_t EOC1:1; /**< bit: 1 End of Conversion Interrupt Enable 1 */
DECL|EOC1|member|uint32_t EOC1:1; /**< bit: 1 End of Conversion Interrupt Mask 1 */
DECL|EOC2|member|uint32_t EOC2:1; /**< bit: 2 End of Conversion 2 (cleared by reading AFEC_CDRx) */
DECL|EOC2|member|uint32_t EOC2:1; /**< bit: 2 End of Conversion Interrupt Disable 2 */
DECL|EOC2|member|uint32_t EOC2:1; /**< bit: 2 End of Conversion Interrupt Enable 2 */
DECL|EOC2|member|uint32_t EOC2:1; /**< bit: 2 End of Conversion Interrupt Mask 2 */
DECL|EOC3|member|uint32_t EOC3:1; /**< bit: 3 End of Conversion 3 (cleared by reading AFEC_CDRx) */
DECL|EOC3|member|uint32_t EOC3:1; /**< bit: 3 End of Conversion Interrupt Disable 3 */
DECL|EOC3|member|uint32_t EOC3:1; /**< bit: 3 End of Conversion Interrupt Enable 3 */
DECL|EOC3|member|uint32_t EOC3:1; /**< bit: 3 End of Conversion Interrupt Mask 3 */
DECL|EOC4|member|uint32_t EOC4:1; /**< bit: 4 End of Conversion 4 (cleared by reading AFEC_CDRx) */
DECL|EOC4|member|uint32_t EOC4:1; /**< bit: 4 End of Conversion Interrupt Disable 4 */
DECL|EOC4|member|uint32_t EOC4:1; /**< bit: 4 End of Conversion Interrupt Enable 4 */
DECL|EOC4|member|uint32_t EOC4:1; /**< bit: 4 End of Conversion Interrupt Mask 4 */
DECL|EOC5|member|uint32_t EOC5:1; /**< bit: 5 End of Conversion 5 (cleared by reading AFEC_CDRx) */
DECL|EOC5|member|uint32_t EOC5:1; /**< bit: 5 End of Conversion Interrupt Disable 5 */
DECL|EOC5|member|uint32_t EOC5:1; /**< bit: 5 End of Conversion Interrupt Enable 5 */
DECL|EOC5|member|uint32_t EOC5:1; /**< bit: 5 End of Conversion Interrupt Mask 5 */
DECL|EOC6|member|uint32_t EOC6:1; /**< bit: 6 End of Conversion 6 (cleared by reading AFEC_CDRx) */
DECL|EOC6|member|uint32_t EOC6:1; /**< bit: 6 End of Conversion Interrupt Disable 6 */
DECL|EOC6|member|uint32_t EOC6:1; /**< bit: 6 End of Conversion Interrupt Enable 6 */
DECL|EOC6|member|uint32_t EOC6:1; /**< bit: 6 End of Conversion Interrupt Mask 6 */
DECL|EOC7|member|uint32_t EOC7:1; /**< bit: 7 End of Conversion 7 (cleared by reading AFEC_CDRx) */
DECL|EOC7|member|uint32_t EOC7:1; /**< bit: 7 End of Conversion Interrupt Disable 7 */
DECL|EOC7|member|uint32_t EOC7:1; /**< bit: 7 End of Conversion Interrupt Enable 7 */
DECL|EOC7|member|uint32_t EOC7:1; /**< bit: 7 End of Conversion Interrupt Mask 7 */
DECL|EOC8|member|uint32_t EOC8:1; /**< bit: 8 End of Conversion 8 (cleared by reading AFEC_CDRx) */
DECL|EOC8|member|uint32_t EOC8:1; /**< bit: 8 End of Conversion Interrupt Disable 8 */
DECL|EOC8|member|uint32_t EOC8:1; /**< bit: 8 End of Conversion Interrupt Enable 8 */
DECL|EOC8|member|uint32_t EOC8:1; /**< bit: 8 End of Conversion Interrupt Mask 8 */
DECL|EOC9|member|uint32_t EOC9:1; /**< bit: 9 End of Conversion 9 (cleared by reading AFEC_CDRx) */
DECL|EOC9|member|uint32_t EOC9:1; /**< bit: 9 End of Conversion Interrupt Disable 9 */
DECL|EOC9|member|uint32_t EOC9:1; /**< bit: 9 End of Conversion Interrupt Enable 9 */
DECL|EOC9|member|uint32_t EOC9:1; /**< bit: 9 End of Conversion Interrupt Mask 9 */
DECL|FREERUN|member|uint32_t FREERUN:1; /**< bit: 7 Free Run Mode */
DECL|FWUP|member|uint32_t FWUP:1; /**< bit: 6 Fast Wake-up */
DECL|GAIN0|member|uint32_t GAIN0:2; /**< bit: 0..1 Gain for Channel 0 */
DECL|GAIN10|member|uint32_t GAIN10:2; /**< bit: 20..21 Gain for Channel 10 */
DECL|GAIN11|member|uint32_t GAIN11:2; /**< bit: 22..23 Gain for Channel 11 */
DECL|GAIN1|member|uint32_t GAIN1:2; /**< bit: 2..3 Gain for Channel 1 */
DECL|GAIN2|member|uint32_t GAIN2:2; /**< bit: 4..5 Gain for Channel 2 */
DECL|GAIN3|member|uint32_t GAIN3:2; /**< bit: 6..7 Gain for Channel 3 */
DECL|GAIN4|member|uint32_t GAIN4:2; /**< bit: 8..9 Gain for Channel 4 */
DECL|GAIN5|member|uint32_t GAIN5:2; /**< bit: 10..11 Gain for Channel 5 */
DECL|GAIN6|member|uint32_t GAIN6:2; /**< bit: 12..13 Gain for Channel 6 */
DECL|GAIN7|member|uint32_t GAIN7:2; /**< bit: 14..15 Gain for Channel 7 */
DECL|GAIN8|member|uint32_t GAIN8:2; /**< bit: 16..17 Gain for Channel 8 */
DECL|GAIN9|member|uint32_t GAIN9:2; /**< bit: 18..19 Gain for Channel 9 */
DECL|GAINCORR|member|uint32_t GAINCORR:16; /**< bit: 16..31 Gain Correction */
DECL|GOVRE|member|uint32_t GOVRE:1; /**< bit: 25 General Overrun Error (cleared by reading AFEC_ISR) */
DECL|GOVRE|member|uint32_t GOVRE:1; /**< bit: 25 General Overrun Error Interrupt Disable */
DECL|GOVRE|member|uint32_t GOVRE:1; /**< bit: 25 General Overrun Error Interrupt Enable */
DECL|GOVRE|member|uint32_t GOVRE:1; /**< bit: 25 General Overrun Error Interrupt Mask */
DECL|HIGHTHRES|member|uint32_t HIGHTHRES:16; /**< bit: 16..31 High Threshold */
DECL|IBCTL|member|uint32_t IBCTL:2; /**< bit: 8..9 AFE Bias Current Control */
DECL|LDATA|member|uint32_t LDATA:16; /**< bit: 0..15 Last Data Converted */
DECL|LOWTHRES|member|uint32_t LOWTHRES:16; /**< bit: 0..15 Low Threshold */
DECL|OFFSETCORR|member|uint32_t OFFSETCORR:16; /**< bit: 0..15 Offset Correction */
DECL|ONE|member|uint32_t ONE:1; /**< bit: 23 One */
DECL|OVRE0|member|uint32_t OVRE0:1; /**< bit: 0 Overrun Error 0 */
DECL|OVRE10|member|uint32_t OVRE10:1; /**< bit: 10 Overrun Error 10 */
DECL|OVRE11|member|uint32_t OVRE11:1; /**< bit: 11 Overrun Error 11 */
DECL|OVRE1|member|uint32_t OVRE1:1; /**< bit: 1 Overrun Error 1 */
DECL|OVRE2|member|uint32_t OVRE2:1; /**< bit: 2 Overrun Error 2 */
DECL|OVRE3|member|uint32_t OVRE3:1; /**< bit: 3 Overrun Error 3 */
DECL|OVRE4|member|uint32_t OVRE4:1; /**< bit: 4 Overrun Error 4 */
DECL|OVRE5|member|uint32_t OVRE5:1; /**< bit: 5 Overrun Error 5 */
DECL|OVRE6|member|uint32_t OVRE6:1; /**< bit: 6 Overrun Error 6 */
DECL|OVRE7|member|uint32_t OVRE7:1; /**< bit: 7 Overrun Error 7 */
DECL|OVRE8|member|uint32_t OVRE8:1; /**< bit: 8 Overrun Error 8 */
DECL|OVRE9|member|uint32_t OVRE9:1; /**< bit: 9 Overrun Error 9 */
DECL|OVRE|member|uint32_t OVRE:12; /**< bit: 0..11 Overrun Error xx */
DECL|PGA0EN|member|uint32_t PGA0EN:1; /**< bit: 2 PGA0 Enable */
DECL|PGA1EN|member|uint32_t PGA1EN:1; /**< bit: 3 PGA1 Enable */
DECL|PRESCAL|member|uint32_t PRESCAL:8; /**< bit: 8..15 Prescaler Rate Selection */
DECL|RES|member|uint32_t RES:3; /**< bit: 16..18 Resolution */
DECL|REV_AFEC|macro|REV_AFEC
DECL|RTCT|member|uint32_t RTCT:1; /**< bit: 0 Temperature Sensor RTC Trigger Mode */
DECL|Reserved1|member|RoReg8 Reserved1[0x18];
DECL|Reserved1|member|__I uint32_t Reserved1[6];
DECL|Reserved2|member|RoReg8 Reserved2[0x8];
DECL|Reserved2|member|__I uint32_t Reserved2[2];
DECL|Reserved3|member|RoReg8 Reserved3[0x1C];
DECL|Reserved3|member|__I uint32_t Reserved3[7];
DECL|Reserved4|member|RoReg8 Reserved4[0x8];
DECL|Reserved4|member|__I uint32_t Reserved4[2];
DECL|Reserved5|member|RoReg8 Reserved5[0x2C];
DECL|Reserved5|member|__I uint32_t Reserved5[11];
DECL|Reserved6|member|RoReg8 Reserved6[0x8];
DECL|Reserved6|member|__I uint32_t Reserved6[2];
DECL|SIGNMODE|member|uint32_t SIGNMODE:2; /**< bit: 28..29 Sign Mode */
DECL|SLEEP|member|uint32_t SLEEP:1; /**< bit: 5 Sleep Mode */
DECL|STARTUP|member|uint32_t STARTUP:4; /**< bit: 16..19 Start-up Time */
DECL|START|member|uint32_t START:1; /**< bit: 1 Start Conversion */
DECL|STM|member|uint32_t STM:1; /**< bit: 25 Single Trigger Mode */
DECL|SWRST|member|uint32_t SWRST:1; /**< bit: 0 Software Reset */
DECL|TAG|member|uint32_t TAG:1; /**< bit: 24 TAG of the AFEC_LDCR */
DECL|TEMPCHG|member|uint32_t TEMPCHG:1; /**< bit: 30 Temperature Change (cleared on read) */
DECL|TEMPCHG|member|uint32_t TEMPCHG:1; /**< bit: 30 Temperature Change Interrupt Disable */
DECL|TEMPCHG|member|uint32_t TEMPCHG:1; /**< bit: 30 Temperature Change Interrupt Enable */
DECL|TEMPCHG|member|uint32_t TEMPCHG:1; /**< bit: 30 Temperature Change Interrupt Mask */
DECL|TEMPCMPMOD|member|uint32_t TEMPCMPMOD:2; /**< bit: 4..5 Temperature Comparison Mode */
DECL|THIGHTHRES|member|uint32_t THIGHTHRES:16; /**< bit: 16..31 Temperature High Threshold */
DECL|TLOWTHRES|member|uint32_t TLOWTHRES:16; /**< bit: 0..15 Temperature Low Threshold */
DECL|TRACKTIM|member|uint32_t TRACKTIM:4; /**< bit: 24..27 Tracking Time */
DECL|TRANSFER|member|uint32_t TRANSFER:2; /**< bit: 28..29 Transfer Period */
DECL|TRGEN|member|uint32_t TRGEN:1; /**< bit: 0 Trigger Enable */
DECL|TRGSEL|member|uint32_t TRGSEL:3; /**< bit: 1..3 Trigger Selection */
DECL|USCH0|member|uint32_t USCH0:4; /**< bit: 0..3 User Sequence Number 0 */
DECL|USCH10|member|uint32_t USCH10:4; /**< bit: 8..11 User Sequence Number 10 */
DECL|USCH11|member|uint32_t USCH11:4; /**< bit: 12..15 User Sequence Number 11 */
DECL|USCH1|member|uint32_t USCH1:4; /**< bit: 4..7 User Sequence Number 1 */
DECL|USCH2|member|uint32_t USCH2:4; /**< bit: 8..11 User Sequence Number 2 */
DECL|USCH3|member|uint32_t USCH3:4; /**< bit: 12..15 User Sequence Number 3 */
DECL|USCH4|member|uint32_t USCH4:4; /**< bit: 16..19 User Sequence Number 4 */
DECL|USCH5|member|uint32_t USCH5:4; /**< bit: 20..23 User Sequence Number 5 */
DECL|USCH6|member|uint32_t USCH6:4; /**< bit: 24..27 User Sequence Number 6 */
DECL|USCH7|member|uint32_t USCH7:4; /**< bit: 28..31 User Sequence Number 7 */
DECL|USCH8|member|uint32_t USCH8:4; /**< bit: 0..3 User Sequence Number 8 */
DECL|USCH9|member|uint32_t USCH9:4; /**< bit: 4..7 User Sequence Number 9 */
DECL|USEQ|member|uint32_t USEQ:1; /**< bit: 31 User Sequence Enable */
DECL|WPEN|member|uint32_t WPEN:1; /**< bit: 0 Write Protection Enable */
DECL|WPKEY|member|uint32_t WPKEY:24; /**< bit: 8..31 Write Protect KEY */
DECL|WPVSRC|member|uint32_t WPVSRC:16; /**< bit: 8..23 Write Protect Violation Source */
DECL|WPVS|member|uint32_t WPVS:1; /**< bit: 0 Write Protect Violation Status */
DECL|_SAME70_AFEC_COMPONENT_H_|macro|_SAME70_AFEC_COMPONENT_H_
DECL|_SAME70_AFEC_COMPONENT_|macro|_SAME70_AFEC_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :12; /**< bit: 12..23 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 12..23 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 12..23 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 12..23 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 2 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 30 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 4 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 8 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :26; /**< bit: 6..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 10..11 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 14..15 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 26..27 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :30; /**< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :31; /**< bit: 1..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 1..3 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 20..22 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 27..29 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 27..29 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 27..29 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 27..29 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 28..31 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 4..7 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 19..23 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 16..23 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
DECL|vec|member|} vec; /**< Structure used for vec access */
