# ğŸ‘‹ Hello! I'm Vamsidhar Reddy Eraganeni

ğŸ”§ *Design Verification | Formal Methods | Computer Architecture Enthusiast*  
ğŸ“ Masterâ€™s in Electrical and Computer Engineering @ Portland State University  
ğŸ“ Portland, OR | âœ‰ï¸ vamsireddysup@gmail.com | ğŸ”— [LinkedIn](https://www.linkedin.com/in/vamsidhar-reddy-eraganeni-374168233/)

---

## ğŸš€ About Me

I'm a graduate student passionate about **hardware design verification**, **formal property checking**, and **performance-driven architecture modeling**. My projects span **PCIe verification using UVM**, **MIPS-lite pipeline simulation**, and **LLC design with MESI coherence** â€” all centered around building **resilient, testable, and performant hardware systems**.

My curiosity drives me to explore how **formal methods** can complement traditional simulation to create robust systems. I've also implemented complex testbenches in SystemVerilog, explored fault models, and worked hands-on with **DFT concepts like ATPG, MBIST, and scan compression**.

---

## ğŸ”¬ What I'm Working On

- ğŸ¯ PCIe Transaction Layer UVM Testbench â€“ full functional and constrained-random coverage
- ğŸ’¡ Custom MIPS-lite simulator for pipeline timing, stall modeling, and hazard detection
- ğŸ§ª Formal verification of sequence detectors using **Synopsys VC Formal (AEP, FXP, FPV, FCA)**
- ğŸ›  DFT flow simulation, fault analysis, and IJTAG/MBIST implementation using Tessent

---

## ğŸ¤ Iâ€™m Open To:

- Collaborating on **open-source or industry-relevant verification projects**
- Contributing to **academic or RTL-level simulators**
- Joining communities focused on **RISC-V, Formal Verification, or DFT**

---

## ğŸ“« How to Reach Me

ğŸ“§ Email: vamsireddysup@gmail.com  
ğŸ“ LinkedIn: [linkedin.com/in/vamsidhar-reddy-eraganeni-374168233](https://www.linkedin.com/in/vamsidhar-reddy-eraganeni-374168233/)  
ğŸ’» GitHub: [@vamsireddysup](https://github.com/vamsireddysup)

Letâ€™s build something bug-free together!ğŸ˜„ and Sorry for making all the Projects Private:)
