INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab3/Lab3_part2/project_1.srcs/sources_1/imports/Lab3_part2/satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
WARNING: [VRFC 10-8658] /* is inside a comment [C:/ece4743/Lab3/Lab3_part2/project_1.srcs/sources_1/imports/Lab3_part2/satadd.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab3/Lab3_part2/project_1.srcs/sim_1/imports/Lab3_part2/tb_satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab3/Lab3_part2/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/Lab3/Lab3_part2/project_1.gen/sources_1/ip/ip_addsub/sim/ip_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_addsub'
