#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb  2 09:51:28 2020
# Process ID: 13552
# Current directory: D:/verilog_test/M2V
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2232 D:\verilog_test\M2V\M2V.xpr
# Log file: D:/verilog_test/M2V/vivado.log
# Journal file: D:/verilog_test/M2V\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog_test/M2V/M2V.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 847.395 ; gain = 109.699
update_compile_order -fileset sources_1
set_property top M2V_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/xsim.dir/M2V_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 54.203 ; gain = 1.219
INFO: [Common 17-206] Exiting Webtalk at Sun Feb  2 09:57:53 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 898.309 ; gain = 0.395
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M2V_tb_behav -key {Behavioral:sim_1:Functional:M2V_tb} -tclbatch {M2V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source M2V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M2V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 914.418 ; gain = 16.504
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 920.141 ; gain = 0.941
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 925.156 ; gain = 0.707
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 927.672 ; gain = 0.418
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 933.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 933.621 ; gain = 0.617
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 935.031 ; gain = 0.352
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 937.914 ; gain = 1.258
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV2 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV3 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:48]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV4 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV2 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV3 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:48]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV4 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV2 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV3 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:48]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV4 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV2 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV3 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:48]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV4 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV2 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV3 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:48]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV4 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV2 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV3 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:48]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV4 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV1 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:46]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV2 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:47]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV3 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:48]
ERROR: [VRFC 10-529] concurrent assignment to a non-net MV4 is not permitted [D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M2V_tb_behav -key {Behavioral:sim_1:Functional:M2V_tb} -tclbatch {M2V_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source M2V_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M2V_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 953.535 ; gain = 6.125
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.324 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 955.398 ; gain = 0.074
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 957.129 ; gain = 0.195
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 958.055 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 958.055 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/M2V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sources_1/new/PE1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_test/M2V/M2V.srcs/sim_1/new/M2V_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2V_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE1
Compiling module xil_defaultlib.M2V_default
Compiling module xil_defaultlib.M2V_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2V_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 958.055 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 958.055 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2V_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2V_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_test/M2V/M2V.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d4877f24c9a947798d730053e8bce12c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2V_tb_behav xil_defaultlib.M2V_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 958.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 22:31:18 2020...
