<ENTRY>
{
 "session": {
  "name": "v++_link_vadd.sw_emu",
  "pid": "0",
  "uuid": "e79b6b13-271b-40ce-9c29-85d350e7fbf7",
  "description": "",
  "timestamp": "0",
  "outputFiles": [
   {
    "type": "JSON",
    "mode": "CLIENT_ONLY",
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/.tlog/v++_link_vadd.sw_emu.xtl",
    "continuous": true
   },
   {
    "type": "JSON",
    "mode": "LOCAL_IF_NO_CONNECT",
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/xclbin/vadd.sw_emu.xclbin.link_summary",
    "continuous": true
   },
   {
    "type": "BINARY_PROTOBUF",
    "mode": "LOCAL_IF_NO_CONNECT",
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/xclbin/vadd.sw_emu.xclbin.link_summary.pb",
    "continuous": true
   }
  ]
 },
 "thisFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/xclbin/vadd.sw_emu.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:32 2020",
 "timestampMillis": "1604347052000",
 "buildStep": {
  "cmdId": "de96aaad-1efa-4ba6-a26a-b38f78085a85",
  "name": "v++",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -t sw_emu --config design.cfg --save-temps --report estimate --temp_dir ./_x.sw_emu/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.sw_emu.xclbin xclbin/vadd.sw_emu.xo ",
  "args": [
   "-t",
   "sw_emu",
   "--config",
   "design.cfg",
   "--save-temps",
   "--report",
   "estimate",
   "--temp_dir",
   "./_x.sw_emu/vadd",
   "-l",
   "--profile_kernel",
   "data:all:all:all:all",
   "-oxclbin/vadd.sw_emu.xclbin",
   "xclbin/vadd.sw_emu.xo"
  ],
  "iniFiles": [
   {
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/design.cfg",
    "content": "platform=xilinx_u280_xdma_201920_3\nprofile_kernel=data:all:all:all\nkernel_frequency=140\ndebug=1\n\n[connectivity]\nnk=vadd:1:vadd_1\n# slr=vadd_1:SLR0\nsp=vadd_1.table_HBM0:HBM[0]\nsp=vadd_1.table_HBM1:HBM[1]\nsp=vadd_1.table_HBM2:HBM[2]\nsp=vadd_1.table_HBM3:HBM[3]\nsp=vadd_1.table_HBM4:HBM[4]\nsp=vadd_1.table_HBM5:HBM[5]\nsp=vadd_1.table_HBM6:HBM[6]\nsp=vadd_1.table_HBM7:HBM[7]\nsp=vadd_1.table_HBM8:HBM[8]\nsp=vadd_1.table_HBM9:HBM[9]\nsp=vadd_1.table_HBM10:HBM[10]\nsp=vadd_1.table_HBM11:HBM[11]\nsp=vadd_1.table_HBM12:HBM[12]\nsp=vadd_1.table_HBM13:HBM[13]\nsp=vadd_1.table_HBM14:HBM[14]\nsp=vadd_1.table_HBM15:HBM[15]\nsp=vadd_1.table_HBM16:HBM[16]\nsp=vadd_1.table_HBM17:HBM[17]\nsp=vadd_1.table_HBM18:HBM[18]\nsp=vadd_1.table_HBM19:HBM[19]\nsp=vadd_1.table_HBM20:HBM[20]\nsp=vadd_1.table_HBM21:HBM[21]\nsp=vadd_1.table_HBM22:HBM[22]\nsp=vadd_1.table_HBM23:HBM[23]\nsp=vadd_1.table_HBM24:HBM[24]\nsp=vadd_1.table_HBM25:HBM[25]\nsp=vadd_1.table_HBM26:HBM[26]\nsp=vadd_1.table_HBM27:HBM[27]\nsp=vadd_1.table_HBM28:HBM[28]\nsp=vadd_1.table_HBM29:HBM[29]\nsp=vadd_1.table_HBM30:HBM[30]\nsp=vadd_1.table_HBM31:HBM[31]\n# sp=vadd_1.table_DDR0:DDR[0]\n# sp=vadd_1.table_DDR1:DDR[1]\nsp=vadd_1.out_PLRAM:PLRAM[0]\n\n[vivado] \n#param=compiler.userPreSysLinkTcl=$(PWD)/tcl/plram.tcl \nparam=route.enableGlobalHoldIter=true\nparam=project.writeIntermediateCheckpoints=true\n# prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=SSI_SpreadLogic_high\n# prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-post_place_opt}\nprop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.IS_ENABLED}=true \n# prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithHoldFix\n# prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-fanout_opt -critical_cell_opt -rewire -slr_crossing_opt -tns_cleanup -hold_fix -sll_reg_hold_fix -retime}\nprop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-slr_crossing_opt -tns_cleanup}\n#prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-hold_fix -slr_crossing_opt}\nprop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AlternateCLBRouting\n#prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-hold_fix}\nprop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED}=true \nprop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-critical_cell_opt -rewire -hold_fix -sll_reg_hold_fix -retime}\n#prop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-critical_cell_opt -rewire -slr_crossing_opt -tns_cleanup -hold_fix -sll_reg_hold_fix -retime}\n"
   }
  ]
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:32 2020",
 "timestampMillis": "1604347052002",
 "status": {
  "cmdId": "de96aaad-1efa-4ba6-a26a-b38f78085a85",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Mon Nov  2 20:57:40 2020",
 "timestampMillis": "1604347060398",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_xdma_201920_3.xpfm",
  "hardwareDsa": "xilinx_u280_xdma_201920_3.xsa",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_xdma_201920_3",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_SW_EMU",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "vadd.sw_emu",
    "file": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/xclbin/vadd.sw_emu.xclbin",
    "reports": []
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "vadd",
     "file": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/xclbin/vadd.sw_emu.xo",
     "reports": []
    },
    "sources": [
     "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/xo/vadd/vadd/cpu_sources/vadd.cpp"
    ],
    "cuNames": [
     "vadd_1"
    ]
   }
  ]
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:40 2020",
 "timestampMillis": "1604347060460",
 "buildStep": {
  "cmdId": "64d27638-3807-4724-9afe-d49c60d3cb00",
  "name": "regiongen",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_regiongen.log",
  "commandLine": "/opt/Xilinx/Vitis/2019.2/bin/../runtime/bin/regiongen_new -v -m /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xml -t alg -o xcl_top",
  "args": [
   "-v",
   "-m",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xml",
   "-t",
   "alg",
   "-o",
   "xcl_top"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:40 2020",
 "timestampMillis": "1604347060462",
 "status": {
  "cmdId": "64d27638-3807-4724-9afe-d49c60d3cb00",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:41 2020",
 "timestampMillis": "1604347061509",
 "status": {
  "cmdId": "64d27638-3807-4724-9afe-d49c60d3cb00",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:41 2020",
 "timestampMillis": "1604347061524",
 "buildStep": {
  "cmdId": "526c4952-f21f-4d17-b7e5-721df5ec8fac",
  "name": "gcc",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd/vadd_kernel_gcc.log",
  "commandLine": "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /usr/include/x86_64-linux-gnu -std=c++11 -g -I /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/src -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/vadd.o -MP -MF obj/vadd.Cd /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/xo/vadd/vadd/cpu_sources/vadd.cpp -o obj/vadd.o",
  "args": [
   "-I",
   ".",
   "-I",
   "/opt/Xilinx/Vivado/2019.2/bin/../include",
   "-I",
   "/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include",
   "-I",
   "/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl",
   "-I",
   "/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl",
   "-I",
   "/usr/include/x86_64-linux-gnu",
   "-std=c++11",
   "-g",
   "-I",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/src",
   "-g",
   "-fPIC",
   "-g",
   "-c",
   "-DHLS_STREAM_THREAD_SAFE",
   "-MD",
   "-MT",
   "obj/vadd.o",
   "-MP",
   "-MF",
   "obj/vadd.Cd",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/xo/vadd/vadd/cpu_sources/vadd.cpp",
   "-o",
   "obj/vadd.o"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:41 2020",
 "timestampMillis": "1604347061526",
 "status": {
  "cmdId": "526c4952-f21f-4d17-b7e5-721df5ec8fac",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:42 2020",
 "timestampMillis": "1604347062566",
 "status": {
  "cmdId": "526c4952-f21f-4d17-b7e5-721df5ec8fac",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:42 2020",
 "timestampMillis": "1604347062574",
 "buildStep": {
  "cmdId": "b48dccd5-7848-4c02-87d2-25b6bf21787c",
  "name": "ar",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd/vadd_ar.log",
  "commandLine": "/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd/vadd.csim_cu.a /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd/obj/vadd.o",
  "args": [
   "-cr",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd/vadd.csim_cu.a",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd/obj/vadd.o"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:42 2020",
 "timestampMillis": "1604347062575",
 "status": {
  "cmdId": "b48dccd5-7848-4c02-87d2-25b6bf21787c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:42 2020",
 "timestampMillis": "1604347062650",
 "status": {
  "cmdId": "b48dccd5-7848-4c02-87d2-25b6bf21787c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:42 2020",
 "timestampMillis": "1604347062661",
 "buildStep": {
  "cmdId": "a3abdd57-77e6-4b56-b109-481ac442cc7c",
  "name": "g++",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_xcl_top_gpp.log",
  "commandLine": "/usr/bin/env PATH=/usr/bin:/bin g++ -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++11 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o",
  "args": [
   "PATH=/usr/bin:/bin",
   "g++",
   "-I",
   ".",
   "-I",
   "/opt/Xilinx/Vivado/2019.2/bin/../include",
   "-I",
   "/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl",
   "-I",
   "/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl",
   "-I",
   "/opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include",
   "-I",
   "/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include",
   "-fPIC",
   "-g",
   "-DHLS_STREAM_THREAD_SAFE",
   "-std=c++11",
   "-fpermissive",
   "-c",
   "-MD",
   "-MT",
   "obj/xcl_top.o",
   "-MP",
   "-MF",
   "obj/xcl_top.CXXd",
   "xcl_top.cpp",
   "-o",
   "obj/xcl_top.o"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:42 2020",
 "timestampMillis": "1604347062663",
 "status": {
  "cmdId": "a3abdd57-77e6-4b56-b109-481ac442cc7c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064016",
 "status": {
  "cmdId": "a3abdd57-77e6-4b56-b109-481ac442cc7c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064022",
 "buildStep": {
  "cmdId": "af6b75e1-8c95-4552-b3d1-1a8d1af7cf9a",
  "name": "g++",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_top_gpp.log",
  "commandLine": "/usr/bin/env PATH=/usr/bin:/bin g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++11 -Wall -shared -Wl,--whole-archive,-soname,vadd.sw_emu.so -o vadd.sw_emu.so vadd/vadd.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46",
  "args": [
   "PATH=/usr/bin:/bin",
   "g++",
   "-fPIC",
   "-DHLS_STREAM_THREAD_SAFE",
   "-std=c++11",
   "-Wall",
   "-shared",
   "-Wl,--whole-archive,-soname,vadd.sw_emu.so",
   "-o",
   "vadd.sw_emu.so",
   "vadd/vadd.csim_cu.a",
   "obj/xcl_top.o",
   "-Wl,--no-whole-archive",
   "-Wl,--as-needed",
   "-L",
   "/opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o",
   "-lhlsmathsim",
   "-L",
   "/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0",
   "-lgmp",
   "-lmpfr",
   "-lIp_floating_point_v7_0_bitacc_cmodel",
   "-Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0",
   "-L",
   "/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1",
   "-lIp_xfft_v9_1_bitacc_cmodel",
   "-L",
   "/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0",
   "-lgmp",
   "-lIp_fir_compiler_v7_2_bitacc_cmodel",
   "-L",
   "/opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim",
   "-lhlsmc++-GCC46"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064024",
 "status": {
  "cmdId": "af6b75e1-8c95-4552-b3d1-1a8d1af7cf9a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064102",
 "status": {
  "cmdId": "af6b75e1-8c95-4552-b3d1-1a8d1af7cf9a",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064113",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064150",
 "buildStep": {
  "cmdId": "29d3c62b-f8af-44ce-93f3-b2a812f93f6b",
  "name": "xclbinutil",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_xclbinutil.log",
  "commandLine": "/opt/xilinx/xrt/bin/xclbinutil --add-section BITSTREAM:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.so --force --key-value SYS:mode:sw_emu --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xml --add-section DEBUG_DATA:RAW:/dev/null --output /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xclbin",
  "args": [
   "--add-section",
   "BITSTREAM:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.so",
   "--force",
   "--key-value",
   "SYS:mode:sw_emu",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xml",
   "--add-section",
   "DEBUG_DATA:RAW:/dev/null",
   "--output",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xclbin"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064151",
 "status": {
  "cmdId": "29d3c62b-f8af-44ce-93f3-b2a812f93f6b",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064189",
 "status": {
  "cmdId": "29d3c62b-f8af-44ce-93f3-b2a812f93f6b",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064195",
 "buildStep": {
  "cmdId": "661367b0-02a1-42d6-ad87-b82c6bfae810",
  "name": "xclbinutil",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xclbin.info",
  "commandLine": "/opt/xilinx/xrt/bin/xclbinutil --quiet --info --input /mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xclbin",
  "args": [
   "--quiet",
   "--info",
   "--input",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/link/int/vadd.sw_emu.xclbin"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064197",
 "status": {
  "cmdId": "661367b0-02a1-42d6-ad87-b82c6bfae810",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064229",
 "status": {
  "cmdId": "661367b0-02a1-42d6-ad87-b82c6bfae810",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064275",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/reports/link/system_estimate_vadd.sw_emu.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064484",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/reports/link/v++_link_vadd.sw_emu_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov  2 20:57:44 2020",
 "timestampMillis": "1604347064485",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/v++_link_vadd.sw_emu_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Nov  2 20:57:45 2020",
 "timestampMillis": "1604347065345",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_bandwidth_test_struct_512_channels_32/_x.sw_emu/vadd/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Nov  2 20:57:45 2020",
 "timestampMillis": "1604347065353",
 "status": {
  "cmdId": "de96aaad-1efa-4ba6-a26a-b38f78085a85",
  "state": "CS_PASSED"
 }
}
</ENTRY>
