//===----------------------------------------------------------------------===//
//
// Part of the Utopia EDA Project, under the Apache License v2.0
// SPDX-License-Identifier: Apache-2.0
// Copyright 2023 ISP RAS (http://www.ispras.ru)
//
//===----------------------------------------------------------------------===//

#include "gate/model/examples.h"
#include "gate/parser/gate_verilog.h"
#include "gate/parser/parser_test.h"
#include "gate/printer/dot.h"
#include "gtest/gtest.h"
#include "rtl/compiler/compiler.h"
#include "rtl/parser/ril/parser.h"

#include <lorina/diagnostics.hpp>
#include <lorina/verilog.hpp>

#include <filesystem>
#include <string>

using namespace eda::gate::model;
using namespace eda::gate::parser;
using namespace eda::gate::parser::verilog;
using namespace eda::rtl::compiler;
using namespace lorina;


namespace eda::gate::parser {

GNet *parseVerilog(const std::string &infile) {
  // const std::filesystem::path subCatalog = "test/data/gate/parser/verilog";
  const std::filesystem::path prefixPath = std::string(getenv("VERILOG_TESTS"));
  // const std::filesystem::path prefixPath = homePath / subCatalog;

  std::string filename = prefixPath / infile;

  return eda::gate::parser::verilog::getNet(filename, infile);
}

std::unique_ptr<GNet> parseRil(const std::string &fileName,
                               const std::string &subPath) {
  std::filesystem::path basePath = std::getenv("UTOPIA_HOME");
  std::filesystem::path fullPath = basePath / subPath / fileName;

  auto model = eda::rtl::parser::ril::parse(fullPath);
  Compiler compiler(FLibraryDefault::get());
  return compiler.compile(*model);
}

GNet getModel(const std::string &fileName,
              const std::string &subPath,
              Exts ext) {
  switch (ext) {
  case Exts::VERILOG:
    return *parseVerilog(fileName);
  case Exts::RIL:
    return *parseRil(fileName, subPath);
  default:
    CHECK(false) << "Unsupported extension!" << std::endl;
    return GNet(0);
  }
}

Exts getExt(const std::string &fileName) {
  std::uint64_t pos = fileName.rfind(".");
  assert(pos != std::string::npos);

  std::string extension = fileName.substr(pos + 1);
  if (extension == "v") {
    return Exts::VERILOG;
  } else if (extension == "ril") {
    return Exts::RIL;
  }
  return Exts::UNSUPPORTED;
}

void parse(const std::string &infile) {
  if (!getenv("UTOPIA_HOME")) {
    FAIL() << "UTOPIA_HOME is not set.";
  }

  const std::filesystem::path subCatalog = "test/data/gate/parser";
  const std::filesystem::path homePath = std::string(getenv("UTOPIA_HOME"));
  const std::filesystem::path prefixPathIn =  homePath / subCatalog / "verilog";
  const std::filesystem::path prefixPathOut = homePath / "build" / subCatalog / "output";

  system(std::string("mkdir -p ").append(prefixPathOut).c_str());

  std::string filename = prefixPathIn / infile;
  std::string outFilename = prefixPathOut / (infile + ".dot");

  text_diagnostics consumer;
  diagnostic_engine diag(&consumer);

  GateVerilogParser parser(infile);

  return_code result = read_verilog(filename, parser, &diag);
  EXPECT_EQ(result, return_code::success);

  Dot dot(parser.getGnet());
  dot.print(outFilename);

  delete parser.getGnet();
}

size_t parseOuts(const std::string &infile) {
  return parseVerilog(infile)->nOuts();
}
} // namespace eda::gate::parser

TEST(ParserVTest, adder) {
  parse("adder.v");
}

TEST(ParserVTest, c17) {
  parse("c17.v");
}

TEST(ParserVTest, c17_modified) {
  parse("c17_modified.v");
}

TEST(ParserVTest, arbiter) {
  parse("arbiter.v");
}

TEST(ParserVTest, bar) {
  parse("bar.v");
}

TEST(ParserVTest, c1355) {
  parse("c1355.v");
}

TEST(ParserVTest, c1908) {
  parse("c1908.v");
}

TEST(ParserVTest, c3540) {
  parse("c3540.v");
}

TEST(ParserVTest, c432) {
  parse("c432.v");
}

TEST(ParserVTest, c499) {
  parse("c499.v");
}

TEST(ParserVTest, c6288) {
  parse("c6288.v");
}

TEST(ParserVTest, c880) {
  parse("c880.v");
}

TEST(ParserVTest, cavlc) {
  parse("cavlc.v");
}

TEST(ParserVTest, ctrl) {
  parse("ctrl.v");
}

TEST(ParserVTest, dec) {
  parse("dec.v");
}

TEST(ParserVTest, div) {
  parse("div.v");
}

TEST(ParserVTest, i2c) {
  parse("i2c.v");
}

TEST(ParserVTest, int2float) {
  parse("int2float.v");
}

TEST(ParserVTest, log2) {
  parse("log2.v");
}

TEST(ParserVTest, max) {
  parse("max.v");
}

TEST(ParserVTest, multiplier) {
  parse("multiplier.v");
}

TEST(ParserVTest, router) {
  parse("router.v");
}

TEST(ParserVTest, sin) {
  parse("sin.v");
}

TEST(ParserVTest, sqrt) {
  parse("sqrt.v");
}

TEST(ParserVTest, square) {
  parse("square.v");
}

TEST(ParserVTest, voter) {
  parse("voter.v");
}

TEST(ParserVTest, wb_dma_orig) {
  parse("your_design.v");
}

TEST(ParserVTest, wb_dma) {
    parse("wb_dma.v");
}

// The test suite checks if the nets, built according to gate-level Verilog
// descriptions, contain the correct number of outputs.
TEST(ParserVOutTest, sqrt) {
  EXPECT_EQ(parseOuts("sqrt.v"), 64);
}

TEST(ParserVOutTest, adder) {
  EXPECT_EQ(parseOuts("adder.v"), 129);
}

TEST(ParserVOutTest, c17) {
  EXPECT_EQ(parseOuts("c17.v"), 2);
}

