;redcode
;assert 1
	SPL 0, <332
	CMP -206, <-124
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMZ 100, 20
	MOV @320, -0
	MOV @320, -0
	JMZ <121, 103
	DJN 127, -160
	SLT #112, @17
	MOV -11, <-20
	DJN 127, -160
	DJN 127, -160
	SUB @121, 106
	MOV #72, @30
	SUB @121, 106
	JMN @12, #-200
	SUB 121, 106
	SUB 121, 106
	DAT #910, #2
	JMZ 0, #2
	DAT #127, #160
	MOV -1, <-40
	SUB 583, 60
	SUB @-7, <-7
	SUB #12, @200
	SUB #12, @-11
	SUB -1, <-20
	JMZ @12, #200
	SUB #12, @200
	ADD <-30, 9
	SUB 12, @10
	SUB @-7, <-7
	SUB @121, 103
	SUB 12, @10
	JMZ 12, #10
	JMZ 12, #10
	SUB @121, 100
	SUB @121, 100
	ADD -210, 30
	DJN -1, @-20
	JMN @12, #201
	SPL 0, <332
	SPL 0, <332
	MOV -11, <-20
	SPL 0, <332
	MOV -11, <-20
	MOV -11, <-20
	SPL 0, <332
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMZ 100, 20
	MOV @320, -0
	MOV @320, -0
	JMZ <121, 103
	SLT #112, @17
