Warning (10273): Verilog HDL warning at Extend_24_to_32.sv(20): extended using "x" or "z" File: C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv Line: 20
