###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:43 2012
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[0] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.118
+ Phase Shift                   7.000
= Required Time                 6.882
- Arrival Time                  6.831
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.050 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.050 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.736 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.007 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.159 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.363 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.896 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.682 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.329 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.355 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.728 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.880 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.207 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.478 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.727 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    4.996 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.117 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.587 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.500 | 
     | I0/U_4/U6                 | A v -> Y ^     | AOI22X1 | 0.386 | 0.281 |   6.731 |    6.782 | 
     | I0/U_4/U5                 | C ^ -> Y v     | OAI21X1 | 0.163 | 0.100 |   6.831 |    6.881 | 
     | I0/U_4/\tsrDataReg_reg[0] | D v            | DFFSR   | 0.163 | 0.000 |   6.831 |    6.882 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.050 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.050 | 
     | I0/U_4/\tsrDataReg_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.050 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[6] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                   7.000
= Required Time                 6.871
- Arrival Time                  6.780
= Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.091 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.091 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.777 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.048 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.200 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.404 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.937 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.723 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.370 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.396 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.769 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.921 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.248 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.519 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.768 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    5.037 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.158 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.628 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.541 | 
     | I0/U_4/U24                | B v -> Y ^     | AOI22X1 | 0.335 | 0.216 |   6.666 |    6.757 | 
     | I0/U_4/U23                | C ^ -> Y v     | OAI21X1 | 0.214 | 0.113 |   6.779 |    6.870 | 
     | I0/U_4/\tsrDataReg_reg[6] | D v            | DFFSR   | 0.214 | 0.001 |   6.780 |    6.871 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.091 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.091 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[7] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                   7.000
= Required Time                 6.872
- Arrival Time                  6.769
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.102 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.102 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.788 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.059 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.211 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.415 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.948 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.734 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.382 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.408 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.780 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.933 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.259 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.531 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.779 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    5.048 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.169 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.639 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.552 | 
     | I0/U_4/U27                | B v -> Y ^     | AOI22X1 | 0.331 | 0.210 |   6.660 |    6.763 | 
     | I0/U_4/U26                | C ^ -> Y v     | OAI21X1 | 0.211 | 0.108 |   6.769 |    6.871 | 
     | I0/U_4/\tsrDataReg_reg[7] | D v            | DFFSR   | 0.211 | 0.001 |   6.769 |    6.872 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.102 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.102 | 
     | I0/U_4/\tsrDataReg_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.102 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[3] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   7.000
= Required Time                 6.874
- Arrival Time                  6.770
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.104 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.104 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.790 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.060 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.212 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.417 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.949 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.735 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.383 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.409 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.782 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.934 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.260 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.532 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.781 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    5.049 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.171 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.640 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.554 | 
     | I0/U_4/U15                | B v -> Y ^     | AOI22X1 | 0.348 | 0.228 |   6.678 |    6.782 | 
     | I0/U_4/U14                | C ^ -> Y v     | OAI21X1 | 0.199 | 0.092 |   6.770 |    6.874 | 
     | I0/U_4/\tsrDataReg_reg[3] | D v            | DFFSR   | 0.199 | 0.000 |   6.770 |    6.874 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.104 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | I0/U_4/\tsrDataReg_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.104 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[5] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   7.000
= Required Time                 6.874
- Arrival Time                  6.762
= Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.112 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.112 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.797 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.068 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.220 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.424 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.957 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.743 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.391 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.417 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.789 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.942 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.268 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.540 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.789 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    5.057 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.179 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.648 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.562 | 
     | I0/U_4/U21                | B v -> Y ^     | AOI22X1 | 0.336 | 0.217 |   6.667 |    6.778 | 
     | I0/U_4/U20                | C ^ -> Y v     | OAI21X1 | 0.201 | 0.095 |   6.762 |    6.873 | 
     | I0/U_4/\tsrDataReg_reg[5] | D v            | DFFSR   | 0.201 | 0.000 |   6.762 |    6.874 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.112 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.112 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.112 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[4] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                   7.000
= Required Time                 6.872
- Arrival Time                  6.758
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.114 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.114 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.800 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.071 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.222 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.427 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.959 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.745 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.393 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.419 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.792 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.944 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.271 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.542 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.791 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    5.059 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.181 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.650 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.564 | 
     | I0/U_4/U18                | B v -> Y ^     | AOI22X1 | 0.327 | 0.202 |   6.652 |    6.767 | 
     | I0/U_4/U17                | C ^ -> Y v     | OAI21X1 | 0.209 | 0.105 |   6.758 |    6.872 | 
     | I0/U_4/\tsrDataReg_reg[4] | D v            | DFFSR   | 0.209 | 0.000 |   6.758 |    6.872 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.114 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.114 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.114 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[2] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   7.000
= Required Time                 6.874
- Arrival Time                  6.757
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.117 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.117 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.803 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.073 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.225 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.430 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.962 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.748 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.396 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.422 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.795 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.947 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.273 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.545 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.794 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    5.062 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.184 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.653 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.567 | 
     | I0/U_4/U12                | B v -> Y ^     | AOI22X1 | 0.335 | 0.212 |   6.662 |    6.779 | 
     | I0/U_4/U11                | C ^ -> Y v     | OAI21X1 | 0.201 | 0.095 |   6.757 |    6.873 | 
     | I0/U_4/\tsrDataReg_reg[2] | D v            | DFFSR   | 0.201 | 0.000 |   6.757 |    6.874 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.117 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.117 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.117 | 
     +------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/U_4/\tsrDataReg_reg[1] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                   7.000
= Required Time                 6.883
- Arrival Time                  6.765
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.000 |       |   0.000 |    0.118 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.118 | 
     | I0/U_6/\count1_reg[6]     | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    0.804 | 
     | I0/U_6/U240               | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.075 | 
     | I0/U_6/U239               | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.227 | 
     | I0/U_6/U238               | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.431 | 
     | I0/U_6/U234               | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    1.964 | 
     | I0/U_6/U233               | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    2.750 | 
     | I0/U_6/U228               | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    3.397 | 
     | I0/U_6/U216               | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    3.423 | 
     | I0/U_6/U196               | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    3.796 | 
     | I0/U_5/U38                | A v -> Y ^     | INVX1   | 0.151 | 0.152 |   3.830 |    3.948 | 
     | I0/U_5/U37                | A ^ -> Y v     | NOR2X1  | 0.343 | 0.326 |   4.156 |    4.275 | 
     | I0/U_5/U13                | A v -> Y ^     | NAND3X1 | 0.224 | 0.272 |   4.428 |    4.546 | 
     | I0/U_5/U10                | A ^ -> Y ^     | OR2X1   | 0.153 | 0.249 |   4.677 |    4.795 | 
     | I0/U_5/U8                 | B ^ -> Y v     | MUX2X1  | 0.333 | 0.268 |   4.945 |    5.064 | 
     | I0/U_4/U29                | B v -> Y ^     | NOR2X1  | 0.151 | 0.122 |   5.067 |    5.185 | 
     | I0/U_4/FE_OFC6_n6         | A ^ -> Y ^     | BUFX2   | 0.465 | 0.469 |   5.536 |    5.655 | 
     | I0/U_4/U28                | A ^ -> Y v     | NOR2X1  | 1.024 | 0.914 |   6.450 |    6.568 | 
     | I0/U_4/U9                 | B v -> Y ^     | AOI22X1 | 0.337 | 0.216 |   6.666 |    6.784 | 
     | I0/U_4/U8                 | C ^ -> Y v     | OAI21X1 | 0.157 | 0.099 |   6.764 |    6.883 | 
     | I0/U_4/\tsrDataReg_reg[1] | D v            | DFFSR   | 0.157 | 0.000 |   6.765 |    6.883 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.000 |       |   0.000 |   -0.118 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.118 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.118 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/U_6/\count1_reg[4] /CLK 
Endpoint:   I0/U_6/\count1_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   7.000
= Required Time                 6.791
- Arrival Time                  6.152
= Slack Time                    0.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    0.639 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.639 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.325 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.596 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.748 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.952 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.485 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    2.907 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.373 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    3.650 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.076 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.418 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    4.553 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    4.748 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.067 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.210 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.456 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.336 | 0.202 |   5.019 |    5.658 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.171 | 0.088 |   5.107 |    5.746 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X1  | 0.881 | 0.805 |   5.911 |    6.551 | 
     | I0/U_6/U85            | A v -> Y ^     | OAI21X1 | 0.330 | 0.240 |   6.151 |    6.791 | 
     | I0/U_6/\count1_reg[4] | D ^            | DFFSR   | 0.330 | 0.000 |   6.152 |    6.791 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -0.639 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.639 | 
     | I0/U_6/\count1_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.639 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/U_6/\count1_reg[5] /CLK 
Endpoint:   I0/U_6/\count1_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   7.000
= Required Time                 6.791
- Arrival Time                  6.151
= Slack Time                    0.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    0.640 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.640 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.326 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.596 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.748 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.953 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.485 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    2.908 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.374 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    3.650 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.077 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.418 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    4.553 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    4.749 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.067 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.211 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.457 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.336 | 0.202 |   5.019 |    5.659 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.171 | 0.088 |   5.107 |    5.747 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X1  | 0.881 | 0.805 |   5.911 |    6.551 | 
     | I0/U_6/U82            | A v -> Y ^     | OAI21X1 | 0.329 | 0.240 |   6.151 |    6.791 | 
     | I0/U_6/\count1_reg[5] | D ^            | DFFSR   | 0.329 | 0.000 |   6.151 |    6.791 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -0.640 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.640 | 
     | I0/U_6/\count1_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.640 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/U_6/\count1_reg[2] /CLK 
Endpoint:   I0/U_6/\count1_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.209
+ Phase Shift                   7.000
= Required Time                 6.791
- Arrival Time                  6.146
= Slack Time                    0.646
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    0.646 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.646 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.331 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.602 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.754 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.958 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.491 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    2.913 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.380 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    3.656 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.082 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.424 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    4.559 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    4.754 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.073 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.216 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.462 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.336 | 0.202 |   5.019 |    5.664 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.171 | 0.088 |   5.107 |    5.752 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X1  | 0.881 | 0.805 |   5.911 |    6.557 | 
     | I0/U_6/U89            | A v -> Y ^     | OAI21X1 | 0.327 | 0.234 |   6.145 |    6.791 | 
     | I0/U_6/\count1_reg[2] | D ^            | DFFSR   | 0.327 | 0.000 |   6.146 |    6.791 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -0.646 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.646 | 
     | I0/U_6/\count1_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.646 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/U_6/\count1_reg[6] /CLK 
Endpoint:   I0/U_6/\count1_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.208
+ Phase Shift                   7.000
= Required Time                 6.792
- Arrival Time                  6.145
= Slack Time                    0.647
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    0.647 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.647 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.332 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.603 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.755 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.959 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.492 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    2.914 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.381 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    3.657 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.083 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.425 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    4.560 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    4.755 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.074 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.217 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.463 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.336 | 0.202 |   5.019 |    5.665 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.171 | 0.088 |   5.107 |    5.753 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X1  | 0.881 | 0.805 |   5.911 |    6.558 | 
     | I0/U_6/U76            | A v -> Y ^     | OAI21X1 | 0.324 | 0.233 |   6.145 |    6.791 | 
     | I0/U_6/\count1_reg[6] | D ^            | DFFSR   | 0.324 | 0.000 |   6.145 |    6.792 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -0.647 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.647 | 
     | I0/U_6/\count1_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.647 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/U_6/\count1_reg[0] /CLK 
Endpoint:   I0/U_6/\count1_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.208
+ Phase Shift                   7.000
= Required Time                 6.792
- Arrival Time                  6.144
= Slack Time                    0.648
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    0.648 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.648 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.334 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.604 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.756 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.961 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.493 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    2.915 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.382 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    3.658 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.085 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.426 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    4.561 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    4.757 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.075 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.218 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.465 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.336 | 0.202 |   5.019 |    5.667 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.171 | 0.088 |   5.107 |    5.755 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X1  | 0.881 | 0.805 |   5.911 |    6.559 | 
     | I0/U_6/U93            | A v -> Y ^     | OAI21X1 | 0.326 | 0.232 |   6.143 |    6.791 | 
     | I0/U_6/\count1_reg[0] | D ^            | DFFSR   | 0.326 | 0.000 |   6.144 |    6.792 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -0.648 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.648 | 
     | I0/U_6/\count1_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.648 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/U_6/\count1_reg[3] /CLK 
Endpoint:   I0/U_6/\count1_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.208
+ Phase Shift                   7.000
= Required Time                 6.792
- Arrival Time                  6.139
= Slack Time                    0.653
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    0.653 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.653 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.338 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.609 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.761 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.965 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.498 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    2.920 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.387 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    3.663 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.089 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.431 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    4.566 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    4.761 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.080 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.223 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.469 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.336 | 0.202 |   5.019 |    5.671 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.171 | 0.088 |   5.107 |    5.759 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X1  | 0.881 | 0.805 |   5.911 |    6.564 | 
     | I0/U_6/U87            | A v -> Y ^     | OAI21X1 | 0.320 | 0.228 |   6.139 |    6.792 | 
     | I0/U_6/\count1_reg[3] | D ^            | DFFSR   | 0.320 | 0.000 |   6.139 |    6.792 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -0.653 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.653 | 
     | I0/U_6/\count1_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.653 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/U_6/\count1_reg[1] /CLK 
Endpoint:   I0/U_6/\count1_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.208
+ Phase Shift                   7.000
= Required Time                 6.792
- Arrival Time                  6.134
= Slack Time                    0.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    0.658 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    0.658 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.343 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    1.614 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    1.766 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    1.970 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.503 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    2.925 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.392 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    3.668 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.094 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.436 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    4.571 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    4.766 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.085 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.228 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.474 | 
     | I0/U_6/U108           | C v -> Y ^     | OAI21X1 | 0.336 | 0.202 |   5.019 |    5.676 | 
     | I0/U_6/U105           | B ^ -> Y v     | OAI21X1 | 0.171 | 0.088 |   5.107 |    5.764 | 
     | I0/U_6/U103           | A v -> Y v     | AND2X1  | 0.881 | 0.805 |   5.911 |    6.569 | 
     | I0/U_6/U91            | A v -> Y ^     | OAI21X1 | 0.320 | 0.223 |   6.134 |    6.792 | 
     | I0/U_6/\count1_reg[1] | D ^            | DFFSR   | 0.320 | 0.000 |   6.134 |    6.792 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -0.658 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -0.658 | 
     | I0/U_6/\count1_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -0.658 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/U_6/\count2_reg[1] /CLK 
Endpoint:   I0/U_6/\count2_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                   7.000
= Required Time                 6.797
- Arrival Time                  5.678
= Slack Time                    1.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.119 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.119 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.805 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.076 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.228 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.432 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.965 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.268 |    3.387 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.853 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    4.130 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.556 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.898 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    5.033 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    5.228 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.547 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.690 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.936 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.285 | 0.231 |   5.048 |    6.167 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.477 | 0.435 |   5.483 |    6.602 | 
     | I0/U_6/U68            | A v -> Y ^     | OAI21X1 | 0.232 | 0.194 |   5.677 |    6.796 | 
     | I0/U_6/\count2_reg[1] | D ^            | DFFSR   | 0.232 | 0.001 |   5.678 |    6.797 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -1.119 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.119 | 
     | I0/U_6/\count2_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.119 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/U_6/\count2_reg[0] /CLK 
Endpoint:   I0/U_6/\count2_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                   7.000
= Required Time                 6.798
- Arrival Time                  5.671
= Slack Time                    1.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.128 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.128 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.814 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.084 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.236 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.441 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.973 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.268 |    3.395 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.862 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    4.138 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.565 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.906 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    5.041 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    5.237 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.555 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.698 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.945 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.285 | 0.231 |   5.048 |    6.176 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.477 | 0.435 |   5.483 |    6.611 | 
     | I0/U_6/U70            | A v -> Y ^     | MUX2X1  | 0.226 | 0.187 |   5.670 |    6.798 | 
     | I0/U_6/\count2_reg[0] | D ^            | DFFSR   | 0.226 | 0.000 |   5.671 |    6.798 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -1.128 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.128 | 
     | I0/U_6/\count2_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.128 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/U_6/\count2_reg[2] /CLK 
Endpoint:   I0/U_6/\count2_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.202
+ Phase Shift                   7.000
= Required Time                 6.798
- Arrival Time                  5.670
= Slack Time                    1.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.128 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.128 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.814 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.085 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.237 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.441 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.974 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    3.396 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.862 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    4.139 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.565 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.907 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    5.042 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    5.237 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.556 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.699 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.945 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.285 | 0.231 |   5.048 |    6.176 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.477 | 0.435 |   5.483 |    6.611 | 
     | I0/U_6/U66            | A v -> Y ^     | OAI21X1 | 0.226 | 0.186 |   5.669 |    6.798 | 
     | I0/U_6/\count2_reg[2] | D ^            | DFFSR   | 0.226 | 0.001 |   5.670 |    6.798 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -1.128 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.128 | 
     | I0/U_6/\count2_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.128 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/U_6/\count2_reg[3] /CLK 
Endpoint:   I0/U_6/\count2_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.200
+ Phase Shift                   7.000
= Required Time                 6.800
- Arrival Time                  5.659
= Slack Time                    1.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.142 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.142 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    1.828 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.098 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.250 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.455 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    2.987 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.268 |    3.409 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    3.876 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    4.152 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.578 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    4.920 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    5.055 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    5.251 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.569 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    5.712 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    5.959 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.285 | 0.231 |   5.048 |    6.190 | 
     | I0/U_6/U71            | A ^ -> Y v     | INVX1   | 0.477 | 0.435 |   5.483 |    6.625 | 
     | I0/U_6/U64            | A v -> Y ^     | OAI21X1 | 0.216 | 0.175 |   5.658 |    6.800 | 
     | I0/U_6/\count2_reg[3] | D ^            | DFFSR   | 0.216 | 0.000 |   5.659 |    6.800 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -1.142 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.142 | 
     | I0/U_6/\count2_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.142 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/U_6/\count2_reg[4] /CLK 
Endpoint:   I0/U_6/\count2_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.174
+ Phase Shift                   7.000
= Required Time                 6.826
- Arrival Time                  5.311
= Slack Time                    1.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.516 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.516 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.201 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.472 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.624 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.828 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.361 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    3.783 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    4.250 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    4.526 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    4.952 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    5.294 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    5.429 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    5.624 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    5.943 | 
     | I0/U_6/U110           | C v -> Y ^     | AOI21X1 | 0.288 | 0.143 |   4.571 |    6.086 | 
     | I0/U_6/U109           | C ^ -> Y v     | AOI21X1 | 0.249 | 0.246 |   4.817 |    6.332 | 
     | I0/U_6/U72            | C v -> Y ^     | OAI21X1 | 0.285 | 0.231 |   5.048 |    6.563 | 
     | I0/U_6/U26            | A ^ -> Y v     | AOI22X1 | 0.223 | 0.169 |   5.217 |    6.732 | 
     | I0/U_6/U27            | A v -> Y ^     | INVX2   | 0.092 | 0.094 |   5.310 |    6.826 | 
     | I0/U_6/\count2_reg[4] | D ^            | DFFSR   | 0.092 | 0.000 |   5.311 |    6.826 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.000 |       |   0.000 |   -1.516 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.516 | 
     | I0/U_6/\count2_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.516 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/U_5/\count_reg[1] /CLK 
Endpoint:   I0/U_5/\count_reg[1] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   7.000
= Required Time                 6.893
- Arrival Time                  5.232
= Slack Time                    1.661
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.661 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.661 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.347 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.618 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.770 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.974 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.506 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.293 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.940 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.966 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.339 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.601 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.819 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.040 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.504 | 
     | I0/U_5/U27            | B v -> Y v     | AND2X1  | 0.107 | 0.389 |   5.232 |    6.893 | 
     | I0/U_5/\count_reg[1]  | D v            | DFFSR   | 0.107 | 0.000 |   5.232 |    6.893 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.661 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.661 | 
     | I0/U_5/\count_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.661 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/U_5/\count_reg[2] /CLK 
Endpoint:   I0/U_5/\count_reg[2] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   7.000
= Required Time                 6.894
- Arrival Time                  5.229
= Slack Time                    1.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.665 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.665 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.350 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.621 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.773 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.977 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.510 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.296 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.944 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.970 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.342 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.604 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.822 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.044 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.508 | 
     | I0/U_5/U26            | B v -> Y v     | AND2X1  | 0.104 | 0.386 |   5.229 |    6.894 | 
     | I0/U_5/\count_reg[2]  | D v            | DFFSR   | 0.104 | 0.000 |   5.229 |    6.894 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.665 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.665 | 
     | I0/U_5/\count_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.665 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/U_5/\count_reg[5] /CLK 
Endpoint:   I0/U_5/\count_reg[5] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   7.000
= Required Time                 6.894
- Arrival Time                  5.229
= Slack Time                    1.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.665 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.665 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.351 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.621 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.773 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.978 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.510 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.296 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.944 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.970 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.343 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.605 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.823 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.044 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.508 | 
     | I0/U_5/U23            | B v -> Y v     | AND2X1  | 0.105 | 0.386 |   5.228 |    6.893 | 
     | I0/U_5/\count_reg[5]  | D v            | DFFSR   | 0.105 | 0.000 |   5.229 |    6.894 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.665 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.665 | 
     | I0/U_5/\count_reg[5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.665 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/U_5/\count_reg[0] /CLK 
Endpoint:   I0/U_5/\count_reg[0] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   7.000
= Required Time                 6.894
- Arrival Time                  5.228
= Slack Time                    1.667
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.667 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.667 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.352 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.623 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.775 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.979 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.512 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.298 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.946 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.972 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.344 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.606 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.824 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.045 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.509 | 
     | I0/U_5/U28            | B v -> Y v     | AND2X1  | 0.102 | 0.385 |   5.228 |    6.894 | 
     | I0/U_5/\count_reg[0]  | D v            | DFFSR   | 0.102 | 0.000 |   5.228 |    6.894 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.667 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.667 | 
     | I0/U_5/\count_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.667 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/U_5/\count_reg[6] /CLK 
Endpoint:   I0/U_5/\count_reg[6] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   7.000
= Required Time                 6.895
- Arrival Time                  5.224
= Slack Time                    1.670
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.670 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.670 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.356 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.627 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.779 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.983 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.516 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.302 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.950 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.976 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.348 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.610 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.828 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.049 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.513 | 
     | I0/U_5/U22            | B v -> Y v     | AND2X1  | 0.100 | 0.381 |   5.224 |    6.895 | 
     | I0/U_5/\count_reg[6]  | D v            | DFFSR   | 0.100 | 0.000 |   5.224 |    6.895 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.670 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.670 | 
     | I0/U_5/\count_reg[6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.670 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/U_5/\count_reg[3] /CLK 
Endpoint:   I0/U_5/\count_reg[3] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   7.000
= Required Time                 6.895
- Arrival Time                  5.224
= Slack Time                    1.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.671 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.671 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.357 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.628 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.780 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.984 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.516 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.303 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.950 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.976 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.349 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.611 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.829 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.050 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.514 | 
     | I0/U_5/U25            | B v -> Y v     | AND2X1  | 0.099 | 0.381 |   5.224 |    6.895 | 
     | I0/U_5/\count_reg[3]  | D v            | DFFSR   | 0.099 | 0.000 |   5.224 |    6.895 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.671 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.671 | 
     | I0/U_5/\count_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.671 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/U_5/\count_reg[8] /CLK 
Endpoint:   I0/U_5/\count_reg[8] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   7.000
= Required Time                 6.894
- Arrival Time                  5.222
= Slack Time                    1.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.672 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.672 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.358 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.628 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.780 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.985 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.517 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.303 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.951 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.977 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.350 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.612 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.830 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.051 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.515 | 
     | I0/U_5/U20            | B v -> Y v     | AND2X1  | 0.102 | 0.379 |   5.222 |    6.894 | 
     | I0/U_5/\count_reg[8]  | D v            | DFFSR   | 0.102 | 0.000 |   5.222 |    6.894 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.672 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | I0/U_5/\count_reg[8] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.672 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/U_5/\count_reg[4] /CLK 
Endpoint:   I0/U_5/\count_reg[4] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   7.000
= Required Time                 6.895
- Arrival Time                  5.223
= Slack Time                    1.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.672 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.672 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.358 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.629 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.781 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.985 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.518 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.304 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.952 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.978 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.350 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.612 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.830 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.051 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.515 | 
     | I0/U_5/U24            | B v -> Y v     | AND2X1  | 0.098 | 0.380 |   5.223 |    6.895 | 
     | I0/U_5/\count_reg[4]  | D v            | DFFSR   | 0.098 | 0.000 |   5.223 |    6.895 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.672 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.672 | 
     | I0/U_5/\count_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.672 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/U_5/\count_reg[7] /CLK 
Endpoint:   I0/U_5/\count_reg[7] /D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   7.000
= Required Time                 6.895
- Arrival Time                  5.221
= Slack Time                    1.674
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    1.674 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    1.674 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.360 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    2.631 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    2.783 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    2.987 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.519 | 
     | I0/U_6/U233           | A ^ -> Y v     | INVX1   | 0.827 | 0.786 |   2.631 |    4.306 | 
     | I0/U_6/U228           | A v -> Y ^     | NAND3X1 | 0.558 | 0.648 |   3.279 |    4.953 | 
     | I0/U_6/U216           | A ^ -> Y v     | NAND3X1 | 0.217 | 0.026 |   3.305 |    4.979 | 
     | I0/U_6/U196           | A v -> Y v     | OR2X1   | 0.315 | 0.373 |   3.678 |    5.352 | 
     | I0/U_5/U45            | A v -> Y ^     | NAND3X1 | 0.219 | 0.262 |   3.940 |    5.614 | 
     | I0/U_5/U44            | B ^ -> Y v     | NOR2X1  | 0.234 | 0.218 |   4.158 |    5.832 | 
     | I0/U_5/U43            | A v -> Y ^     | INVX1   | 0.231 | 0.221 |   4.379 |    6.053 | 
     | I0/U_5/U29            | C ^ -> Y v     | OAI21X1 | 0.670 | 0.464 |   4.843 |    6.517 | 
     | I0/U_5/U21            | B v -> Y v     | AND2X1  | 0.100 | 0.378 |   5.220 |    6.895 | 
     | I0/U_5/\count_reg[7]  | D v            | DFFSR   | 0.100 | 0.000 |   5.221 |    6.895 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.000 |       |   0.000 |   -1.674 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -1.674 | 
     | I0/U_5/\count_reg[7] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -1.674 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/U_6/\sd_reg[1] /CLK 
Endpoint:   I0/U_6/\sd_reg[1] /D     (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.193
+ Phase Shift                   7.000
= Required Time                 6.807
- Arrival Time                  4.660
= Slack Time                    2.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    2.147 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.147 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    2.833 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    3.104 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    3.256 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    3.460 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    3.993 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    4.415 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    4.881 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    5.158 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    5.584 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    5.926 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    6.061 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    6.256 | 
     | I0/U_6/U25            | C ^ -> Y v     | AOI21X1 | 0.363 | 0.318 |   4.427 |    6.575 | 
     | I0/U_6/U48            | B v -> Y ^     | NAND3X1 | 0.182 | 0.232 |   4.660 |    6.807 | 
     | I0/U_6/\sd_reg[1]     | D ^            | DFFSR   | 0.182 | 0.000 |   4.660 |    6.807 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.000 |       |   0.000 |   -2.147 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.147 | 
     | I0/U_6/\sd_reg[1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.147 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/U_5/sclReg_reg/CLK 
Endpoint:   I0/U_5/sclReg_reg/D  (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\sd_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.203
+ Phase Shift                   7.000
= Required Time                 6.797
- Arrival Time                  4.498
= Slack Time                    2.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |                |         |       |       |  Time   |   Time   | 
     |-------------------+----------------+---------+-------+-------+---------+----------| 
     |                   | clk ^          |         | 0.000 |       |   0.000 |    2.299 | 
     | U6                | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.299 | 
     | I0/U_6/\sd_reg[2] | CLK ^ -> Q v   | DFFSR   | 0.650 | 0.929 |   0.929 |    3.227 | 
     | I0/U_6/U227       | B v -> Y ^     | NOR2X1  | 0.415 | 0.367 |   1.296 |    3.594 | 
     | I0/U_6/U210       | C ^ -> Y v     | NAND3X1 | 0.479 | 0.301 |   1.597 |    3.895 | 
     | I0/U_6/U206       | A v -> Y ^     | NAND2X1 | 0.364 | 0.397 |   1.994 |    4.292 | 
     | I0/U_6/U205       | A ^ -> Y v     | INVX1   | 0.335 | 0.336 |   2.330 |    4.628 | 
     | I0/U_6/U204       | B v -> Y ^     | NAND2X1 | 0.478 | 0.428 |   2.757 |    5.056 | 
     | I0/U_6/U198       | A ^ -> Y v     | NOR3X1  | 0.434 | 0.485 |   3.242 |    5.541 | 
     | I0/U_6/U197       | C v -> Y ^     | OAI21X1 | 0.319 | 0.217 |   3.460 |    5.758 | 
     | I0/U_6/U196       | B ^ -> Y ^     | OR2X1   | 0.293 | 0.429 |   3.889 |    6.188 | 
     | I0/U_5/U45        | A ^ -> Y v     | NAND3X1 | 0.158 | 0.068 |   3.957 |    6.255 | 
     | I0/U_5/U44        | B v -> Y ^     | NOR2X1  | 0.175 | 0.156 |   4.113 |    6.412 | 
     | I0/U_5/U43        | A ^ -> Y v     | INVX1   | 0.233 | 0.228 |   4.341 |    6.640 | 
     | I0/U_5/U35        | B v -> Y ^     | OAI21X1 | 0.233 | 0.156 |   4.498 |    6.796 | 
     | I0/U_5/sclReg_reg | D ^            | DFFSR   | 0.233 | 0.000 |   4.498 |    6.797 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.000 |       |   0.000 |   -2.299 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.299 | 
     | I0/U_5/sclReg_reg | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.299 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/U_6/\sd_reg[2] /CLK 
Endpoint:   I0/U_6/\sd_reg[2] /D     (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.195
+ Phase Shift                   7.000
= Required Time                 6.805
- Arrival Time                  4.491
= Slack Time                    2.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    2.314 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.314 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    3.000 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    3.271 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    3.423 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    3.627 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    4.160 | 
     | I0/U_6/U183           | B ^ -> Y v     | NOR2X1  | 0.371 | 0.422 |   2.267 |    4.582 | 
     | I0/U_6/U182           | B v -> Y ^     | NAND2X1 | 0.566 | 0.467 |   2.734 |    5.048 | 
     | I0/U_6/U116           | A ^ -> Y v     | INVX1   | 0.280 | 0.276 |   3.010 |    5.325 | 
     | I0/U_6/U115           | B v -> Y ^     | NAND2X1 | 0.572 | 0.426 |   3.437 |    5.751 | 
     | I0/U_6/U113           | A ^ -> Y ^     | OR2X1   | 0.195 | 0.342 |   3.778 |    6.093 | 
     | I0/U_6/U112           | C ^ -> Y v     | OAI21X1 | 0.262 | 0.135 |   3.913 |    6.228 | 
     | I0/U_6/U111           | A v -> Y ^     | NOR2X1  | 0.296 | 0.196 |   4.109 |    6.423 | 
     | I0/U_6/U44            | C ^ -> Y v     | AOI21X1 | 0.180 | 0.197 |   4.306 |    6.620 | 
     | I0/U_6/U40            | B v -> Y ^     | NAND3X1 | 0.194 | 0.184 |   4.490 |    6.804 | 
     | I0/U_6/\sd_reg[2]     | D ^            | DFFSR   | 0.194 | 0.001 |   4.491 |    6.805 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.000 |       |   0.000 |   -2.314 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.314 | 
     | I0/U_6/\sd_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.314 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/U_6/\sd_reg[0] /CLK 
Endpoint:   I0/U_6/\sd_reg[0] /D     (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/\count1_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   7.000
= Required Time                 6.894
- Arrival Time                  4.479
= Slack Time                    2.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                |         |       |       |  Time   |   Time   | 
     |-----------------------+----------------+---------+-------+-------+---------+----------| 
     |                       | clk ^          |         | 0.000 |       |   0.000 |    2.415 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.415 | 
     | I0/U_6/\count1_reg[6] | CLK ^ -> Q ^   | DFFSR   | 0.437 | 0.686 |   0.686 |    3.101 | 
     | I0/U_6/U240           | A ^ -> Y v     | NOR2X1  | 0.228 | 0.271 |   0.956 |    3.371 | 
     | I0/U_6/U239           | C v -> Y ^     | NAND3X1 | 0.182 | 0.152 |   1.108 |    3.523 | 
     | I0/U_6/U238           | A ^ -> Y v     | INVX1   | 0.203 | 0.204 |   1.313 |    3.728 | 
     | I0/U_6/U234           | B v -> Y ^     | NAND3X1 | 0.725 | 0.532 |   1.845 |    4.260 | 
     | I0/U_6/U134           | B ^ -> Y v     | NOR2X1  | 0.847 | 0.809 |   2.654 |    5.069 | 
     | I0/U_6/U133           | A v -> Y ^     | NAND2X1 | 0.442 | 0.532 |   3.186 |    5.601 | 
     | I0/U_6/U132           | A ^ -> Y v     | NOR2X1  | 0.350 | 0.372 |   3.558 |    5.973 | 
     | I0/U_6/U131           | A v -> Y ^     | INVX1   | 0.331 | 0.318 |   3.875 |    6.290 | 
     | I0/U_6/U59            | C ^ -> Y v     | OAI21X1 | 0.333 | 0.174 |   4.049 |    6.464 | 
     | I0/U_6/U58            | A v -> Y ^     | INVX1   | 0.164 | 0.163 |   4.212 |    6.627 | 
     | I0/U_6/U55            | B ^ -> Y v     | NAND3X1 | 0.131 | 0.081 |   4.293 |    6.708 | 
     | I0/U_6/U54            | B v -> Y v     | OR2X1   | 0.105 | 0.185 |   4.478 |    6.893 | 
     | I0/U_6/\sd_reg[0]     | D v            | DFFSR   | 0.105 | 0.000 |   4.479 |    6.894 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                   |                |        |       |       |  Time   |   Time   | 
     |-------------------+----------------+--------+-------+-------+---------+----------| 
     |                   | clk ^          |        | 0.000 |       |   0.000 |   -2.415 | 
     | U6                | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.415 | 
     | I0/U_6/\sd_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.415 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/U_3/U_4/\state_reg[0] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.201
+ Phase Shift                   7.000
= Required Time                 6.799
- Arrival Time                  4.340
= Slack Time                    2.459
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.000 |       |   0.000 |    2.459 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.459 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.405 | 0.664 |   0.664 |    3.124 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.293 | 0.332 |   0.996 |    3.456 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.294 | 0.251 |   1.247 |    3.707 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.374 | 0.380 |   1.627 |    4.086 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.276 | 0.278 |   1.904 |    4.364 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.218 | 0.120 |   2.025 |    4.484 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.179 | 0.137 |   2.162 |    4.621 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.228 | 0.225 |   2.386 |    4.846 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.222 | 0.320 |   2.707 |    5.166 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.253 | 0.206 |   2.913 |    5.373 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.138 | 0.140 |   3.053 |    5.513 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.411 | 0.315 |   3.368 |    5.827 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.337 | 0.345 |   3.713 |    6.173 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.344 | 0.446 |   4.159 |    6.618 | 
     | I0/U_3/U_4/U12           | A v -> Y ^     | OAI22X1 | 0.221 | 0.181 |   4.339 |    6.799 | 
     | I0/U_3/U_4/\state_reg[0] | D ^            | DFFSR   | 0.221 | 0.000 |   4.340 |    6.799 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |   -2.459 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.459 | 
     | I0/U_3/U_4/\state_reg[0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.459 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/U_3/U_4/\state_reg[2] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.194
+ Phase Shift                   7.000
= Required Time                 6.806
- Arrival Time                  4.325
= Slack Time                    2.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.000 |       |   0.000 |    2.481 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.481 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.405 | 0.664 |   0.664 |    3.145 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.293 | 0.332 |   0.996 |    3.477 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.294 | 0.251 |   1.247 |    3.728 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.374 | 0.380 |   1.627 |    4.108 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.276 | 0.278 |   1.904 |    4.385 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.218 | 0.120 |   2.025 |    4.506 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.179 | 0.137 |   2.162 |    4.642 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.228 | 0.225 |   2.386 |    4.867 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.222 | 0.320 |   2.707 |    5.187 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.253 | 0.206 |   2.913 |    5.394 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.138 | 0.140 |   3.054 |    5.534 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.411 | 0.315 |   3.368 |    5.849 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.337 | 0.345 |   3.713 |    6.194 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.344 | 0.446 |   4.159 |    6.640 | 
     | I0/U_3/U_4/U14           | A v -> Y ^     | OAI21X1 | 0.190 | 0.166 |   4.325 |    6.805 | 
     | I0/U_3/U_4/\state_reg[2] | D ^            | DFFSR   | 0.190 | 0.000 |   4.325 |    6.806 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |   -2.481 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.481 | 
     | I0/U_3/U_4/\state_reg[2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.481 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/U_3/U_4/\state_reg[3] /CLK 
Endpoint:   I0/U_3/U_4/\state_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.204
+ Phase Shift                   7.000
= Required Time                 6.796
- Arrival Time                  4.311
= Slack Time                    2.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.000 |       |   0.000 |    2.485 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.485 | 
     | I0/U_3/U_4/\cntr_reg[4]  | CLK ^ -> Q ^   | DFFSR   | 0.405 | 0.664 |   0.664 |    3.149 | 
     | I0/U_3/U_4/U107          | A ^ -> Y v     | NOR2X1  | 0.293 | 0.332 |   0.996 |    3.481 | 
     | I0/U_3/U_4/U106          | C v -> Y ^     | NAND3X1 | 0.294 | 0.251 |   1.247 |    3.732 | 
     | I0/U_3/U_4/U93           | A ^ -> Y v     | NOR2X1  | 0.374 | 0.380 |   1.627 |    4.112 | 
     | I0/U_3/U_4/U92           | A v -> Y ^     | INVX1   | 0.276 | 0.278 |   1.904 |    4.389 | 
     | I0/U_3/U_4/U91           | D ^ -> Y v     | AOI22X1 | 0.218 | 0.120 |   2.025 |    4.510 | 
     | I0/U_3/U_4/U90           | C v -> Y ^     | OAI21X1 | 0.179 | 0.137 |   2.162 |    4.646 | 
     | I0/U_3/U_4/U89           | A ^ -> Y v     | INVX1   | 0.228 | 0.225 |   2.386 |    4.871 | 
     | I0/U_3/U_4/U44           | A v -> Y v     | AND2X1  | 0.222 | 0.320 |   2.707 |    5.191 | 
     | I0/U_3/U_4/U43           | C v -> Y ^     | OAI21X1 | 0.253 | 0.206 |   2.913 |    5.398 | 
     | I0/U_3/U_4/U23           | A ^ -> Y v     | INVX1   | 0.138 | 0.140 |   3.053 |    5.538 | 
     | I0/U_3/U_4/U20           | B v -> Y ^     | NAND3X1 | 0.411 | 0.315 |   3.368 |    5.853 | 
     | I0/U_3/U_4/U19           | A ^ -> Y v     | INVX1   | 0.337 | 0.345 |   3.713 |    6.198 | 
     | I0/U_3/U_4/U17           | A v -> Y v     | AND2X1  | 0.344 | 0.446 |   4.159 |    6.644 | 
     | I0/U_3/U_4/U6            | C v -> Y ^     | OAI22X1 | 0.238 | 0.152 |   4.311 |    6.795 | 
     | I0/U_3/U_4/\state_reg[3] | D ^            | DFFSR   | 0.238 | 0.000 |   4.311 |    6.796 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.000 |       |   0.000 |   -2.485 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.485 | 
     | I0/U_3/U_4/\state_reg[3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.485 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                   7.000
= Required Time                 6.817
- Arrival Time                  4.212
= Slack Time                    2.605
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.605 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.605 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.183 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.470 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.683 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.948 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.428 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.942 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.124 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.541 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.217 | 0.292 |   3.228 |    5.833 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.571 | 0.534 |   3.762 |    6.367 | 
     | I0/U_2/U_0/U92                 | S ^ -> Y v     | MUX2X1  | 0.313 | 0.318 |   4.080 |    6.685 | 
     | I0/U_2/U_0/U91                 | A v -> Y ^     | INVX1   | 0.136 | 0.132 |   4.212 |    6.817 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | D ^            | DFFSR   | 0.136 | 0.000 |   4.212 |    6.817 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.605 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.605 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.605 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[2][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                   7.000
= Required Time                 6.817
- Arrival Time                  4.198
= Slack Time                    2.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.619 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.619 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.197 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.484 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.697 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.961 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.442 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.955 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.138 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.555 | 
     | I0/U_2/U_0/U97                 | A v -> Y ^     | NAND3X1 | 0.209 | 0.285 |   3.221 |    5.840 | 
     | I0/U_2/U_0/FE_OFC9_n28         | A ^ -> Y ^     | BUFX2   | 0.538 | 0.523 |   3.744 |    6.363 | 
     | I0/U_2/U_0/U96                 | S ^ -> Y v     | MUX2X1  | 0.326 | 0.322 |   4.066 |    6.685 | 
     | I0/U_2/U_0/U95                 | A v -> Y ^     | INVX1   | 0.136 | 0.131 |   4.198 |    6.817 | 
     | I0/U_2/U_0/\gregData_reg[2][0] | D ^            | DFFSR   | 0.136 | 0.000 |   4.198 |    6.817 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.619 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.619 | 
     | I0/U_2/U_0/\gregData_reg[2][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.619 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   7.000
= Required Time                 6.823
- Arrival Time                  4.203
= Slack Time                    2.620
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.620 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.620 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.197 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.485 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.697 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.962 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.442 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.956 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.139 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.556 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.217 | 0.292 |   3.228 |    5.847 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.571 | 0.534 |   3.762 |    6.382 | 
     | I0/U_2/U_0/U67                 | S ^ -> Y v     | MUX2X1  | 0.219 | 0.332 |   4.094 |    6.714 | 
     | I0/U_2/U_0/U66                 | A v -> Y ^     | INVX1   | 0.108 | 0.109 |   4.203 |    6.823 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | D ^            | DFFSR   | 0.108 | 0.000 |   4.203 |    6.823 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.620 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.620 | 
     | I0/U_2/U_0/\gregData_reg[1][3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.620 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.180
+ Phase Shift                   7.000
= Required Time                 6.820
- Arrival Time                  4.199
= Slack Time                    2.621
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.621 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.621 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.199 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.486 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.698 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.963 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.443 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.957 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.140 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.557 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.217 | 0.292 |   3.228 |    5.849 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.571 | 0.534 |   3.762 |    6.383 | 
     | I0/U_2/U_0/U83                 | S ^ -> Y v     | MUX2X1  | 0.214 | 0.315 |   4.077 |    6.698 | 
     | I0/U_2/U_0/U82                 | A v -> Y ^     | INVX1   | 0.121 | 0.122 |   4.199 |    6.820 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | D ^            | DFFSR   | 0.121 | 0.000 |   4.199 |    6.820 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.621 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.621 | 
     | I0/U_2/U_0/\gregData_reg[1][1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.621 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][2] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   7.000
= Required Time                 6.822
- Arrival Time                  4.200
= Slack Time                    2.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.622 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.622 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.200 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.487 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.699 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.964 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.444 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.958 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.141 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.558 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.217 | 0.292 |   3.228 |    5.850 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.571 | 0.534 |   3.762 |    6.384 | 
     | I0/U_2/U_0/U75                 | S ^ -> Y v     | MUX2X1  | 0.215 | 0.324 |   4.086 |    6.707 | 
     | I0/U_2/U_0/U74                 | A v -> Y ^     | INVX1   | 0.113 | 0.114 |   4.200 |    6.822 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | D ^            | DFFSR   | 0.113 | 0.000 |   4.200 |    6.822 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.622 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.622 | 
     | I0/U_2/U_0/\gregData_reg[1][2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.622 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                   7.000
= Required Time                 6.821
- Arrival Time                  4.193
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.628 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.628 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.206 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.494 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.706 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.971 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.451 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.965 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.148 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.564 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.217 | 0.292 |   3.228 |    5.856 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.571 | 0.534 |   3.762 |    6.390 | 
     | I0/U_2/U_0/U59                 | S ^ -> Y v     | MUX2X1  | 0.207 | 0.312 |   4.074 |    6.702 | 
     | I0/U_2/U_0/U58                 | A v -> Y ^     | INVX1   | 0.117 | 0.118 |   4.192 |    6.820 | 
     | I0/U_2/U_0/\gregData_reg[1][4] | D ^            | DFFSR   | 0.117 | 0.001 |   4.193 |    6.821 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.628 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.628 | 
     | I0/U_2/U_0/\gregData_reg[1][4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.628 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.180
+ Phase Shift                   7.000
= Required Time                 6.820
- Arrival Time                  4.187
= Slack Time                    2.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.633 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.633 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.211 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.498 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.711 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.976 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.456 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.970 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.152 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.569 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.227 | 0.252 |   3.189 |    5.822 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.586 | 0.542 |   3.730 |    6.363 | 
     | I0/U_2/U_0/U87                 | S ^ -> Y v     | MUX2X1  | 0.229 | 0.335 |   4.066 |    6.699 | 
     | I0/U_2/U_0/U86                 | A v -> Y ^     | INVX1   | 0.120 | 0.121 |   4.187 |    6.820 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | D ^            | DFFSR   | 0.120 | 0.000 |   4.187 |    6.820 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.633 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.633 | 
     | I0/U_2/U_0/\gregData_reg[3][1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.633 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.183
+ Phase Shift                   7.000
= Required Time                 6.817
- Arrival Time                  4.182
= Slack Time                    2.635
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.635 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.635 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.213 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.500 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.713 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.978 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.458 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.972 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.154 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.571 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.227 | 0.252 |   3.189 |    5.824 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.586 | 0.542 |   3.730 |    6.366 | 
     | I0/U_2/U_0/U99                 | S ^ -> Y v     | MUX2X1  | 0.311 | 0.319 |   4.049 |    6.684 | 
     | I0/U_2/U_0/U98                 | A v -> Y ^     | INVX1   | 0.136 | 0.132 |   4.181 |    6.817 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | D ^            | DFFSR   | 0.136 | 0.000 |   4.182 |    6.817 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.635 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.635 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.635 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][5] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   7.000
= Required Time                 6.822
- Arrival Time                  4.184
= Slack Time                    2.638
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.638 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.638 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.216 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.503 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.715 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.980 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.460 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.974 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.157 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.574 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.217 | 0.292 |   3.228 |    5.866 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.571 | 0.534 |   3.762 |    6.400 | 
     | I0/U_2/U_0/U51                 | S ^ -> Y v     | MUX2X1  | 0.211 | 0.310 |   4.072 |    6.710 | 
     | I0/U_2/U_0/U50                 | A v -> Y ^     | INVX1   | 0.111 | 0.112 |   4.184 |    6.822 | 
     | I0/U_2/U_0/\gregData_reg[1][5] | D ^            | DFFSR   | 0.111 | 0.000 |   4.184 |    6.822 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.638 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.638 | 
     | I0/U_2/U_0/\gregData_reg[1][5] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.638 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[2][1] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   7.000
= Required Time                 6.822
- Arrival Time                  4.179
= Slack Time                    2.643
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.643 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.643 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.221 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.508 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.721 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.985 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.466 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.980 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.162 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.579 | 
     | I0/U_2/U_0/U97                 | A v -> Y ^     | NAND3X1 | 0.209 | 0.285 |   3.221 |    5.864 | 
     | I0/U_2/U_0/FE_OFC9_n28         | A ^ -> Y ^     | BUFX2   | 0.538 | 0.523 |   3.744 |    6.387 | 
     | I0/U_2/U_0/U85                 | S ^ -> Y v     | MUX2X1  | 0.227 | 0.321 |   4.065 |    6.708 | 
     | I0/U_2/U_0/U84                 | A v -> Y ^     | INVX1   | 0.113 | 0.113 |   4.178 |    6.821 | 
     | I0/U_2/U_0/\gregData_reg[2][1] | D ^            | DFFSR   | 0.113 | 0.000 |   4.179 |    6.822 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.643 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.643 | 
     | I0/U_2/U_0/\gregData_reg[2][1] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.643 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[1][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                   7.000
= Required Time                 6.823
- Arrival Time                  4.180
= Slack Time                    2.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.644 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.644 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.221 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.509 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.721 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.986 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.466 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.980 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.163 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.580 | 
     | I0/U_2/U_0/U93                 | A v -> Y ^     | NAND3X1 | 0.217 | 0.292 |   3.228 |    5.871 | 
     | I0/U_2/U_0/FE_OFC8_n26         | A ^ -> Y ^     | BUFX2   | 0.571 | 0.534 |   3.762 |    6.406 | 
     | I0/U_2/U_0/U43                 | S ^ -> Y v     | MUX2X1  | 0.204 | 0.310 |   4.072 |    6.715 | 
     | I0/U_2/U_0/U42                 | A v -> Y ^     | INVX1   | 0.106 | 0.108 |   4.179 |    6.823 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | D ^            | DFFSR   | 0.106 | 0.000 |   4.180 |    6.823 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.644 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.644 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.644 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[2][2] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   7.000
= Required Time                 6.822
- Arrival Time                  4.177
= Slack Time                    2.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.645 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.645 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.223 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.510 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.077 |    3.723 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.988 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.822 |    4.468 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.982 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.164 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.581 | 
     | I0/U_2/U_0/U97                 | A v -> Y ^     | NAND3X1 | 0.209 | 0.285 |   3.221 |    5.866 | 
     | I0/U_2/U_0/FE_OFC9_n28         | A ^ -> Y ^     | BUFX2   | 0.538 | 0.523 |   3.744 |    6.389 | 
     | I0/U_2/U_0/U77                 | S ^ -> Y v     | MUX2X1  | 0.216 | 0.320 |   4.064 |    6.709 | 
     | I0/U_2/U_0/U76                 | A v -> Y ^     | INVX1   | 0.112 | 0.113 |   4.177 |    6.822 | 
     | I0/U_2/U_0/\gregData_reg[2][2] | D ^            | DFFSR   | 0.112 | 0.000 |   4.177 |    6.822 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.645 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.645 | 
     | I0/U_2/U_0/\gregData_reg[2][2] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.645 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/U_2/U_0/\gregData_reg[3][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_0/\usb_reg[3] /Q             (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                   7.000
= Required Time                 6.822
- Arrival Time                  4.176
= Slack Time                    2.646
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | clk ^          |         | 0.000 |       |   0.000 |    2.646 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.646 | 
     | I0/U_0/\usb_reg[3]             | CLK ^ -> Q ^   | DFFSR   | 0.278 | 0.578 |   0.578 |    3.224 | 
     | I0/U_0/U88                     | A ^ -> Y v     | INVX1   | 0.291 | 0.287 |   0.865 |    3.511 | 
     | I0/U_0/U87                     | B v -> Y ^     | NAND2X1 | 0.202 | 0.212 |   1.078 |    3.724 | 
     | I0/U_0/U86                     | A ^ -> Y v     | INVX1   | 0.275 | 0.265 |   1.342 |    3.989 | 
     | I0/U_0/U85                     | B v -> Y ^     | NAND3X1 | 0.609 | 0.480 |   1.823 |    4.469 | 
     | I0/U_0/U84                     | A ^ -> Y v     | INVX1   | 0.528 | 0.514 |   2.336 |    4.983 | 
     | I0/U_2/U_0/U102                | A v -> Y ^     | INVX1   | 0.192 | 0.183 |   2.519 |    5.165 | 
     | I0/U_2/U_0/U101                | A ^ -> Y v     | NOR2X1  | 0.450 | 0.417 |   2.936 |    5.582 | 
     | I0/U_2/U_0/U100                | B v -> Y ^     | NAND3X1 | 0.227 | 0.252 |   3.189 |    5.835 | 
     | I0/U_2/U_0/FE_OFC10_n30        | A ^ -> Y ^     | BUFX2   | 0.586 | 0.542 |   3.730 |    6.377 | 
     | I0/U_2/U_0/U71                 | S ^ -> Y v     | MUX2X1  | 0.217 | 0.334 |   4.064 |    6.710 | 
     | I0/U_2/U_0/U70                 | A v -> Y ^     | INVX1   | 0.111 | 0.112 |   4.176 |    6.822 | 
     | I0/U_2/U_0/\gregData_reg[3][3] | D ^            | DFFSR   | 0.111 | 0.000 |   4.176 |    6.822 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.000 |       |   0.000 |   -2.646 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.646 | 
     | I0/U_2/U_0/\gregData_reg[3][3] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.646 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/U_3/U_4/\cntr_reg[4] /CLK 
Endpoint:   I0/U_3/U_4/\cntr_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/\cntr_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.186
+ Phase Shift                   7.000
= Required Time                 6.814
- Arrival Time                  4.167
= Slack Time                    2.647
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |         |       |       |  Time   |   Time   | 
     |-------------------------+----------------+---------+-------+-------+---------+----------| 
     |                         | clk ^          |         | 0.000 |       |   0.000 |    2.647 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC  | 0.000 | 0.000 |   0.000 |    2.647 | 
     | I0/U_3/U_4/\cntr_reg[4] | CLK ^ -> Q ^   | DFFSR   | 0.405 | 0.664 |   0.664 |    3.311 | 
     | I0/U_3/U_4/U107         | A ^ -> Y v     | NOR2X1  | 0.293 | 0.332 |   0.996 |    3.643 | 
     | I0/U_3/U_4/U106         | C v -> Y ^     | NAND3X1 | 0.294 | 0.251 |   1.247 |    3.895 | 
     | I0/U_3/U_4/U93          | A ^ -> Y v     | NOR2X1  | 0.374 | 0.380 |   1.627 |    4.274 | 
     | I0/U_3/U_4/U92          | A v -> Y ^     | INVX1   | 0.276 | 0.278 |   1.905 |    4.552 | 
     | I0/U_3/U_4/U91          | D ^ -> Y v     | AOI22X1 | 0.218 | 0.120 |   2.025 |    4.672 | 
     | I0/U_3/U_4/U90          | C v -> Y ^     | OAI21X1 | 0.179 | 0.137 |   2.162 |    4.809 | 
     | I0/U_3/U_4/U89          | A ^ -> Y v     | INVX1   | 0.228 | 0.225 |   2.386 |    5.034 | 
     | I0/U_3/U_4/U44          | A v -> Y v     | AND2X1  | 0.222 | 0.320 |   2.707 |    5.354 | 
     | I0/U_3/U_4/U41          | A v -> Y ^     | OAI21X1 | 0.229 | 0.145 |   2.851 |    5.499 | 
     | I0/U_3/U_4/U40          | A ^ -> Y v     | INVX1   | 0.189 | 0.194 |   3.045 |    5.692 | 
     | I0/U_3/U_4/U36          | C v -> Y ^     | OAI21X1 | 0.310 | 0.215 |   3.260 |    5.907 | 
     | I0/U_3/U_4/U35          | A ^ -> Y v     | INVX1   | 0.461 | 0.427 |   3.687 |    6.334 | 
     | I0/U_3/U_4/U10          | C v -> Y ^     | OAI21X1 | 0.186 | 0.204 |   3.890 |    6.537 | 
     | I0/U_3/U_4/U9           | A ^ -> Y v     | INVX1   | 0.131 | 0.140 |   4.030 |    6.677 | 
     | I0/U_3/U_4/U8           | A v -> Y ^     | MUX2X1  | 0.149 | 0.137 |   4.167 |    6.814 | 
     | I0/U_3/U_4/\cntr_reg[4] | D ^            | DFFSR   | 0.149 | 0.000 |   4.167 |    6.814 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.000 |       |   0.000 |   -2.647 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.000 | 0.000 |   0.000 |   -2.647 | 
     | I0/U_3/U_4/\cntr_reg[4] | CLK ^          | DFFSR  | 0.000 | 0.000 |   0.000 |   -2.647 | 
     +----------------------------------------------------------------------------------------+ 

