{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1494163490301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1494163490301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 18:54:48 2017 " "Processing started: Sun May 07 18:54:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1494163490301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1494163490301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FYP -c de2_115_golden_sopc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FYP -c de2_115_golden_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1494163490301 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1494163491220 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2_115_golden_sopc EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"de2_115_golden_sopc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1494163491705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494163491861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1494163491861 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2764 8288 9036 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1 1494163492189 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2763 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494163492189 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2764 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494163492189 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2765 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494163492189 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2766 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1494163492189 ""}  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2763 8288 9036 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1494163492189 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1494163493871 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1494163494981 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1494163494981 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 22365 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1494163494996 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 22367 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1494163494996 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 22369 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1494163494996 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 22371 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1494163494996 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1494163494996 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1494163495012 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1494163495199 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 415 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 756 8288 9036 0} { 0 { 0 ""} 0 22389 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 416 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 757 8288 9036 0} { 0 { 0 ""} 0 22391 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 637 8288 9036 0} { 0 { 0 ""} 0 22393 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 638 8288 9036 0} { 0 { 0 ""} 0 22395 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 639 8288 9036 0} { 0 { 0 ""} 0 22397 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 640 8288 9036 0} { 0 { 0 ""} 0 22399 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 641 8288 9036 0} { 0 { 0 ""} 0 22401 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 642 8288 9036 0} { 0 { 0 ""} 0 22403 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 643 8288 9036 0} { 0 { 0 ""} 0 22405 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 644 8288 9036 0} { 0 { 0 ""} 0 22407 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 645 8288 9036 0} { 0 { 0 ""} 0 22409 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 646 8288 9036 0} { 0 { 0 ""} 0 22411 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 647 8288 9036 0} { 0 { 0 ""} 0 22413 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 648 8288 9036 0} { 0 { 0 ""} 0 22415 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 649 8288 9036 0} { 0 { 0 ""} 0 22417 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 650 8288 9036 0} { 0 { 0 ""} 0 22419 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 651 8288 9036 0} { 0 { 0 ""} 0 22421 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 652 8288 9036 0} { 0 { 0 ""} 0 22423 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 420 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 653 8288 9036 0} { 0 { 0 ""} 0 22425 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 412 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 753 8288 9036 0} { 0 { 0 ""} 0 22427 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 413 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 754 8288 9036 0} { 0 { 0 ""} 0 22428 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 620 8288 9036 0} { 0 { 0 ""} 0 22429 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 621 8288 9036 0} { 0 { 0 ""} 0 22430 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 622 8288 9036 0} { 0 { 0 ""} 0 22431 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 623 8288 9036 0} { 0 { 0 ""} 0 22432 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 624 8288 9036 0} { 0 { 0 ""} 0 22433 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 625 8288 9036 0} { 0 { 0 ""} 0 22434 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 626 8288 9036 0} { 0 { 0 ""} 0 22435 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 627 8288 9036 0} { 0 { 0 ""} 0 22436 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 628 8288 9036 0} { 0 { 0 ""} 0 22437 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 629 8288 9036 0} { 0 { 0 ""} 0 22438 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 630 8288 9036 0} { 0 { 0 ""} 0 22439 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 631 8288 9036 0} { 0 { 0 ""} 0 22440 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 632 8288 9036 0} { 0 { 0 ""} 0 22441 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 633 8288 9036 0} { 0 { 0 ""} 0 22442 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 634 8288 9036 0} { 0 { 0 ""} 0 22443 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 635 8288 9036 0} { 0 { 0 ""} 0 22444 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 419 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 636 8288 9036 0} { 0 { 0 ""} 0 22445 8288 9036 0}  }  } } { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1 1494163498337 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1 1494163498337 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1494163502449 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1494163502449 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1494163502449 ""}
{ "Info" "ISTA_SDC_FOUND" "de2_115_golden_sopc.SDC " "Reading SDC File: 'de2_115_golden_sopc.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1494163507327 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494163507467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494163507467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494163507467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494163507467 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1494163507467 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1494163507467 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1494163507780 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1494163507780 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[0\] " "  10.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[1\] " "  10.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[2\] " " 100.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[3\] " "  40.000 DE2_115_qsys_inst\|altpll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      VGA_CLK " "  40.000      VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1494163507780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""}  } { { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 240 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 22335 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""}  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 192 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2763 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""}  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 192 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2763 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""}  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 192 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2763 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1) " "Automatically promoted node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""}  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 192 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|DE2_115_QSYS_altpll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2763 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""}  } { { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 21480 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_QSYS:DE2_115_qsys_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_115_QSYS:DE2_115_qsys_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|active_rnw~3 " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|active_rnw~3" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" 213 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 7187 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|active_cs_n~1 " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" 210 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 7201 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_cpu:cpu\|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci\|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug\|jtag_break~1 " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_cpu:cpu\|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci\|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu.v" 333 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 8041 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|i_refs\[0\] " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" 354 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 1834 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|i_refs\[2\] " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" 354 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 1832 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|i_refs\[1\] " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_sdram.v" 354 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 1833 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_cpu:cpu\|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci\|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug\|resetlatch~0 " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_cpu:cpu\|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci\|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_cpu.v" 316 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_cpu:cpu|DE2_115_QSYS_cpu_nios2_oci:the_DE2_115_QSYS_cpu_nios2_oci|DE2_115_QSYS_cpu_nios2_oci_debug:the_DE2_115_QSYS_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 9702 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1494163508483 ""}  } { { "db/ip/DE2_115_QSYS/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 6138 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_QSYS:DE2_115_qsys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_115_QSYS:DE2_115_qsys_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""}  } { { "db/ip/DE2_115_QSYS/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 1077 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|prev_reset  " "Automatically promoted node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1494163508483 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|readdata\[0\]~2 " "Destination node DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|readdata\[0\]~2" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 251 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|readdata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 9691 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1494163508483 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1494163508483 ""}  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 262 -1 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_QSYS:DE2_115_qsys_inst|DE2_115_QSYS_altpll:altpll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 2794 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1494163508483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1494163516546 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1494163516562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1494163516562 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1494163516593 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1494163531383 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1494163531383 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1 1494163531383 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1494163531399 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1494163531415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1494163532040 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "54 EC " "Packed 54 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1494163539715 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1494163539715 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1494163539715 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1494163539715 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1494163539715 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1494163539715 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|pll7 clk\[3\] VGA_CLK~output " "PLL \"DE2_115_QSYS:DE2_115_qsys_inst\|DE2_115_QSYS_altpll:altpll\|DE2_115_QSYS_altpll_altpll_ktn2:sd1\|pll7\" output port clk\[3\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 150 -1 0 } } { "db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/submodules/DE2_115_QSYS_altpll.v" 282 0 0 } } { "db/ip/DE2_115_QSYS/DE2_115_QSYS.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/db/ip/DE2_115_QSYS/DE2_115_QSYS.v" 758 0 0 } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 557 0 0 } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 298 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1494163540434 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1494163540746 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1494163540746 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1494163540746 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1494163540746 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494163540762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1494163554634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494163557885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1494163558042 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1494163586328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494163586328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1494163594864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X34_Y37 X45_Y48 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48" {  } { { "loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48"} 34 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1494163613509 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1494163613509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494163637275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1494163637275 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1494163637275 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1494163637275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1494163637851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1494163640758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1494163640977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1494163644082 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1494163654017 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1494163657848 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 241 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 664 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 242 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 665 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ENETCLK_25 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 243 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 666 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SMA_CLKIN } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 246 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 667 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL G14 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at G14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 279 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 675 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 280 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 676 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 293 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 682 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { AUD_ADCDAT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 306 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 688 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ENET0_LINK100 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 337 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 711 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ENET1_LINK100 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 355 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 725 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_INT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 371 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 733 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { IRDA_RXD } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 375 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 735 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 425 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 429 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 431 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 291 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 681 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 307 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 689 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 308 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 690 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 310 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 692 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 315 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 695 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 319 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 697 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 484 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 485 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 486 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 487 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 488 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 489 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 490 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 491 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 492 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 493 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 494 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 495 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 496 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 497 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 498 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 499 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 573 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 574 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 575 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 576 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 577 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 578 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 579 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 580 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 581 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 582 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 583 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 584 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 585 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 586 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 587 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 588 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 612 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 613 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 614 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 615 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 616 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 617 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 618 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 619 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 654 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 655 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 656 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 657 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 658 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 659 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 660 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 284 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 661 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 285 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 678 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 286 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 662 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 287 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 679 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 517 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 518 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 519 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 520 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 521 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 522 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 524 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 525 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 526 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 527 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 528 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 530 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 534 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 535 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 536 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 537 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 538 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 539 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 542 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 546 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 384 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 548 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 301 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 302 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 409 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 300 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_VS } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 362 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 729 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { HSMC_CLKIN0 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 414 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 755 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 240 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 663 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_CLK27 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 358 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 726 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 476 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 477 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 478 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 479 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 480 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 481 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 482 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_DATA[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 359 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 483 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { TD_HS } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 360 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 727 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_RY } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 404 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 750 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1494163658172 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1494163658172 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 425 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 429 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 271 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 431 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 291 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 681 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 292 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 307 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 689 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 308 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 690 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 310 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 692 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 315 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 695 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 319 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 697 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ENET0_MDIO } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 325 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 701 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { ENET1_MDIO } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 343 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 715 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 484 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 485 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 486 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 487 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 488 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 489 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 490 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 491 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 492 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 493 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 494 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 495 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 496 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 497 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 498 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 366 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 499 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 573 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 574 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 575 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 576 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 577 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 578 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 579 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 580 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 581 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 582 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 583 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 584 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 585 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 586 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 587 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 392 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 588 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 612 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 613 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 614 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 615 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 616 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 617 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 618 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 401 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 619 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 654 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 655 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 656 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 657 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 658 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 659 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 423 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 660 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Pin PS2_CLK has a permanently enabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 284 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 661 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 285 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 678 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 286 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 662 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "g:/new folder/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/new folder/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "g:/new folder/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/new folder/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de2_115_golden_sopc.v" "" { Text "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.v" 287 0 0 } } { "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/new folder/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Udeni/Desktop/aaa/FYP/" { { 0 { 0 ""} 0 679 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1494163658228 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1494163658228 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.fit.smsg " "Generated suppressed messages file C:/Users/Udeni/Desktop/aaa/FYP/de2_115_golden_sopc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1494163660648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 127 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1494163667546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 18:57:47 2017 " "Processing ended: Sun May 07 18:57:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1494163667546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1494163667546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1494163667546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1494163667546 ""}
