const ComputerOrganizationandArchitectureCOA2 = [
  {
    question: "What technique optimizes cache performance by predicting future data accesses and pre-fetching them?",
    options: ["Cache Blocking", "Write-Back", "Associative Mapping", "Pre-fetching"],
    correct: 3,
    category: "COA"
  },
  {
    question: "A system utilizes a memory hierarchy with a cache.  If the cache miss rate is extremely high, which aspect of the memory hierarchy is likely underperforming?",
    options: ["Cache size", "Cache associativity", "Memory latency", "Memory bandwidth"],
    correct: 3,
    category: "COA"
  },
  {
    question: "Which floating-point representation format offers the widest range of values?",
    options: ["Single Precision", "Double Precision", "Half Precision", "Extended Precision"],
    correct: 1,
    category: "COA"
  },
  {
    question: "A processor uses a branch prediction strategy to anticipate conditional jumps.  What is the benefit of accurate branch prediction?",
    options: ["Reduced branch delay", "Increased cache hit rate", "Improved instruction fetch speed", "All of the above"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What is the primary function of a Translation Lookaside Buffer (TLB) in virtual memory systems?",
    options: ["Store frequently accessed virtual-to-physical address translations", "Handle page faults", "Manage physical memory allocation", "Implement segmentation"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which concept in computer architecture allows for multiple instructions to execute concurrently?",
    options: ["Multithreading", "Pipelining", "Superscalar architecture", "All of the above"],
    correct: 3,
    category: "COA"
  },
  {
    question: "In a computer system, the Fetch-Decode-Execute cycle is fundamental to the operation of which component?",
    options: ["Memory", "CPU", "Input/Output", "Operating System"],
    correct: 1,
    category: "COA"
  },
  {
    question: "Which technique is commonly used to reduce memory access latency by placing frequently used data closer to the processor?",
    options: ["Virtual Memory", "Caching", "Paging", "Segmentation"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What is the primary reason for using multiple levels of caches in a computer system?",
    options: ["Reduce memory bandwidth usage", "Increase cache access speed", "Improve memory access latency", "Decrease power consumption"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the primary function of the ALU in a CPU?",
    options: ["Fetch instructions", "Decode instructions", "Perform arithmetic and logical operations", "Manage memory access"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which bus is responsible for communication between the CPU and memory?",
    options: ["PCI Express", "USB", "System Bus", "SATA"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What type of addressing mode allows you to access data at an absolute memory address?",
    options: ["Indirect", "Register indirect", "Base+displacement", "Absolute"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What does the term \"Endianness\" refer to in computer architecture?",
    options: ["Processor cache organization", "Memory mapping scheme", "Byte ordering in memory", "Instruction pipeline structure"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is the primary function of a control unit in a CPU?",
    options: ["Execute instructions", "Fetch instructions", "Decode instructions", "Manage memory access"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which technology enhances the CPU's ability to process multiple threads simultaneously?",
    options: ["Multi-core processors", "Vectorization", "Virtualization", "Pipelining"],
    correct: 0,
    category: "COA"
  },
  {
    question: "How do you measure the speed of a bus in a computer system?",
    options: ["Clock cycles per instruction", "Transfers per second", "Bandwidth", "Latency"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which logic gate is essential for implementing the XOR operation?",
    options: ["AND", "OR", "NOT", "NAND"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the primary benefit of a RISC (Reduced Instruction Set Computing) architecture?",
    options: ["Faster clock speeds", "Smaller instruction set", "Simpler instruction decoding", "All of the above"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What does a memory controller do in a computer system?",
    options: ["Manage and control memory access", "Manage input and output devices", "Manage network communications", "Control the CPU's instruction execution"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which type of memory is typically used for cache memory?",
    options: ["DRAM", "SRAM", "ROM", "Flash Memory"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What does the term \"Superscalar\" refer to in computer architecture?",
    options: ["Multiple ALUs", "Multiple pipelines", "Multiple instructions per cycle", "Parallel memory access"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which technique deals with managing memory in a computer system to overcome physical memory limitations?",
    options: ["Cache Memory", "Virtual Memory", "Pipelining", "Multithreading"],
    correct: 1,
    category: "COA"
  },
  {
    question: "In a pipelined processor, which stage is responsible for fetching the instruction from memory?",
    options: ["Execute", "Fetch", "Decode", "Writeback"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What addressing mode allows indirect access to memory locations using a register's contents?",
    options: ["Immediate", "Register Indirect", "Base Indexed", "Displacement"],
    correct: 1,
    category: "COA"
  },
  {
    question: "Which technique is commonly used to reduce memory access time by storing frequently accessed data closer to the processor?",
    options: ["Virtual Memory", "Cache Memory", "Paging", "Segmentation"],
    correct: 1,
    category: "COA"
  },
  {
    question: "A system with a 32-bit address bus and 8-bit data bus, can address how many distinct memory locations?",
    options: ["2^32", "2^40", "2^24", "2^8"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What type of instruction set architecture (ISA) allows multiple instructions to be executed concurrently?",
    options: ["RISC", "CISC", "VLIW", "Complex"],
    correct: 2,
    category: "COA"
  },
  {
    question: "In a computer system, which component manages the communication and data transfer between different parts?",
    options: ["ALU", "CU", "Cache", "Bus"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What is the primary function of a Control Unit (CU) in a computer?",
    options: ["Perform arithmetic operations", "Store program instructions", "Fetch and decode instructions", "Manage data transfer"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which type of memory is typically used for storing frequently used instructions?",
    options: ["SRAM", "DRAM", "ROM", "Flash"],
    correct: 0,
    category: "COA"
  },
  {
    question: "A system with a word size of 4 bytes, how many bits are used to represent a word?",
    options: ["4", "8", "16", "32"],
    correct: 3,
    category: "COA"
  },
  {
    question: "Which technique is employed for handling interrupts in an interrupt-driven system?",
    options: ["Polling", "Direct Memory Access", "DMA", "Cache replacement"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the purpose of a Memory Management Unit (MMU)?",
    options: ["To execute instructions", "To manage memory allocation and protection", "To perform arithmetic operations", "To fetch data from memory"],
    correct: 1,
    category: "COA"
  },
  {
    question: "Which addressing mode uses a constant value in the instruction itself?",
    options: ["Immediate", "Direct", "Register Indirect", "Base Indexed"],
    correct: 0,
    category: "COA"
  },
  {
    question: "What is the essential function of the ALU (Arithmetic Logic Unit)?",
    options: ["Fetching instructions", "Decoding instructions", "Performing arithmetic and logical operations", "Managing memory access"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which component is responsible for controlling the data flow within a computer system?",
    options: ["Registers", "Memory", "Bus", "CU"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is a major difference between RISC and CISC architectures?",
    options: ["RISC uses complex instructions, CISC uses simple instructions", "RISC emphasizes simple instructions, CISC emphasizes complex instructions", "RISC has more registers than CISC", "RISC has a slower clock speed than CISC"],
    correct: 1,
    category: "COA"
  },
  {
    question: "What type of memory is volatile?",
    options: ["ROM", "PROM", "RAM", "EEPROM"],
    correct: 2,
    category: "COA"
  },
  {
    question: "In a computer system, what does a register do?",
    options: ["Stores intermediate results", "Stores program instructions", "Manages I/O devices", "Controls the flow of data"],
    correct: 0,
    category: "COA"
  },
  {
    question: "Which is a fundamental concept in cache memory?",
    options: ["Paging", "Segmentation", "Locality of reference", "Virtual memory"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What is the primary function of a hard drive in a computer?",
    options: ["Temporary data storage", "Processing data", "Permanent data storage", "Managing memory allocation"],
    correct: 2,
    category: "COA"
  },
  {
    question: "How is a floating-point number typically represented?",
    options: ["Integer representation", "ASCII representation", "Sign-magnitude representation", "Significand and exponent"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What is the role of an instruction decoder?",
    options: ["Execute instructions", "Retrieve instructions", "Decode instructions into control signals", "Store instructions"],
    correct: 2,
    category: "COA"
  },
  {
    question: "Which aspect is crucial in designing a high-performance computer system?",
    options: ["Limited clock speed", "Minimized memory access", "Reduced number of instructions", "Efficient pipelining"],
    correct: 3,
    category: "COA"
  },
  {
    question: "What is a major advantage of a multi-core processor?",
    options: ["Reduced power consumption", "Increased energy efficiency", "Parallel processing capability", "Improved single-thread performance"],
    correct: 2,
    category: "COA"
  },
  {
    question: "What does 'Endianness' refer to in computer architecture?",
    options: ["The speed of data transfer between registers", "The memory addressing scheme", "The order of bytes in memory", "The number of bits used in a word"],
    correct: 2,
    category: "COA"
  },
  {
    question: "In a pipelined processor, which stage is primarily responsible for resolving branch instructions and updating the program counter?",
    options: ["Fetch", "Decode", "Execute", "Branch"],
    correct: 3,
    category: "COA"
  },
  {
    question: "A system with a write-back cache experiences a cache miss. Which of the following is NOT a part of the subsequent cache update process?",
    options: ["Data transfer from main memory to cache", "Invalidation of other cache entries", "Write to cache", "Write back the modified data in the cache block to main memory"],
    correct: 1,
    category: "COA"
  },
  {
    question: "Which addressing mode allows accessing memory locations relative to a base register plus an offset?",
    options: ["Direct Addressing", "Immediate Addressing", "Indexed Addressing", "Register Addressing"],
    correct: 2,
    category: "COA"
  },
  {
    question: "A 32-bit MIPS processor has a 3-stage pipeline (IF, ID, EX).  If the IF stage takes 2 cycles, the ID stage takes 1 cycle, and the EX stage takes 3 cycles. What is the clock cycle time required for this processor to maximize performance?",
    options: ["2", "3", "5", "6"],
    correct: 2,
    category: "COA"
  }
];

export default ComputerOrganizationandArchitectureCOA2;
