Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jan  1 21:36:51 2021
| Host         : VirtualBox-Ubuntu-20 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (7869)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7869)
---------------------------------
 There are 7869 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.813        0.000                      0                22481        0.018        0.000                      0                22481        3.000        0.000                       0                  7875  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.813        0.000                      0                22418        0.152        0.000                      0                22418        7.083        0.000                       0                  7871  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.815        0.000                      0                22418        0.152        0.000                      0                22418        7.083        0.000                       0                  7871  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.813        0.000                      0                22418        0.018        0.000                      0                22418  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.813        0.000                      0                22418        0.018        0.000                      0                22418  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         12.509        0.000                      0                   63        0.828        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.509        0.000                      0                   63        0.693        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.509        0.000                      0                   63        0.693        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.511        0.000                      0                   63        0.828        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDSE (Setup_fdse_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[0]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.135    15.704    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.135    15.704    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y106        FDRE                                         r  cpu0/ram_controller/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.298    cpu0/ram_controller/p_1_in[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  cpu0/ram_controller/data_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    cpu0/ram_controller/data_data_out[1]_i_1_n_0
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.120    -0.405    cpu0/ram_controller/data_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y105        FDRE                                         r  cpu0/ram_controller/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[13]/Q
                         net (fo=2, routed)           0.103    -0.294    cpu0/ram_controller/p_1_in[13]
    SLICE_X30Y105        LUT5 (Prop_lut5_I2_O)        0.045    -0.249 r  cpu0/ram_controller/data_data_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cpu0/ram_controller/data_data_out[13]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.121    -0.404    cpu0/ram_controller/data_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.403    hci0/uart_blk/uart_tx_blk/q_data_reg_n_0_[4]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.049    -0.354 r  hci0/uart_blk/uart_tx_blk/q_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    hci0/uart_blk/uart_tx_blk/q_data[3]_i_1_n_0
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X41Y71         FDCE (Hold_fdce_C_D)         0.107    -0.510    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.646    -0.535    cpu0/ram_controller/clk_out1
    SLICE_X19Y106        FDRE                                         r  cpu0/ram_controller/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  cpu0/ram_controller/data_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.275    cpu0/ram_controller/p_1_in[3]
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/ram_controller/clk_out1
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/C
                         clock pessimism              0.251    -0.519    
    SLICE_X16Y106        FDRE (Hold_fdre_C_D)         0.070    -0.449    cpu0/ram_controller/inst_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.563    -0.618    cpu0/RS/clk_out1
    SLICE_X53Y92         FDRE                                         r  cpu0/RS/busy_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  cpu0/RS/busy_reg[8]/Q
                         net (fo=18, routed)          0.122    -0.356    cpu0/RS/busy_reg_n_0_[8]
    SLICE_X52Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  cpu0/RS/busy[8]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.311    cpu0/RS/busy[8]_rep_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/C
                         clock pessimism              0.251    -0.605    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.120    -0.485    cpu0/RS/busy_reg[8]_rep
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/q_io_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.511%)  route 0.127ns (40.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.554    -0.627    hci0/clk_out1
    SLICE_X15Y71         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  hci0/q_cpu_cycle_cnt_reg[29]/Q
                         net (fo=2, routed)           0.127    -0.360    hci0/io_in_fifo/data4[5]
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  hci0/io_in_fifo/q_io_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hci0/d_io_dout[5]
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.823    -0.866    hci0/clk_out1
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.121    -0.490    hci0/q_io_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.010%)  route 0.220ns (60.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.647    -0.534    cpu0/ram_controller/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  cpu0/ram_controller/inst_inst_out_reg[24]/Q
                         net (fo=2, routed)           0.220    -0.172    cpu0/icache/value_reg_64_127_24_26/DIA
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.922    -0.767    cpu0/icache/value_reg_64_127_24_26/WCLK
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/CLK
                         clock pessimism              0.270    -0.497    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.350    cpu0/icache/value_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.645    -0.536    cpu0/RS/clk_out1
    SLICE_X53Y105        FDRE                                         r  cpu0/RS/busy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  cpu0/RS/busy_reg[9]/Q
                         net (fo=14, routed)          0.126    -0.268    cpu0/RS/busy_reg_n_0_[9]
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  cpu0/RS/busy[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.223    cpu0/RS/busy[9]_rep_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/RS/clk_out1
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/C
                         clock pessimism              0.247    -0.523    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.121    -0.402    cpu0/RS/busy_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu0/RS/vk_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/rs_rob_result_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.638    -0.543    cpu0/RS/clk_out1
    SLICE_X32Y116        FDRE                                         r  cpu0/RS/vk_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu0/RS/vk_reg[15][13]/Q
                         net (fo=2, routed)           0.098    -0.304    cpu0/RS/vk_reg[15]_39[13]
    SLICE_X33Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  cpu0/RS/rs_rob_result_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cpu0/RS/rs_rob_result_out[13]_i_1_n_0
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.909    -0.780    cpu0/RS/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X33Y116        FDRE (Hold_fdre_C_D)         0.091    -0.439    cpu0/RS/rs_rob_result_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.968%)  route 0.111ns (37.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.564    -0.617    cpu0/RS/clk_out1
    SLICE_X48Y96         FDRE                                         r  cpu0/RS/busy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  cpu0/RS/busy_reg[12]/Q
                         net (fo=67, routed)          0.111    -0.365    cpu0/RS/busy_reg_n_0_[12]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.048    -0.317 r  cpu0/RS/busy[12]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.317    cpu0/RS/busy[12]_rep_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/C
                         clock pessimism              0.252    -0.604    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105    -0.499    cpu0/RS/busy_reg[12]_rep
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y6      ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y19     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y14     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y5      ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y8      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y11     ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y10     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y14     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y11     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.132    15.765    
    SLICE_X11Y101        FDSE (Setup_fdse_C_CE)      -0.205    15.560    cpu0/lbuffer/head_reg[0]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.132    15.765    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.560    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.132    15.765    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.560    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.132    15.765    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.560    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.132    15.719    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.290    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.132    15.719    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.290    cpu0/lbuffer/lbuffer_rob_h_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.132    15.719    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.290    cpu0/lbuffer/lbuffer_rob_h_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.132    15.719    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.290    cpu0/lbuffer/lbuffer_rob_h_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.132    15.707    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.132    15.707    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.502    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y106        FDRE                                         r  cpu0/ram_controller/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.298    cpu0/ram_controller/p_1_in[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  cpu0/ram_controller/data_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    cpu0/ram_controller/data_data_out[1]_i_1_n_0
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.120    -0.405    cpu0/ram_controller/data_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y105        FDRE                                         r  cpu0/ram_controller/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[13]/Q
                         net (fo=2, routed)           0.103    -0.294    cpu0/ram_controller/p_1_in[13]
    SLICE_X30Y105        LUT5 (Prop_lut5_I2_O)        0.045    -0.249 r  cpu0/ram_controller/data_data_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cpu0/ram_controller/data_data_out[13]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.121    -0.404    cpu0/ram_controller/data_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.403    hci0/uart_blk/uart_tx_blk/q_data_reg_n_0_[4]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.049    -0.354 r  hci0/uart_blk/uart_tx_blk/q_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    hci0/uart_blk/uart_tx_blk/q_data[3]_i_1_n_0
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X41Y71         FDCE (Hold_fdce_C_D)         0.107    -0.510    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.646    -0.535    cpu0/ram_controller/clk_out1
    SLICE_X19Y106        FDRE                                         r  cpu0/ram_controller/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  cpu0/ram_controller/data_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.275    cpu0/ram_controller/p_1_in[3]
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/ram_controller/clk_out1
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/C
                         clock pessimism              0.251    -0.519    
    SLICE_X16Y106        FDRE (Hold_fdre_C_D)         0.070    -0.449    cpu0/ram_controller/inst_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.563    -0.618    cpu0/RS/clk_out1
    SLICE_X53Y92         FDRE                                         r  cpu0/RS/busy_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  cpu0/RS/busy_reg[8]/Q
                         net (fo=18, routed)          0.122    -0.356    cpu0/RS/busy_reg_n_0_[8]
    SLICE_X52Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  cpu0/RS/busy[8]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.311    cpu0/RS/busy[8]_rep_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/C
                         clock pessimism              0.251    -0.605    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.120    -0.485    cpu0/RS/busy_reg[8]_rep
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/q_io_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.511%)  route 0.127ns (40.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.554    -0.627    hci0/clk_out1
    SLICE_X15Y71         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  hci0/q_cpu_cycle_cnt_reg[29]/Q
                         net (fo=2, routed)           0.127    -0.360    hci0/io_in_fifo/data4[5]
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  hci0/io_in_fifo/q_io_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hci0/d_io_dout[5]
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.823    -0.866    hci0/clk_out1
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/C
                         clock pessimism              0.255    -0.611    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.121    -0.490    hci0/q_io_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.010%)  route 0.220ns (60.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.647    -0.534    cpu0/ram_controller/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  cpu0/ram_controller/inst_inst_out_reg[24]/Q
                         net (fo=2, routed)           0.220    -0.172    cpu0/icache/value_reg_64_127_24_26/DIA
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.922    -0.767    cpu0/icache/value_reg_64_127_24_26/WCLK
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/CLK
                         clock pessimism              0.270    -0.497    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.350    cpu0/icache/value_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.645    -0.536    cpu0/RS/clk_out1
    SLICE_X53Y105        FDRE                                         r  cpu0/RS/busy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  cpu0/RS/busy_reg[9]/Q
                         net (fo=14, routed)          0.126    -0.268    cpu0/RS/busy_reg_n_0_[9]
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  cpu0/RS/busy[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.223    cpu0/RS/busy[9]_rep_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/RS/clk_out1
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/C
                         clock pessimism              0.247    -0.523    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.121    -0.402    cpu0/RS/busy_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu0/RS/vk_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/rs_rob_result_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.638    -0.543    cpu0/RS/clk_out1
    SLICE_X32Y116        FDRE                                         r  cpu0/RS/vk_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu0/RS/vk_reg[15][13]/Q
                         net (fo=2, routed)           0.098    -0.304    cpu0/RS/vk_reg[15]_39[13]
    SLICE_X33Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  cpu0/RS/rs_rob_result_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cpu0/RS/rs_rob_result_out[13]_i_1_n_0
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.909    -0.780    cpu0/RS/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X33Y116        FDRE (Hold_fdre_C_D)         0.091    -0.439    cpu0/RS/rs_rob_result_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.968%)  route 0.111ns (37.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.564    -0.617    cpu0/RS/clk_out1
    SLICE_X48Y96         FDRE                                         r  cpu0/RS/busy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  cpu0/RS/busy_reg[12]/Q
                         net (fo=67, routed)          0.111    -0.365    cpu0/RS/busy_reg_n_0_[12]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.048    -0.317 r  cpu0/RS/busy[12]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.317    cpu0/RS/busy[12]_rep_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/C
                         clock pessimism              0.252    -0.604    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105    -0.499    cpu0/RS/busy_reg[12]_rep
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y6      ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y19     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y14     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y5      ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y8      ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y11     ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y10     ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y14     ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X0Y11     ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y66     hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y70     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDSE (Setup_fdse_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[0]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.135    15.704    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.135    15.704    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y106        FDRE                                         r  cpu0/ram_controller/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.298    cpu0/ram_controller/p_1_in[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  cpu0/ram_controller/data_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    cpu0/ram_controller/data_data_out[1]_i_1_n_0
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.135    -0.390    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.120    -0.270    cpu0/ram_controller/data_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y105        FDRE                                         r  cpu0/ram_controller/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[13]/Q
                         net (fo=2, routed)           0.103    -0.294    cpu0/ram_controller/p_1_in[13]
    SLICE_X30Y105        LUT5 (Prop_lut5_I2_O)        0.045    -0.249 r  cpu0/ram_controller/data_data_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cpu0/ram_controller/data_data_out[13]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.135    -0.390    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.121    -0.269    cpu0/ram_controller/data_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.403    hci0/uart_blk/uart_tx_blk/q_data_reg_n_0_[4]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.049    -0.354 r  hci0/uart_blk/uart_tx_blk/q_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    hci0/uart_blk/uart_tx_blk/q_data[3]_i_1_n_0
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.135    -0.483    
    SLICE_X41Y71         FDCE (Hold_fdce_C_D)         0.107    -0.376    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.646    -0.535    cpu0/ram_controller/clk_out1
    SLICE_X19Y106        FDRE                                         r  cpu0/ram_controller/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  cpu0/ram_controller/data_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.275    cpu0/ram_controller/p_1_in[3]
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/ram_controller/clk_out1
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/C
                         clock pessimism              0.251    -0.519    
                         clock uncertainty            0.135    -0.384    
    SLICE_X16Y106        FDRE (Hold_fdre_C_D)         0.070    -0.314    cpu0/ram_controller/inst_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.563    -0.618    cpu0/RS/clk_out1
    SLICE_X53Y92         FDRE                                         r  cpu0/RS/busy_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  cpu0/RS/busy_reg[8]/Q
                         net (fo=18, routed)          0.122    -0.356    cpu0/RS/busy_reg_n_0_[8]
    SLICE_X52Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  cpu0/RS/busy[8]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.311    cpu0/RS/busy[8]_rep_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.135    -0.471    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.120    -0.351    cpu0/RS/busy_reg[8]_rep
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/q_io_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.511%)  route 0.127ns (40.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.554    -0.627    hci0/clk_out1
    SLICE_X15Y71         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  hci0/q_cpu_cycle_cnt_reg[29]/Q
                         net (fo=2, routed)           0.127    -0.360    hci0/io_in_fifo/data4[5]
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  hci0/io_in_fifo/q_io_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hci0/d_io_dout[5]
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.823    -0.866    hci0/clk_out1
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.135    -0.477    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.121    -0.356    hci0/q_io_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.010%)  route 0.220ns (60.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.647    -0.534    cpu0/ram_controller/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  cpu0/ram_controller/inst_inst_out_reg[24]/Q
                         net (fo=2, routed)           0.220    -0.172    cpu0/icache/value_reg_64_127_24_26/DIA
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.922    -0.767    cpu0/icache/value_reg_64_127_24_26/WCLK
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/CLK
                         clock pessimism              0.270    -0.497    
                         clock uncertainty            0.135    -0.362    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.215    cpu0/icache/value_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.645    -0.536    cpu0/RS/clk_out1
    SLICE_X53Y105        FDRE                                         r  cpu0/RS/busy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  cpu0/RS/busy_reg[9]/Q
                         net (fo=14, routed)          0.126    -0.268    cpu0/RS/busy_reg_n_0_[9]
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  cpu0/RS/busy[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.223    cpu0/RS/busy[9]_rep_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/RS/clk_out1
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/C
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.121    -0.267    cpu0/RS/busy_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/RS/vk_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/rs_rob_result_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.638    -0.543    cpu0/RS/clk_out1
    SLICE_X32Y116        FDRE                                         r  cpu0/RS/vk_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu0/RS/vk_reg[15][13]/Q
                         net (fo=2, routed)           0.098    -0.304    cpu0/RS/vk_reg[15]_39[13]
    SLICE_X33Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  cpu0/RS/rs_rob_result_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cpu0/RS/rs_rob_result_out[13]_i_1_n_0
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.909    -0.780    cpu0/RS/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/C
                         clock pessimism              0.250    -0.530    
                         clock uncertainty            0.135    -0.395    
    SLICE_X33Y116        FDRE (Hold_fdre_C_D)         0.091    -0.304    cpu0/RS/rs_rob_result_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.968%)  route 0.111ns (37.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.564    -0.617    cpu0/RS/clk_out1
    SLICE_X48Y96         FDRE                                         r  cpu0/RS/busy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  cpu0/RS/busy_reg[12]/Q
                         net (fo=67, routed)          0.111    -0.365    cpu0/RS/busy_reg_n_0_[12]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.048    -0.317 r  cpu0/RS/busy[12]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.317    cpu0/RS/busy[12]_rep_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105    -0.365    cpu0/RS/busy_reg[12]_rep
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDSE                                         r  cpu0/lbuffer/head_reg[0]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDSE (Setup_fdse_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[0]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[1]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[2]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[2]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.514ns  (logic 3.367ns (21.703%)  route 12.147ns (78.297%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 15.287 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.648    13.514    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT5 (Prop_lut5_I1_O)        0.124    13.638 r  cpu0/lbuffer/head[0]_i_1__1/O
                         net (fo=4, routed)           1.107    14.745    cpu0/lbuffer/head[0]_i_1__1_n_0
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.616    15.287    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[3]/C
                         clock pessimism              0.610    15.897    
                         clock uncertainty           -0.135    15.762    
    SLICE_X11Y101        FDRE (Setup_fdre_C_CE)      -0.205    15.557    cpu0/lbuffer/head_reg[3]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[0]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[1]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[2]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.024ns  (logic 3.367ns (22.411%)  route 11.657ns (77.589%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 r  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 r  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 r  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 r  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.643    13.509    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.633 r  cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1/O
                         net (fo=4, routed)           0.622    14.254    cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.609    15.280    cpu0/lbuffer/clk_out1
    SLICE_X15Y115        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_h_out_reg[3]/C
                         clock pessimism              0.571    15.851    
                         clock uncertainty           -0.135    15.716    
    SLICE_X15Y115        FDRE (Setup_fdre_C_R)       -0.429    15.287    cpu0/lbuffer/lbuffer_rob_h_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -14.254    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[11]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.135    15.704    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 cpu0/lbuffer/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 3.367ns (22.175%)  route 11.817ns (77.825%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT5=1 LUT6=10 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.268 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.742    -0.770    cpu0/lbuffer/clk_out1
    SLICE_X11Y101        FDRE                                         r  cpu0/lbuffer/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.314 r  cpu0/lbuffer/head_reg[1]/Q
                         net (fo=37, routed)          1.176     0.863    cpu0/lbuffer/dest_reg_0_15_0_3/ADDRA1
    SLICE_X10Y98         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     0.987 r  cpu0/lbuffer/dest_reg_0_15_0_3/RAMA_D1/O
                         net (fo=153, routed)         1.381     2.368    cpu0/ROB/lbuffer_rob_index_out[1]
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     2.492 f  cpu0/ROB/FSM_onehot_stage[2]_i_99/O
                         net (fo=1, routed)           0.845     3.337    cpu0/ROB/FSM_onehot_stage[2]_i_99_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.461 r  cpu0/ROB/FSM_onehot_stage[2]_i_44/O
                         net (fo=16, routed)          1.010     4.470    cpu0/ROB/FSM_onehot_stage[2]_i_44_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     4.594 r  cpu0/ROB/lbuffer_rob_result_out[31]_i_159/O
                         net (fo=1, routed)           0.000     4.594    cpu0/ROB/lbuffer_rob_result_out[31]_i_159_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.126 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.126    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_143_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.240 r  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122/CO[3]
                         net (fo=1, routed)           0.000     5.240    cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_122_n_0
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.468 f  cpu0/ROB/lbuffer_rob_result_out_reg[31]_i_96/CO[2]
                         net (fo=4, routed)           1.489     6.958    cpu0/ROB/rob_lbuffer_disambiguation_out13_out
    SLICE_X15Y125        LUT6 (Prop_lut6_I2_O)        0.313     7.271 f  cpu0/ROB/FSM_onehot_stage[2]_i_168/O
                         net (fo=14, routed)          1.288     8.558    cpu0/ROB/FSM_onehot_stage[2]_i_168_n_0
    SLICE_X15Y118        LUT3 (Prop_lut3_I0_O)        0.152     8.710 f  cpu0/ROB/FSM_onehot_stage[2]_i_273/O
                         net (fo=1, routed)           0.849     9.559    cpu0/ROB/FSM_onehot_stage[2]_i_273_n_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.332     9.891 f  cpu0/ROB/FSM_onehot_stage[2]_i_179/O
                         net (fo=2, routed)           0.753    10.644    cpu0/ROB/FSM_onehot_stage[2]_i_179_n_0
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.124    10.768 f  cpu0/ROB/FSM_onehot_stage[2]_i_84/O
                         net (fo=2, routed)           0.448    11.216    cpu0/ROB/FSM_onehot_stage[2]_i_84_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I3_O)        0.124    11.340 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_9/O
                         net (fo=1, routed)           0.312    11.652    cpu0/ROB/lbuffer_rob_h_out[3]_i_9_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    11.776 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_7/O
                         net (fo=1, routed)           0.350    12.126    cpu0/ROB/lbuffer_rob_h_out[3]_i_7_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I2_O)        0.124    12.250 f  cpu0/ROB/lbuffer_rob_h_out[3]_i_5/O
                         net (fo=1, routed)           0.491    12.742    cpu0/ROB/lbuffer_rob_h_out[3]_i_5_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I2_O)        0.124    12.866 r  cpu0/ROB/lbuffer_rob_h_out[3]_i_4/O
                         net (fo=3, routed)           0.463    13.329    cpu0/lbuffer/lbuffer_rob_h_out_reg[0]_2
    SLICE_X15Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.453 r  cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1/O
                         net (fo=32, routed)          0.961    14.414    cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.597    15.268    cpu0/lbuffer/clk_out1
    SLICE_X27Y126        FDRE                                         r  cpu0/lbuffer/lbuffer_rob_result_out_reg[8]/C
                         clock pessimism              0.571    15.839    
                         clock uncertainty           -0.135    15.704    
    SLICE_X27Y126        FDRE (Setup_fdre_C_CE)      -0.205    15.499    cpu0/lbuffer/lbuffer_rob_result_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.499    
                         arrival time                         -14.414    
  -------------------------------------------------------------------
                         slack                                  1.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y106        FDRE                                         r  cpu0/ram_controller/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.298    cpu0/ram_controller/p_1_in[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  cpu0/ram_controller/data_data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    cpu0/ram_controller/data_data_out[1]_i_1_n_0
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y106        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[1]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.135    -0.390    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.120    -0.270    cpu0/ram_controller/data_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/data_data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.643    -0.538    cpu0/ram_controller/clk_out1
    SLICE_X31Y105        FDRE                                         r  cpu0/ram_controller/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  cpu0/ram_controller/data_reg[13]/Q
                         net (fo=2, routed)           0.103    -0.294    cpu0/ram_controller/p_1_in[13]
    SLICE_X30Y105        LUT5 (Prop_lut5_I2_O)        0.045    -0.249 r  cpu0/ram_controller/data_data_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cpu0/ram_controller/data_data_out[13]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.916    -0.773    cpu0/ram_controller/clk_out1
    SLICE_X30Y105        FDRE                                         r  cpu0/ram_controller/data_data_out_reg[13]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.135    -0.390    
    SLICE_X30Y105        FDRE (Hold_fdre_C_D)         0.121    -0.269    cpu0/ram_controller/data_data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.403    hci0/uart_blk/uart_tx_blk/q_data_reg_n_0_[4]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.049    -0.354 r  hci0/uart_blk/uart_tx_blk/q_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    hci0/uart_blk/uart_tx_blk/q_data[3]_i_1_n_0
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.135    -0.483    
    SLICE_X41Y71         FDCE (Hold_fdce_C_D)         0.107    -0.376    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/ram_controller/inst_inst_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.646    -0.535    cpu0/ram_controller/clk_out1
    SLICE_X19Y106        FDRE                                         r  cpu0/ram_controller/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  cpu0/ram_controller/data_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.275    cpu0/ram_controller/p_1_in[3]
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/ram_controller/clk_out1
    SLICE_X16Y106        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[3]/C
                         clock pessimism              0.251    -0.519    
                         clock uncertainty            0.135    -0.384    
    SLICE_X16Y106        FDRE (Hold_fdre_C_D)         0.070    -0.314    cpu0/ram_controller/inst_inst_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.563    -0.618    cpu0/RS/clk_out1
    SLICE_X53Y92         FDRE                                         r  cpu0/RS/busy_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  cpu0/RS/busy_reg[8]/Q
                         net (fo=18, routed)          0.122    -0.356    cpu0/RS/busy_reg_n_0_[8]
    SLICE_X52Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.311 r  cpu0/RS/busy[8]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.311    cpu0/RS/busy[8]_rep_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X52Y92         FDRE                                         r  cpu0/RS/busy_reg[8]_rep/C
                         clock pessimism              0.251    -0.605    
                         clock uncertainty            0.135    -0.471    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.120    -0.351    cpu0/RS/busy_reg[8]_rep
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/q_io_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.511%)  route 0.127ns (40.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.554    -0.627    hci0/clk_out1
    SLICE_X15Y71         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  hci0/q_cpu_cycle_cnt_reg[29]/Q
                         net (fo=2, routed)           0.127    -0.360    hci0/io_in_fifo/data4[5]
    SLICE_X14Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.315 r  hci0/io_in_fifo/q_io_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hci0/d_io_dout[5]
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.823    -0.866    hci0/clk_out1
    SLICE_X14Y69         FDRE                                         r  hci0/q_io_dout_reg[5]/C
                         clock pessimism              0.255    -0.611    
                         clock uncertainty            0.135    -0.477    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.121    -0.356    hci0/q_io_dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cpu0/ram_controller/inst_inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/icache/value_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.010%)  route 0.220ns (60.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.647    -0.534    cpu0/ram_controller/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/ram_controller/inst_inst_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  cpu0/ram_controller/inst_inst_out_reg[24]/Q
                         net (fo=2, routed)           0.220    -0.172    cpu0/icache/value_reg_64_127_24_26/DIA
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.922    -0.767    cpu0/icache/value_reg_64_127_24_26/WCLK
    SLICE_X8Y100         RAMD64E                                      r  cpu0/icache/value_reg_64_127_24_26/RAMA/CLK
                         clock pessimism              0.270    -0.497    
                         clock uncertainty            0.135    -0.362    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.215    cpu0/icache/value_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[9]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.645    -0.536    cpu0/RS/clk_out1
    SLICE_X53Y105        FDRE                                         r  cpu0/RS/busy_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  cpu0/RS/busy_reg[9]/Q
                         net (fo=14, routed)          0.126    -0.268    cpu0/RS/busy_reg_n_0_[9]
    SLICE_X52Y105        LUT6 (Prop_lut6_I5_O)        0.045    -0.223 r  cpu0/RS/busy[9]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.223    cpu0/RS/busy[9]_rep_i_1_n_0
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.919    -0.770    cpu0/RS/clk_out1
    SLICE_X52Y105        FDRE                                         r  cpu0/RS/busy_reg[9]_rep/C
                         clock pessimism              0.247    -0.523    
                         clock uncertainty            0.135    -0.388    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.121    -0.267    cpu0/RS/busy_reg[9]_rep
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu0/RS/vk_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/rs_rob_result_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.638    -0.543    cpu0/RS/clk_out1
    SLICE_X32Y116        FDRE                                         r  cpu0/RS/vk_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu0/RS/vk_reg[15][13]/Q
                         net (fo=2, routed)           0.098    -0.304    cpu0/RS/vk_reg[15]_39[13]
    SLICE_X33Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  cpu0/RS/rs_rob_result_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    cpu0/RS/rs_rob_result_out[13]_i_1_n_0
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.909    -0.780    cpu0/RS/clk_out1
    SLICE_X33Y116        FDRE                                         r  cpu0/RS/rs_rob_result_out_reg[13]/C
                         clock pessimism              0.250    -0.530    
                         clock uncertainty            0.135    -0.395    
    SLICE_X33Y116        FDRE (Hold_fdre_C_D)         0.091    -0.304    cpu0/RS/rs_rob_result_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cpu0/RS/busy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            cpu0/RS/busy_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.968%)  route 0.111ns (37.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.564    -0.617    cpu0/RS/clk_out1
    SLICE_X48Y96         FDRE                                         r  cpu0/RS/busy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  cpu0/RS/busy_reg[12]/Q
                         net (fo=67, routed)          0.111    -0.365    cpu0/RS/busy_reg_n_0_[12]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.048    -0.317 r  cpu0/RS/busy[12]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.317    cpu0/RS/busy[12]_rep_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.833    -0.856    cpu0/RS/clk_out1
    SLICE_X49Y96         FDRE                                         r  cpu0/RS/busy_reg[12]_rep/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.135    -0.470    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105    -0.365    cpu0/RS/busy_reg[12]_rep
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.874    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.135    -0.227    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.135    -0.227    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.135    -0.227    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.135    15.458    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.053    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.135    15.460    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.141    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.135    -0.227    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.135    -0.227    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.503    -0.361    
                         clock uncertainty            0.135    -0.227    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.135    -0.233    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.325    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.511ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.132    15.460    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.055    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.511    

Slack (MET) :             12.511ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.132    15.460    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.055    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.511    

Slack (MET) :             12.511ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.132    15.460    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.055    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.511    

Slack (MET) :             12.511ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.456ns (12.956%)  route 3.064ns (87.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.064     2.544    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X40Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X40Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.132    15.460    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.055    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                 12.511    

Slack (MET) :             12.516ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.132    15.460    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.055    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.516    

Slack (MET) :             12.516ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.132    15.460    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.055    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.516    

Slack (MET) :             12.516ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 15.102 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.059     2.539    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X41Y65         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.431    15.102    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X41Y65         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism              0.491    15.592    
                         clock uncertainty           -0.132    15.460    
    SLICE_X41Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.055    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 12.516    

Slack (MET) :             12.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.132    15.462    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.143    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.662    

Slack (MET) :             12.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.132    15.462    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.143    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.662    

Slack (MET) :             12.662ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0_1 rise@16.667ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.456ns (13.191%)  route 3.001ns (86.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 15.104 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.536    -0.976    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456    -0.520 f  rst_reg/Q
                         net (fo=203, routed)         3.001     2.481    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X46Y64         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    W5                                                0.000    16.667 r  EXCLK (IN)
                         net (fo=0)                   0.000    16.667    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.055 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.217    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    11.999 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.580    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.671 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        1.433    15.104    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X46Y64         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.491    15.594    
                         clock uncertainty           -0.132    15.462    
    SLICE_X46Y64         FDCE (Recov_fdce_C_CLR)     -0.319    15.143    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 12.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.141ns (14.037%)  route 0.864ns (85.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.864     0.374    hci0/uart_blk/uart_baud_clk_blk/rst
    SLICE_X49Y68         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.824    -0.865    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X49Y68         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.092    -0.453    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.548%)  route 0.900ns (86.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.900     0.410    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X41Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X41Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X41Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.491%)  route 0.904ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.551    -0.630    clk
    SLICE_X31Y77         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.489 f  rst_reg/Q
                         net (fo=203, routed)         0.904     0.415    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X40Y71         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=7869, routed)        0.819    -0.871    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X40Y71         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.874    





