<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'alu_fetch'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu_fetch_implAluFetch.ngd -o alu_fetch_implAluFetch_map.ncd -pr
     alu_fetch_implAluFetch.prf -mp alu_fetch_implAluFetch.mrp -lpf
     C:/Users/Cassandra/Desktop/Arqui2/implAluFetch/alu_fetch_implAluFetch.lpf
     -lpf C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf -c 0 -gui -msgset
     C:/Users/Cassandra/Desktop/Arqui2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  04/10/24  23:19:23


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    238 out of  7209 (3%)
      PFU registers:          238 out of  6864 (3%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       373 out of  3432 (11%)
      SLICEs as Logic/ROM:    361 out of  3432 (11%)
      SLICEs as RAM:           12 out of  2574 (0%)
      SLICEs as Carry:         20 out of  3432 (1%)
   Number of LUT4s:        728 out of  6864 (11%)
      Number used as logic LUTs:        664
      Number used as distributed RAM:    24
      Number used as ripple logic:       40
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 115 (15%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  5
     Net clk: 96 loads, 96 rising, 0 falling (Driver: OSCinst0 )
     Net clk_0: 39 loads, 39 rising, 0 falling (Driver: clk_0_144 )

     Net control[3]_derived_24: 19 loads, 19 rising, 0 falling (Driver:
     ALU_imp/i2_3_lut_rep_284_4_lut )
     Net ALU_imp/logic_result_11__N_949: 6 loads, 6 rising, 0 falling (Driver:
     ALU_imp/i9306_1_lut_3_lut_4_lut )
     Net ALU_imp/substract_N_988: 1 loads, 1 rising, 0 falling (Driver:
     ALU_imp/i8958_4_lut_4_lut )
   Number of Clock Enables:  21
     Net clk_enable_14: 4 loads, 4 LSLICEs
     Net clk_0_enable_8: 7 loads, 7 LSLICEs
     Net clk_enable_98: 7 loads, 7 LSLICEs
     Net clk_enable_83: 1 loads, 1 LSLICEs
     Net clk_enable_2: 1 loads, 1 LSLICEs
     Net clk_enable_3: 1 loads, 1 LSLICEs
     Net clk_enable_4: 1 loads, 1 LSLICEs
     Net clk_enable_5: 1 loads, 1 LSLICEs
     Net clk_enable_6: 1 loads, 1 LSLICEs
     Net clk_enable_32: 4 loads, 4 LSLICEs
     Net reset_c: 12 loads, 12 LSLICEs
     Net clk_enable_106: 7 loads, 7 LSLICEs
     Net clk_enable_62: 2 loads, 2 LSLICEs
     Net clk_enable_157: 12 loads, 12 LSLICEs
     Net clk_enable_143: 12 loads, 12 LSLICEs
     Net clk_enable_66: 1 loads, 1 LSLICEs
     Net clk_enable_142: 14 loads, 14 LSLICEs
     Net clk_enable_144: 1 loads, 1 LSLICEs
     Net clk_enable_80: 1 loads, 1 LSLICEs
     Net clk_enable_116: 2 loads, 2 LSLICEs
     Net clk_enable_146: 2 loads, 2 LSLICEs
   Number of LSRs:  25
     Net reset_c: 2 loads, 0 LSLICEs
     Net n14645: 1 loads, 1 LSLICEs
     Net control_2: 2 loads, 2 LSLICEs
     Net n7576: 12 loads, 12 LSLICEs
     Net n7553: 12 loads, 12 LSLICEs
     Net n7648: 7 loads, 7 LSLICEs
     Net n7673: 10 loads, 10 LSLICEs
     Net n14635: 2 loads, 2 LSLICEs
     Net n14633: 1 loads, 1 LSLICEs
     Net n5726: 1 loads, 1 LSLICEs
     Net n5: 1 loads, 1 LSLICEs
     Net n3812: 1 loads, 1 LSLICEs
     Net n14800: 1 loads, 1 LSLICEs
     Net n7599: 2 loads, 2 LSLICEs
     Net n14643: 2 loads, 2 LSLICEs
     Net n3685: 1 loads, 1 LSLICEs
     Net n14660: 1 loads, 1 LSLICEs
     Net n3971: 1 loads, 1 LSLICEs
     Net n5728: 1 loads, 1 LSLICEs
     Net n3917: 1 loads, 1 LSLICEs
     Net n3770: 1 loads, 1 LSLICEs
     Net n5745: 1 loads, 1 LSLICEs
     Net n14654: 2 loads, 2 LSLICEs
     Net n14636: 2 loads, 2 LSLICEs
     Net ALU_imp/n5425: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:

     Net reset_c: 83 loads
     Net control_1: 60 loads
     Net control_2: 50 loads
     Net instruction_0: 47 loads
     Net control_0: 46 loads
     Net execute_instruction_2: 46 loads
     Net n15220: 40 loads
     Net data_out_23__N_590: 35 loads
     Net instruction_2: 35 loads
     Net global_state_3: 33 loads




   Number of warnings:  25
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(3): Semantic
     error in "LOCATE COMP "CI[23]" SITE "59" ;": COMP "CI[23]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(4): Semantic
     error in "LOCATE COMP "CI[22]" SITE "57" ;": COMP "CI[22]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(5): Semantic
     error in "LOCATE COMP "CI[21]" SITE "56" ;": COMP "CI[21]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(6): Semantic
     error in "LOCATE COMP "CI[20]" SITE "54" ;": COMP "CI[20]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(7): Semantic
     error in "LOCATE COMP "CI[19]" SITE "55" ;": COMP "CI[19]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(8): Semantic
     error in "LOCATE COMP "CI[18]" SITE "52" ;": COMP "CI[18]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(9): Semantic
     error in "LOCATE COMP "CI[17]" SITE "50" ;": COMP "CI[17]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(10): Semantic
     error in "LOCATE COMP "CI[16]" SITE "48" ;": COMP "CI[16]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(11): Semantic
     error in "LOCATE COMP "CI[15]" SITE "49" ;": COMP "CI[15]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(12): Semantic
     error in "LOCATE COMP "CI[14]" SITE "47" ;": COMP "CI[14]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(13): Semantic
     error in "LOCATE COMP "CI[13]" SITE "45" ;": COMP "CI[13]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(14): Semantic
     error in "LOCATE COMP "CI[12]" SITE "43" ;": COMP "CI[12]" cannot be found

     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(15): Semantic
     error in "LOCATE COMP "CI[11]" SITE "42" ;": COMP "CI[11]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(16): Semantic
     error in "LOCATE COMP "CI[10]" SITE "44" ;": COMP "CI[10]" cannot be found
     in design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(17): Semantic
     error in "LOCATE COMP "CI[9]" SITE "39" ;": COMP "CI[9]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(18): Semantic
     error in "LOCATE COMP "CI[8]" SITE "41" ;": COMP "CI[8]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(19): Semantic
     error in "LOCATE COMP "CI[7]" SITE "91" ;": COMP "CI[7]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(20): Semantic
     error in "LOCATE COMP "CI[6]" SITE "92" ;": COMP "CI[6]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(21): Semantic
     error in "LOCATE COMP "CI[5]" SITE "93" ;": COMP "CI[5]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(22): Semantic
     error in "LOCATE COMP "CI[4]" SITE "94" ;": COMP "CI[4]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(23): Semantic
     error in "LOCATE COMP "CI[3]" SITE "96" ;": COMP "CI[3]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(24): Semantic
     error in "LOCATE COMP "CI[2]" SITE "95" ;": COMP "CI[2]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(25): Semantic
     error in "LOCATE COMP "CI[1]" SITE "98" ;": COMP "CI[1]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(26): Semantic
     error in "LOCATE COMP "CI[0]" SITE "97" ;": COMP "CI[0]" cannot be found in
     design. This preference has been disabled.
WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(40): Semantic
     error in "LOCATE COMP "led" SITE "61" ;": COMP "led" cannot be found in
     design. This preference has been disabled.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| display[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| display[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| stop_run            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i2_2_lut_3_lut_adj_146 undriven or does not drive anything - clipped.
Block i4_4_lut_adj_120 undriven or does not drive anything - clipped.
Block rpg_in_i0_i14 undriven or does not drive anything - clipped.
Block rpg_in_i0_i15 undriven or does not drive anything - clipped.
Block i1_2_lut_4_lut undriven or does not drive anything - clipped.
Block i1_2_lut_rep_287_3_lut_4_lut undriven or does not drive anything -
     clipped.
Block selector_1__I_02/RAM1 undriven or does not drive anything - clipped.
Signal ALU_imp/n4011 was merged into signal control_2
Signal clk_enable_67 was merged into signal reset_c
Signal n7 undriven or does not drive anything - clipped.
Signal n13950 undriven or does not drive anything - clipped.
Signal n14016 undriven or does not drive anything - clipped.
Signal n14809 undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal n15230 undriven or does not drive anything - clipped.
Signal add_7_9/S1 undriven or does not drive anything - clipped.
Signal add_7_9/CO undriven or does not drive anything - clipped.
Signal add_7_1/S0 undriven or does not drive anything - clipped.
Signal add_7_1/CI undriven or does not drive anything - clipped.
Signal count_631_add_4_19/S1 undriven or does not drive anything - clipped.
Signal count_631_add_4_19/CO undriven or does not drive anything - clipped.
Signal add_157_1/S0 undriven or does not drive anything - clipped.
Signal add_157_1/CI undriven or does not drive anything - clipped.
Signal add_157_9/S1 undriven or does not drive anything - clipped.
Signal add_157_9/CO undriven or does not drive anything - clipped.
Signal count_631_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_631_add_4_1/CI undriven or does not drive anything - clipped.
Signal selector_1__I_02/DO2 undriven or does not drive anything - clipped.
Signal selector_1__I_02/DO3 undriven or does not drive anything - clipped.
Block ALU_imp/i6_1_lut was optimized away.
Block i290_1_lut_rep_307 was optimized away.
Block i1 was optimized away.

Block i2 was optimized away.
Block m0_lut was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>

/:
    EBRs: 0
    RAM SLICEs: 2
    Logic SLICEs: 187
    PFU Registers: 195
/ROM_imp:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 1
    PFU Registers: 1
    -Contains EBR mux_239:  TYPE= PDPW8KC,  Width= 6,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR mux_238:  TYPE= PDPW8KC,  Width= 18,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
/selector_1__I_02:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_03:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_04:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_05:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      26.60







<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: OSCinst0
         Type: OSCH
Instance Name: ROM_imp/mux_239
         Type: PDPW8KC
Instance Name: ROM_imp/mux_238
         Type: PDPW8KC



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 128 
   PDPW8KC = 2

     Type and instance name of component: 
   Register : display_i0_i1
   Register : sel_i0_i1
   Register : rpg_write_138
   Register : rpg_in_i0_i1
   Register : rpg_in_i0_i5
   Register : rpg_in_i0_i6
   Register : rpg_in_i0_i7
   Register : rpg_in_i0_i8
   Register : rpg_in_i0_i9
   Register : rpg_in_i0_i10
   Register : rpg_in_i0_i11
   Register : rpg_in_i0_i12
   Register : display_i0_i2
   Register : display_i0_i3
   Register : display_i0_i4
   Register : display_i0_i5
   Register : display_i0_i6
   Register : display_i0_i7
   Register : sel_i0_i2
   Register : sel_i0_i3
   Register : sel_i0_i4
   Register : count_631__i17
   Register : count_631__i16

   Register : count_631__i0
   Register : count_631__i15
   Register : count_631__i14
   Register : count_631__i13
   Register : count_631__i12
   Register : count_631__i11
   Register : count_631__i10
   Register : count_631__i9
   Register : count_631__i8
   Register : count_631__i7
   Register : count_631__i6
   Register : count_631__i5
   Register : count_631__i4
   Register : count_631__i3
   Register : count_631__i2
   Register : count_631__i1
   Register : Rdisplay_i0_i0
   Register : rpg_in_i0_i0
   Register : B_i0_i0
   Register : A_i0_i0
   Register : control_i0_i0
   Register : rpg_sel_i0_i0
   Register : Rdisplay_i0_i13
   Register : Rdisplay_i0_i12
   Register : Rdisplay_i0_i11
   Register : Rdisplay_i0_i10
   Register : Rdisplay_i0_i9
   Register : Rdisplay_i0_i8
   Register : Rdisplay_i0_i7
   Register : Rdisplay_i0_i6
   Register : Rdisplay_i0_i5
   Register : Rdisplay_i0_i4
   Register : Rdisplay_i0_i3
   Register : Rdisplay_i0_i2
   Register : Rdisplay_i0_i1
   Register : rpg_in_i0_i13
   Register : rpg_in_i0_i4
   Register : rpg_in_i0_i3
   Register : rpg_in_i0_i2
   Register : B_i0_i11
   Register : B_i0_i10
   Register : instruction_i0_i0
   Register : B_i0_i9
   Register : B_i0_i8
   Register : B_i0_i7
   Register : B_i0_i6
   Register : B_i0_i5
   Register : B_i0_i4
   Register : B_i0_i3
   Register : B_i0_i2
   Register : B_i0_i1
   Register : A_i0_i11
   Register : A_i0_i10
   Register : A_i0_i9
   Register : A_i0_i8
   Register : A_i0_i7

   Register : A_i0_i6
   Register : A_i0_i5
   Register : A_i0_i4
   Register : A_i0_i3
   Register : A_i0_i2
   Register : A_i0_i1
   Register : control_i0_i3
   Register : control_i0_i2
   Register : control_i0_i1
   Register : rpg_sel_i0_i1
   Register : instruction_i0_i2
   Register : instruction_i0_i1
   Register : ALU_imp/A_temp_11__I_0_i1
   Register : ALU_imp/B_temp_11__I_0_i1
   Register : ALU_imp/logic_result_11__I_0_i1
   Register : ALU_imp/substract_I_0
   Register : ALU_imp/A_temp_11__I_0_i2
   Register : ALU_imp/A_temp_11__I_0_i3
   Register : ALU_imp/A_temp_11__I_0_i4
   Register : ALU_imp/A_temp_11__I_0_i5
   Register : ALU_imp/A_temp_11__I_0_i6
   Register : ALU_imp/A_temp_11__I_0_i7
   Register : ALU_imp/A_temp_11__I_0_i8
   Register : ALU_imp/A_temp_11__I_0_i9
   Register : ALU_imp/A_temp_11__I_0_i10
   Register : ALU_imp/A_temp_11__I_0_i11
   Register : ALU_imp/A_temp_11__I_0_i12
   Register : ALU_imp/B_temp_11__I_0_i2
   Register : ALU_imp/B_temp_11__I_0_i3
   Register : ALU_imp/B_temp_11__I_0_i4
   Register : ALU_imp/B_temp_11__I_0_i5
   Register : ALU_imp/B_temp_11__I_0_i6
   Register : ALU_imp/B_temp_11__I_0_i7
   Register : ALU_imp/B_temp_11__I_0_i8
   Register : ALU_imp/B_temp_11__I_0_i9
   Register : ALU_imp/B_temp_11__I_0_i10
   Register : ALU_imp/B_temp_11__I_0_i11
   Register : ALU_imp/B_temp_11__I_0_i12
   Register : ALU_imp/logic_result_11__I_0_i2
   Register : ALU_imp/logic_result_11__I_0_i3
   Register : ALU_imp/logic_result_11__I_0_i4
   Register : ALU_imp/logic_result_11__I_0_i5
   Register : ALU_imp/logic_result_11__I_0_i6
   Register : ALU_imp/logic_result_11__I_0_i7
   Register : ALU_imp/logic_result_11__I_0_i8
   Register : ALU_imp/logic_result_11__I_0_i9
   Register : ALU_imp/logic_result_11__I_0_i10
   Register : ALU_imp/logic_result_11__I_0_i11
   Register : ALU_imp/logic_result_11__I_0_i12
   PDPW8KC : ROM_imp/mux_239
   PDPW8KC : ROM_imp/mux_238

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset

     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 70 

     Type and instance name of component: 
   Register : IR_i0_i12
   Register : IR_i0_i11
   Register : MBR_i0_i1
   Register : IR_i0_i10
   Register : IR_i0_i9
   Register : IR_i0_i8
   Register : IR_i0_i7
   Register : IR_i0_i6
   Register : IR_i0_i5
   Register : IR_i0_i4
   Register : IR_i0_i3
   Register : IR_i0_i2
   Register : IR_i0_i1
   Register : MBR_i0_i23
   Register : MBR_i0_i22
   Register : MBR_i0_i21
   Register : MBR_i0_i20
   Register : MBR_i0_i19
   Register : MBR_i0_i18
   Register : MBR_i0_i17
   Register : MBR_i0_i16
   Register : millar/DISPLAY_i0
   Register : millar/DISPLAY_i3
   Register : millar/DISPLAY_i5
   Register : millar/DISPLAY_i2
   Register : millar/DISPLAY_i1
   Register : MBR_i0_i15
   Register : global_state_i0_i2
   Register : global_state_i0_i1
   Register : MBR_i0_i14
   Register : MBR_i0_i13
   Register : MBR_i0_i12
   Register : MBR_i0_i11
   Register : MBR_i0_i10
   Register : MBR_i0_i9
   Register : MBR_i0_i8
   Register : MBR_i0_i7
   Register : MBR_i0_i6
   Register : MBR_i0_i5
   Register : MBR_i0_i4
   Register : IR_i0_i0
   Register : MBR_i0_i3
   Register : MBR_i0_i0
   Register : MBR_i0_i2
   Register : IR_i0_i23
   Register : IR_i0_i22
   Register : IR_i0_i21
   Register : IR_i0_i20

   Register : IR_i0_i19
   Register : IR_i0_i18
   Register : IR_i0_i17
   Register : IR_i0_i16
   Register : IR_i0_i15
   Register : IR_i0_i14
   Register : IR_i0_i13
   Register : centenas/DISPLAY_i0
   Register : centenas/DISPLAY_i3
   Register : centenas/DISPLAY_i5
   Register : centenas/DISPLAY_i2
   Register : centenas/DISPLAY_i1
   Register : decenas/DISPLAY_i0
   Register : decenas/DISPLAY_i3
   Register : decenas/DISPLAY_i5
   Register : decenas/DISPLAY_i2
   Register : decenas/DISPLAY_i1
   Register : unidades/DISPLAY_i0
   Register : unidades/DISPLAY_i3
   Register : unidades/DISPLAY_i5
   Register : unidades/DISPLAY_i2
   Register : unidades/DISPLAY_i1



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 63 MB
        





























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
