// Seed: 1531096199
module module_0 (
    input  tri0 id_0
    , id_10,
    input  tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    input  tri1 id_4,
    input  tri0 id_5,
    input  wor  id_6,
    output wor  id_7
    , id_11,
    output tri  id_8
);
  assign id_8 = (1 || 1);
  wire id_12;
  assign id_11 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    output supply0 id_5
    , id_11,
    input tri id_6,
    input uwire id_7,
    output uwire id_8,
    output tri id_9
);
  assign id_11[1] = 1'd0;
  nor (id_9, id_4, id_1, id_6, id_7, id_2);
  module_0(
      id_2, id_7, id_5, id_9, id_7, id_1, id_6, id_8, id_9
  );
endmodule
