/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_8z[2] ? celloutsig_1_3z : celloutsig_1_11z[1];
  assign celloutsig_0_0z = ~((in_data[60] | in_data[53]) & (in_data[34] | in_data[75]));
  assign celloutsig_1_19z = ~((celloutsig_1_16z | celloutsig_1_3z) & (celloutsig_1_11z[2] | celloutsig_1_12z));
  assign celloutsig_1_9z = celloutsig_1_4z | ~(celloutsig_1_7z);
  assign celloutsig_0_26z = celloutsig_0_8z | ~(celloutsig_0_19z[3]);
  assign celloutsig_1_4z = celloutsig_1_1z | celloutsig_1_0z;
  assign celloutsig_1_1z = in_data[178] | in_data[96];
  assign celloutsig_1_15z = ~(celloutsig_1_3z ^ celloutsig_1_11z[9]);
  assign celloutsig_0_8z = ~(in_data[69] ^ celloutsig_0_4z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 12'h000;
    else _00_ <= { in_data[45:41], celloutsig_0_3z[5:3], in_data[23], celloutsig_0_3z[1], in_data[21], celloutsig_0_8z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 7'h00;
    else _01_ <= { _00_[10:5], celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_18z[3:1], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z[5:3], in_data[23], celloutsig_0_3z[1], in_data[21] } & { celloutsig_0_19z[7:3], celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_10z, _00_, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_2z[11:7], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } / { 1'h1, in_data[120:119], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_25z = { celloutsig_0_21z[11:8], celloutsig_0_7z, celloutsig_0_7z } / { 1'h1, _01_[5:1] };
  assign celloutsig_1_3z = in_data[122:110] == celloutsig_1_2z[13:1];
  assign celloutsig_0_10z = { _00_[5], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z } == { celloutsig_0_3z[5:3], in_data[23], celloutsig_0_3z[1] };
  assign celloutsig_0_17z = { _01_[6:2], celloutsig_0_3z[5:3], in_data[23], celloutsig_0_3z[1], in_data[21] } <= { in_data[95:94], 1'h1, celloutsig_0_10z, 1'h1, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[127:125] <= in_data[126:124];
  assign celloutsig_1_17z = ! { celloutsig_1_2z[6:1], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } < { in_data[172], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_5z[5:2], celloutsig_1_4z, celloutsig_1_9z } < celloutsig_1_8z[10:5];
  assign celloutsig_0_6z = { 1'h1, celloutsig_0_3z[5:3], in_data[23], celloutsig_0_3z[1], in_data[21], celloutsig_0_0z } < { celloutsig_0_3z[5:3], in_data[23], celloutsig_0_3z[1], celloutsig_0_1z, 1'h1, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[35:34], celloutsig_0_0z, celloutsig_0_0z } < in_data[41:38];
  assign celloutsig_1_7z = celloutsig_1_3z & ~(celloutsig_1_0z);
  assign celloutsig_0_11z = 1'h1 & ~(1'h1);
  assign celloutsig_0_16z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_13z } * { celloutsig_0_7z, _01_, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_11z = - in_data[121:112];
  assign celloutsig_0_12z = - { in_data[88:86], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, 1'h1, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[29:21], celloutsig_0_1z, 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_1z } !== in_data[68:53];
  assign celloutsig_0_7z = { celloutsig_0_3z[5:3], in_data[23], celloutsig_0_3z[1], in_data[21] } !== in_data[40:35];
  assign celloutsig_1_8z = in_data[157:144] | { celloutsig_1_2z[3:1], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[157:140] | { in_data[159:144], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_13z = & _00_[10:4];
  assign celloutsig_1_18z = { celloutsig_1_2z[13:3], celloutsig_1_1z } >> { celloutsig_1_11z[9:3], celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_16z };
  assign celloutsig_0_14z = _00_[11:7] >> celloutsig_0_12z[4:0];
  assign celloutsig_0_18z = { _00_[2:1], celloutsig_0_1z, celloutsig_0_17z } <<< _01_[4:1];
  assign { celloutsig_0_3z[5:3], celloutsig_0_3z[1] } = { in_data[26:24], in_data[22] } & { in_data[47:45], celloutsig_0_1z };
  assign { celloutsig_0_3z[2], celloutsig_0_3z[0] } = { in_data[23], in_data[21] };
  assign { out_data[139:128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
