
*** Running vivado
    with args -log fwrisc_uart_wraper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fwrisc_uart_wraper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fwrisc_uart_wraper.tcl -notrace
Command: synth_design -top fwrisc_uart_wraper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10040 
WARNING: [Synth 8-2507] parameter declaration becomes local in my_fifo with formal parameter declaration list [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/my_fifo.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 481.133 ; gain = 107.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fwrisc_uart_wraper' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/fpga/fwrisc_uart_wraper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3/.Xil/Vivado-12260-DESKTOP-EVPNNIR/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3/.Xil/Vivado-12260-DESKTOP-EVPNNIR/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fwrisc_fpga_top' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:28]
INFO: [Synth 8-6157] synthesizing module 'fwrisc' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc.sv:28]
INFO: [Synth 8-6157] synthesizing module 'fwrisc_comparator' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_comparator.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'fwrisc_comparator' (2#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_comparator.sv:28]
INFO: [Synth 8-6157] synthesizing module 'fwrisc_regfile' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_regfile.sv:26]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_regfile.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'fwrisc_regfile' (3#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_regfile.sv:26]
INFO: [Synth 8-6157] synthesizing module 'fwrisc_alu' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_alu.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'fwrisc_alu' (4#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_alu.sv:29]
INFO: [Synth 8-6157] synthesizing module 'fwrisc_dbus_if' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_dbus_if.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'fwrisc_dbus_if' (5#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_dbus_if.sv:12]
WARNING: [Synth 8-689] width (1) of port connection 'dstrb' does not match port width (4) of module 'fwrisc_dbus_if' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc.sv:835]
INFO: [Synth 8-6155] done synthesizing module 'fwrisc' (6#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc.sv:28]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/uart.sv:10]
INFO: [Synth 8-6157] synthesizing module 'UART_Registers' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_Registers.sv:12]
INFO: [Synth 8-6157] synthesizing module 'IF_fifo' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/IF_fifo.sv:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IF_fifo' (7#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/IF_fifo.sv:11]
INFO: [Synth 8-6157] synthesizing module 'my_fifo' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/my_fifo.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'my_ram' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/my_ram.sv:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'my_ram' (8#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/my_ram.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'my_fifo' (9#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/my_fifo.sv:1]
WARNING: [Synth 8-6014] Unused sequential element UART_Tx_Buffer_reg was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_Registers.sv:82]
WARNING: [Synth 8-6014] Unused sequential element UART_Rx_Buffer_reg was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_Registers.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'UART_Registers' (10#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_Registers.sv:12]
WARNING: [Synth 8-689] width (20) of port connection 'UART_baudrate_div' does not match port width (32) of module 'UART_Registers' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/uart.sv:61]
INFO: [Synth 8-6157] synthesizing module 'UART_tx_fsm' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_tx_fsm.sv:11]
	Parameter IDLE bound to: 4'b0001 
	Parameter STAR bound to: 4'b0010 
	Parameter TXDA bound to: 4'b0100 
	Parameter STOP bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_tx_fsm.sv:45]
INFO: [Synth 8-6157] synthesizing module 'UART_baudrate_gen' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_baudrate_gen.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'UART_baudrate_gen' (11#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_baudrate_gen.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'UART_tx_fsm' (12#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_tx_fsm.sv:11]
INFO: [Synth 8-6157] synthesizing module 'UART_rx_fsm' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_rx_fsm.sv:18]
	Parameter IDLE bound to: 4'b0001 
	Parameter STAR bound to: 4'b0010 
	Parameter RXDA bound to: 4'b0100 
	Parameter STOP bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_rx_fsm.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'UART_rx_fsm' (13#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_rx_fsm.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'uart' (14#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/uart.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/mux2to1.sv:11]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (15#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/mux2to1.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'fwrisc_fpga_top' (16#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'fwrisc_uart_wraper' (17#1) [D:/Project/16_proj_fwisc_uart/fwrisc_uart/fpga/fwrisc_uart_wraper.sv:1]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[31]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[30]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[29]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[28]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[27]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[26]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[25]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[24]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[23]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[22]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[21]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[20]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[19]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[18]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[17]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[16]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[15]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[14]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[13]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[12]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[11]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[10]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[9]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dwdata_i[8]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dstrb_i[3]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dstrb_i[2]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dstrb_i[1]
WARNING: [Synth 8-3331] design IF_fifo has unconnected port dstrb_i[0]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port clock
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[31]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[30]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[29]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[28]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[27]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[26]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[25]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[24]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[23]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[22]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[21]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[20]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[19]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[18]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[17]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[16]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[15]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[14]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[11]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[10]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[9]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[8]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[7]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[6]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[5]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[4]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[3]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[2]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[1]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[0]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port dready
WARNING: [Synth 8-3331] design fwrisc_alu has unconnected port clock
WARNING: [Synth 8-3331] design fwrisc_alu has unconnected port reset
WARNING: [Synth 8-3331] design fwrisc_regfile has unconnected port reset
WARNING: [Synth 8-3331] design fwrisc_comparator has unconnected port clock
WARNING: [Synth 8-3331] design fwrisc_comparator has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 523.723 ; gain = 149.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 523.723 ; gain = 149.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 523.723 ; gain = 149.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clock_gen'
Finished Parsing XDC File [d:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clock_gen'
Parsing XDC File [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc]
WARNING: [Vivado 12-627] No clocks matched 'clkfbout_clk_wiz_0'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:149]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:149]
WARNING: [Vivado 12-627] No clocks matched 'clkfbout_clk_wiz_0_1'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:149]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:149]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clkfbout_clk_wiz_0]'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:149]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clkfbout_clk_wiz_0_1]'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:149]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:150]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:150]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0_1'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:150]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:150]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk_out1_clk_wiz_0]'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:150]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks clk_out1_clk_wiz_0_1]'. [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc:150]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/fwrisc_uart_wraper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/constrs_1/new/fwrisc_uart.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fwrisc_uart_wraper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fwrisc_uart_wraper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.207 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.207 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 879.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 879.207 ; gain = 505.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 879.207 ; gain = 505.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  d:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  d:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_clock_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 879.207 ; gain = 505.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_alu.sv:40]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc.sv:229]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc.sv:156]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fwrisc'
INFO: [Synth 8-5544] ROM "comp_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra_raddr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_waddr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_code0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "comp_op" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'UART_tx_fsm'
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'UART_rx_fsm'
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "uart_mux_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "itcm_full" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addr_i_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:120]
WARNING: [Synth 8-6014] Unused sequential element addr_i_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:120]
WARNING: [Synth 8-6014] Unused sequential element addr_i_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:120]
WARNING: [Synth 8-6014] Unused sequential element addr_i_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:120]
WARNING: [Synth 8-6014] Unused sequential element addr_d_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:119]
WARNING: [Synth 8-6014] Unused sequential element addr_d_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:119]
WARNING: [Synth 8-6014] Unused sequential element addr_d_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:119]
WARNING: [Synth 8-6014] Unused sequential element addr_d_reg_rep_bsel was removed.  [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/fwrisc_fpga_top.sv:119]
INFO: [Synth 8-3971] The signal regs_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                             0100 |                             0000
*
                 iSTATE6 |                             1001 |                             0001
                 iSTATE0 |                             0000 |                             0011
                  iSTATE |                             0001 |                             0100
                 iSTATE8 |                             1100 |                             1001
                 iSTATE5 |                             1011 |                             1010
                 iSTATE2 |                             0010 |                             0010
                 iSTATE9 |                             0101 |                             0111
                iSTATE10 |                             1101 |                             1000
                iSTATE11 |                             0110 |                             0110
                iSTATE12 |                             0111 |                             0101
                 iSTATE4 |                             1000 |                             1011
                 iSTATE3 |                             1010 |                             1100
                 iSTATE1 |                             0011 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fwrisc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                    STAR |                             0010 |                             0010
                    TXDA |                             0100 |                             0100
                    STOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_reg' in module 'UART_tx_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                    STAR |                             0010 |                             0010
                    RXDA |                             0100 |                             0100
                    STOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_reg' in module 'UART_rx_fsm'
INFO: [Synth 8-3971] The signal rom_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_0_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_2_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_3_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 879.207 ; gain = 505.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 10    
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              32K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	  13 Input     30 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	  13 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fwrisc_comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fwrisc_regfile 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fwrisc_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module fwrisc_dbus_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module fwrisc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   4 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	  13 Input     30 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   3 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	  13 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  13 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module IF_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module my_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module my_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module UART_Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UART_baudrate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module UART_tx_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module UART_rx_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module fwrisc_fpga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             128K Bit         RAMs := 1     
	              32K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'u_fwrisc_fpga_top/u_UART_rx_fsm/rx_reg_reg' into 'u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_reg_reg' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_rx_fsm.sv:88]
INFO: [Synth 8-4471] merging register 'u_fwrisc_fpga_top/u_UART_rx_fsm/rx_reg1_reg' into 'u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_reg1_reg' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_rx_fsm.sv:89]
INFO: [Synth 8-4471] merging register 'u_fwrisc_fpga_top/u_UART_rx_fsm/rx_reg2_reg' into 'u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_reg2_reg' [D:/Project/16_proj_fwisc_uart/fwrisc_uart/rtl/UART_rx_fsm.sv:90]
INFO: [Synth 8-5544] ROM "u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u_fwrisc_fpga_top/itcm_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "u_fwrisc_fpga_top/uart_mux_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port clock
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[31]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[30]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[29]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[28]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[27]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[26]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[25]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[24]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[23]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[22]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[21]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[20]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[19]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[18]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[17]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[16]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[15]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[14]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[11]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[10]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[9]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[8]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[7]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[6]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[5]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[4]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[3]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[2]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[1]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port instr[0]
WARNING: [Synth 8-3331] design fwrisc_dbus_if has unconnected port dready
WARNING: [Synth 8-3331] design fwrisc_alu has unconnected port clock
WARNING: [Synth 8-3331] design fwrisc_alu has unconnected port reset
WARNING: [Synth 8-3331] design fwrisc_regfile has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/u_core/u_regfile/regs_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/u_core/u_regfile/regs_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3971] The signal u_fwrisc_fpga_top/u_core/u_regfile/regs_reg was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/rom_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/rom_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3971] The signal u_fwrisc_fpga_top/rom_reg was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM u_fwrisc_fpga_top/ram_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM u_fwrisc_fpga_top/ram_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM u_fwrisc_fpga_top/ram_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM u_fwrisc_fpga_top/ram_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/u_core/u_regfile/regs_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/rom_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_fwrisc_fpga_top/ram_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[16]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[16]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[1]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[1]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[17]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[17]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[2]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[2]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[18]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[18]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[3]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[3]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[19]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[19]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[4]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[4]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[20]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[20]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[5]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[5]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[21]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[21]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[6]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[6]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[22]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[22]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[24]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[24]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[8]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[8]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[25]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[25]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[9]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[9]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[26]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[26]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[10]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[10]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[27]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[27]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[11]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[11]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[28]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[28]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[12]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[12]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[29]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[29]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[13]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[13]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[30]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[30]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[14]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[14]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[7]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[7]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[15]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[15]' (FDRE) to 'u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Rx_Ctrl_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[23] )
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/addr_i_reg[1]' (FD) to 'u_fwrisc_fpga_top/u_core/daddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/addr_i_reg[0]' (FD) to 'u_fwrisc_fpga_top/u_core/daddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_fwrisc_fpga_top/u_core/daddr_reg[0]' (FD) to 'u_fwrisc_fpga_top/u_core/daddr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_fwrisc_fpga_top/u_core/daddr_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 882.359 ; gain = 508.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_0_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_1_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_2_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_3_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------+-----------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+-----------------------------------------------------------------------+-----------+----------------------+--------------+
|fwrisc_uart_wraper | u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+-------------------+-----------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/u_core/i_/u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/u_core/i_/u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_11/u_fwrisc_fpga_top/rom_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_0/u_fwrisc_fpga_top/ram_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_0/u_fwrisc_fpga_top/ram_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_1/u_fwrisc_fpga_top/ram_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_1/u_fwrisc_fpga_top/ram_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_2/u_fwrisc_fpga_top/ram_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_2/u_fwrisc_fpga_top/ram_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_3/u_fwrisc_fpga_top/ram_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_topi_3/u_fwrisc_fpga_top/ram_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clock_gen/clk_out1' to pin 'u_clock_gen/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 882.359 ; gain = 508.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_0_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_1_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_2_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/ram_3_reg | 4 K x 8(WRITE_FIRST)   |   | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+-------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------+-----------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name        | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives   | 
+-------------------+-----------------------------------------------------------------------+-----------+----------------------+--------------+
|fwrisc_uart_wraper | u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
|fwrisc_uart_wraper | u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg | Implied   | 8 x 8                | RAM32M x 2   | 
+-------------------+-----------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/rom_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_fwrisc_fpga_top/ram_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \u_fwrisc_fpga_top/rom_wr_en0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module u_clock_gen has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |CARRY4     |    59|
|3     |LUT1       |    53|
|4     |LUT2       |   117|
|5     |LUT3       |    83|
|6     |LUT4       |   120|
|7     |LUT5       |   278|
|8     |LUT6       |   548|
|9     |RAM32M     |     4|
|10    |RAMB18E1   |     2|
|11    |RAMB36E1   |     8|
|12    |RAMB36E1_1 |     4|
|13    |FDRE       |   425|
|14    |FDSE       |     8|
|15    |IBUF       |     2|
|16    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------+--------------------+------+
|      |Instance                    |Module              |Cells |
+------+----------------------------+--------------------+------+
|1     |top                         |                    |  1717|
|2     |  u_fwrisc_fpga_top         |fwrisc_fpga_top     |  1709|
|3     |    u_UART_rx_fsm           |UART_rx_fsm         |    73|
|4     |      u_UART_baudrate_gen   |UART_baudrate_gen_4 |    41|
|5     |    u_core                  |fwrisc              |  1191|
|6     |      u_alu                 |fwrisc_alu          |    24|
|7     |      u_comp                |fwrisc_comparator   |    15|
|8     |      u_regfile             |fwrisc_regfile      |   937|
|9     |    u_uart                  |uart                |   282|
|10    |      u_UART_Registers      |UART_Registers      |   125|
|11    |        u_if_fifo           |IF_fifo             |     3|
|12    |        u_rx_fifo           |my_fifo             |    29|
|13    |          u_yzb_ram         |my_ram_3            |    11|
|14    |        u_tx_fifo           |my_fifo_2           |    34|
|15    |          u_yzb_ram         |my_ram              |    14|
|16    |      u_UART_rx_fsm         |UART_rx_fsm_0       |    80|
|17    |        u_UART_baudrate_gen |UART_baudrate_gen_1 |    42|
|18    |      u_UART_tx_fsm         |UART_tx_fsm         |    77|
|19    |        u_UART_baudrate_gen |UART_baudrate_gen   |    46|
+------+----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1130.125 ; gain = 400.801
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 1130.125 ; gain = 756.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
228 Infos, 118 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 1130.125 ; gain = 767.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/16_proj_fwisc_uart/vivado_proj/fwrisc_uart.runs/synth_3/fwrisc_uart_wraper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fwrisc_uart_wraper_utilization_synth.rpt -pb fwrisc_uart_wraper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 16:01:52 2019...
