// Seed: 4018040983
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10
);
endmodule
module module_1 (
    input uwire id_0,
    inout supply1 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    output tri id_5,
    input wor id_6,
    output tri id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    output supply0 id_12,
    output uwire id_13,
    input tri id_14,
    input supply0 id_15
);
  assign id_1 = 1'b0;
  wire id_17;
  module_0(
      id_6, id_11, id_3, id_0, id_1, id_4, id_8, id_12, id_8, id_15, id_9
  );
endmodule
