{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445403627398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445403627428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 13:00:26 2015 " "Processing started: Wed Oct 21 13:00:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445403627428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445403627428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AL_MC245 -c fifo_mst_top " "Command: quartus_sta AL_MC245 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445403627428 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1445403628327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445403630546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445403630634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445403630634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445403630834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445403634921 ""}
{ "Info" "ISTA_SDC_FOUND" "al_mc245.sdc " "Reading SDC File: 'al_mc245.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1445403635285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "al_mc245.sdc 12 debug_sig port " "Ignored filter at al_mc245.sdc(12): debug_sig could not be matched with a port" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445403635304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "al_mc245.sdc 14 debug_sig port " "Ignored filter at al_mc245.sdc(14): debug_sig could not be matched with a port" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445403635305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path al_mc245.sdc 14 Argument <to> is an empty collection " "Ignored set_false_path at al_mc245.sdc(14): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_ports \{debug_sig\}\] " "set_false_path -to \[get_ports \{debug_sig\}\]" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635307 ""}  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445403635307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "al_mc245.sdc 28 fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe* clock or keeper or register or port or pin or cell or partition " "Ignored filter at al_mc245.sdc(28): fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445403635309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path al_mc245.sdc 28 Argument <from> is not an object ID " "Ignored set_false_path at al_mc245.sdc(28): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe*\} -to \[get_ports \{DATA\[*\]\}\] " "set_false_path -from \{fifo_mst_fsm:i_fifo_mst_fsm\|tp_dt_oe*\} -to \[get_ports \{DATA\[*\]\}\]" {  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635311 ""}  } { { "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/al_mc245.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445403635311 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk fall min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635333 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk rise min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635333 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk fall min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk rise min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk fall min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk rise min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk fall min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk rise min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk fall min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk rise min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635334 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk fall min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk rise min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk fall min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk rise min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk fall min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk rise min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk fall min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk rise min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk fall min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk rise min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk fall min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635335 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk rise min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635336 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk fall min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635336 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk rise min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635336 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk fall min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635336 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk rise min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635336 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk fall min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635336 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk rise min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635336 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk fall min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk rise min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk fall min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk rise min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk fall min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk rise min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk fall min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk rise min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk fall min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635337 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk rise min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1445403635338 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445403635341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635345 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445403635348 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1445403635425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.769 " "Worst-case setup slack is 0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 fifoClk  " "    0.769               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403635482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 fifoClk  " "    0.376               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403635495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.383 " "Worst-case recovery slack is 6.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.383               0.000 fifoClk  " "    6.383               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403635507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.908 " "Worst-case removal slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 fifoClk  " "    0.908               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403635519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.849 " "Worst-case minimum pulse width slack is 3.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.849               0.000 fifoClk  " "    3.849               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403635529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.769 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.769" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.769  " "Path #1: Setup slack is 0.769 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[0\] " "From Node    : BE\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[0\] " "     7.000      7.000  F  iExt  BE\[0\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[0\]~input\|i " "     7.000      0.000 FF    IC  BE\[0\]~input\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.998      0.998 FF  CELL  BE\[0\]~input\|o " "     7.998      0.998 FF  CELL  BE\[0\]~input\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.305      2.307 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad " "    10.305      2.307 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.613      0.308 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "    10.613      0.308 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.816      0.203 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf " "    10.816      0.203 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.891      0.075 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout " "    10.891      0.075 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.057      1.166 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|ena0 " "    12.057      1.166 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|ena0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.282      0.225 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "    12.282      0.225 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.151      3.151  R        clock network delay " "    13.151      3.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.051     -0.100           clock uncertainty " "    13.051     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.051      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "    13.051      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.282 " "Data Arrival Time  :    12.282" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.051 " "Data Required Time :    13.051" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.769  " "Slack              :     0.769 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635596 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.376 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.376  " "Path #1: Hold slack is 0.376 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      3.444  R        clock network delay " "     3.444      3.444  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "     3.444      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[2\]\|q " "     3.444      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[2\]\|q" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.697      0.253 FF    IC  i_fifo_mst_fsm\|Selector5~1\|datae " "     3.697      0.253 FF    IC  i_fifo_mst_fsm\|Selector5~1\|datae" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.838      0.141 FR  CELL  i_fifo_mst_fsm\|Selector5~1\|combout " "     3.838      0.141 FR  CELL  i_fifo_mst_fsm\|Selector5~1\|combout" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.838      0.000 RR    IC  i_fifo_mst_fsm\|tp_be_oe_n\|d " "     3.838      0.000 RR    IC  i_fifo_mst_fsm\|tp_be_oe_n\|d" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.058 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n " "     3.896      0.058 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.767      3.767  R        clock network delay " "     3.767      3.767  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.520     -0.247           clock pessimism removed " "     3.520     -0.247           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.520      0.000           clock uncertainty " "     3.520      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.520      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n " "     3.520      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.896 " "Data Arrival Time  :     3.896" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.520 " "Data Required Time :     3.520" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.376  " "Slack              :     0.376 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.383 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.383" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635612 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635612 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.383  " "Path #1: Recovery slack is 6.383 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      3.772  R        clock network delay " "     3.772      3.772  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     3.772      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.772      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     3.772      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.021      0.249 RR    IC  tm_rstn\|datab " "     4.021      0.249 RR    IC  tm_rstn\|datab" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.494      0.473 RF  CELL  tm_rstn\|combout " "     4.494      0.473 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.207      2.713 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "     7.207      2.713 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.915      0.708 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "     7.915      0.708 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.154      4.154  R        clock network delay " "    14.154      4.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.398      0.244           clock pessimism removed " "    14.398      0.244           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.298     -0.100           clock uncertainty " "    14.298     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.298      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    14.298      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.915 " "Data Arrival Time  :     7.915" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.298 " "Data Required Time :    14.298" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.383  " "Slack              :     6.383 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.908 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.908  " "Path #1: Removal slack is 0.908 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      3.444  R        clock network delay " "     3.444      3.444  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     3.444      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     3.444      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.219 FF    IC  tm_rstn\|dataf " "     3.663      0.219 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.717      0.054 FR  CELL  tm_rstn\|combout " "     3.717      0.054 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.645      0.928 RR    IC  i_fifo_mst_dpath\|tp_data\[5\]\|aload " "     4.645      0.928 RR    IC  i_fifo_mst_dpath\|tp_data\[5\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.176      0.531 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\] " "     5.176      0.531 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.512      4.512  R        clock network delay " "     4.512      4.512  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.268     -0.244           clock pessimism removed " "     4.268     -0.244           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.268      0.000           clock uncertainty " "     4.268      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.268      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\] " "     4.268      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.176 " "Data Arrival Time  :     5.176" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.268 " "Data Required Time :     4.268" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.908  " "Slack              :     0.908 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635631 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.849 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.849" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635635 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635635 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.849  " "Path #1: slack is 3.849 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg2 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.799      0.799 RR  CELL  CLK~input\|o " "     0.799      0.799 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.066      0.267 RR    IC  CLK~inputCLKENA0\|inclk " "     1.066      0.267 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.339      0.273 RR  CELL  CLK~inputCLKENA0\|outclk " "     1.339      0.273 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.323      1.984 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0 " "     3.323      1.984 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.512 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg2 " "     3.835      0.512 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.899      0.899 FF  CELL  CLK~input\|o " "     5.899      0.899 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.993      0.094 FF    IC  CLK~inputCLKENA0\|inclk " "     5.993      0.094 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.249      0.256 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.249      0.256 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.906      1.657 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0 " "     7.906      1.657 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.295      0.389 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg2 " "     8.295      0.389 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.636      0.341           clock pessimism removed " "     8.636      0.341           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.801 " "Actual Width     :     4.801" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.849 " "Slack            :     3.849" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403635642 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1445403635643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445403635804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445403638663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.052 " "Worst-case setup slack is 1.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 fifoClk  " "    1.052               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403638796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 fifoClk  " "    0.350               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403638818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.515 " "Worst-case recovery slack is 6.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.515               0.000 fifoClk  " "    6.515               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403638832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 fifoClk  " "    0.789               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403638845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.802 " "Worst-case minimum pulse width slack is 3.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.802               0.000 fifoClk  " "    3.802               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403638858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.052 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.052" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638896 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.052  " "Path #1: Setup slack is 1.052 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[2\] " "From Node    : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DATA\[2\] " "To Node      : DATA\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.690      4.690  R        clock network delay " "     4.690      4.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.690      0.000     uTco  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[2\] " "     4.690      0.000     uTco  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[2\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.187      0.497 FF  CELL  i_fifo_mst_dpath\|tp_data\[2\]\|q " "     5.187      0.497 FF  CELL  i_fifo_mst_dpath\|tp_data\[2\]\|q" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.187      0.000 FF    IC  DATA\[2\]~output\|i " "     5.187      0.000 FF    IC  DATA\[2\]~output\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.348      3.161 FF  CELL  DATA\[2\]~output\|o " "     8.348      3.161 FF  CELL  DATA\[2\]~output\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.348      0.000 FF  CELL  DATA\[2\] " "     8.348      0.000 FF  CELL  DATA\[2\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  R        clock network delay " "    10.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.900     -0.100           clock uncertainty " "     9.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.400     -0.500  F  oExt  DATA\[2\] " "     9.400     -0.500  F  oExt  DATA\[2\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.348 " "Data Arrival Time  :     8.348" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.400 " "Data Required Time :     9.400" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.052  " "Slack              :     1.052 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.350" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638908 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.350  " "Path #1: Hold slack is 0.350 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      3.519  R        clock network delay " "     3.519      3.519  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\] " "     3.519      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[2\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[2\]\|q " "     3.519      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[2\]\|q" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.744      0.225 FF    IC  i_fifo_mst_fsm\|Selector5~1\|datae " "     3.744      0.225 FF    IC  i_fifo_mst_fsm\|Selector5~1\|datae" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.885      0.141 FR  CELL  i_fifo_mst_fsm\|Selector5~1\|combout " "     3.885      0.141 FR  CELL  i_fifo_mst_fsm\|Selector5~1\|combout" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.885      0.000 RR    IC  i_fifo_mst_fsm\|tp_be_oe_n\|d " "     3.885      0.000 RR    IC  i_fifo_mst_fsm\|tp_be_oe_n\|d" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.944      0.059 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n " "     3.944      0.059 RR  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.827      3.827  R        clock network delay " "     3.827      3.827  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594     -0.233           clock pessimism removed " "     3.594     -0.233           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.000           clock uncertainty " "     3.594      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.594      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n " "     3.594      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|tp_be_oe_n" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 44 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.944 " "Data Arrival Time  :     3.944" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.594 " "Data Required Time :     3.594" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.350  " "Slack              :     0.350 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.515 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.515" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638920 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638920 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.515  " "Path #1: Recovery slack is 6.515 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      3.833  R        clock network delay " "     3.833      3.833  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     3.833      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     3.833      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.071      0.238 RR    IC  tm_rstn\|datab " "     4.071      0.238 RR    IC  tm_rstn\|datab" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.582      0.511 RF  CELL  tm_rstn\|combout " "     4.582      0.511 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.177      2.595 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "     7.177      2.595 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.904      0.727 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "     7.904      0.727 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.290      4.290  R        clock network delay " "    14.290      4.290  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.519      0.229           clock pessimism removed " "    14.519      0.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.419     -0.100           clock uncertainty " "    14.419     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.419      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    14.419      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.904 " "Data Arrival Time  :     7.904" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.419 " "Data Required Time :    14.419" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.515  " "Slack              :     6.515 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.789 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.789" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638934 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.789  " "Path #1: Removal slack is 0.789 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      3.519  R        clock network delay " "     3.519      3.519  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     3.519      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     3.519      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.194 FF    IC  tm_rstn\|dataf " "     3.713      0.194 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.771      0.058 FR  CELL  tm_rstn\|combout " "     3.771      0.058 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.653      0.882 RR    IC  i_fifo_mst_dpath\|tp_data\[5\]\|aload " "     4.653      0.882 RR    IC  i_fifo_mst_dpath\|tp_data\[5\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.198      0.545 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\] " "     5.198      0.545 RF  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.638      4.638  R        clock network delay " "     4.638      4.638  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.409     -0.229           clock pessimism removed " "     4.409     -0.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.409      0.000           clock uncertainty " "     4.409      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.409      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\] " "     4.409      0.000      uTh  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[5\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.198 " "Data Arrival Time  :     5.198" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.409 " "Data Required Time :     4.409" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.789  " "Slack              :     0.789 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638942 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.802 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.802" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638944 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638944 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638944 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638944 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.802  " "Path #1: slack is 3.802 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.816      0.816 RR  CELL  CLK~input\|o " "     0.816      0.816 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.085      0.269 RR    IC  CLK~inputCLKENA0\|inclk " "     1.085      0.269 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.368      0.283 RR  CELL  CLK~inputCLKENA0\|outclk " "     1.368      0.283 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.420      2.052 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0 " "     3.420      2.052 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.931      0.511 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg0 " "     3.931      0.511 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.890      0.890 FF  CELL  CLK~input\|o " "     5.890      0.890 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.995      0.105 FF    IC  CLK~inputCLKENA0\|inclk " "     5.995      0.105 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.264      0.269 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.264      0.269 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.967      1.703 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0 " "     7.967      1.703 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.361      0.394 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg0 " "     8.361      0.394 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.685      0.324           clock pessimism removed " "     8.685      0.324           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.754 " "Actual Width     :     4.754" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.802 " "Slack            :     3.802" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403638953 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1445403638954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445403639206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445403642232 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.149 " "Worst-case setup slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 fifoClk  " "    1.149               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403642405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 fifoClk  " "    0.182               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403642423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.965 " "Worst-case recovery slack is 7.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.965               0.000 fifoClk  " "    7.965               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403642442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.511 " "Worst-case removal slack is 0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 fifoClk  " "    0.511               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403642460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.824 " "Worst-case minimum pulse width slack is 3.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.824               0.000 fifoClk  " "    3.824               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403642477 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.149 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642536 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.149  " "Path #1: Setup slack is 1.149 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[0\] " "From Node    : BE\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[0\] " "     7.000      7.000  F  iExt  BE\[0\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[0\]~input\|i " "     7.000      0.000 FF    IC  BE\[0\]~input\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.852      0.852 FF  CELL  BE\[0\]~input\|o " "     7.852      0.852 FF  CELL  BE\[0\]~input\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.245      1.393 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad " "     9.245      1.393 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.387      0.142 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "     9.387      0.142 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.512      0.125 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf " "     9.512      0.125 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.553      0.041 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout " "     9.553      0.041 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.393      0.840 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|ena0 " "    10.393      0.840 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|ena0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.520      0.127 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "    10.520      0.127 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.769      1.769  R        clock network delay " "    11.769      1.769  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.669     -0.100           clock uncertainty " "    11.669     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.669      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "    11.669      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.520 " "Data Arrival Time  :    10.520" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.669 " "Data Required Time :    11.669" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.149  " "Slack              :     1.149 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642565 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642565 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642565 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642565 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "From Node    : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "To Node      : fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      1.904  R        clock network delay " "     1.904      1.904  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.000     uTco  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "     1.904      0.000     uTco  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.000 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]\|q " "     1.904      0.000 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]\|q" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.904      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]~0\|datae " "     1.904      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]~0\|datae" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096      0.192 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]~0\|combout " "     2.096      0.192 FF  CELL  i_fifo_mst_arb\|not_served_r\[1\]~0\|combout" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]\|d " "     2.096      0.000 FF    IC  i_fifo_mst_arb\|not_served_r\[1\]\|d" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.121      0.025 FF  CELL  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "     2.121      0.025 FF  CELL  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      2.061  R        clock network delay " "     2.061      2.061  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.939     -0.122           clock pessimism removed " "     1.939     -0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.939      0.000           clock uncertainty " "     1.939      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.939      0.000      uTh  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\] " "     1.939      0.000      uTh  fifo_mst_arb:i_fifo_mst_arb\|not_served_r\[1\]" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_arb.v" 144 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.121 " "Data Arrival Time  :     2.121" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.939 " "Data Required Time :     1.939" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.965 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642594 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.965  " "Path #1: Recovery slack is 7.965 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      2.051  R        clock network delay " "     2.051      2.051  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     2.051      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     2.051      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.135 RR    IC  tm_rstn\|datab " "     2.186      0.135 RR    IC  tm_rstn\|datab" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.401      0.215 RF  CELL  tm_rstn\|combout " "     2.401      0.215 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.001      1.600 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "     4.001      1.600 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.344      0.343 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "     4.344      0.343 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.288      2.288  R        clock network delay " "    12.288      2.288  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.409      0.121           clock pessimism removed " "    12.409      0.121           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.309     -0.100           clock uncertainty " "    12.309     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.309      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    12.309      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.344 " "Data Arrival Time  :     4.344" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.309 " "Data Required Time :    12.309" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.965  " "Slack              :     7.965 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.511 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.511" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642620 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642620 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642620 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.511  " "Path #1: Removal slack is 0.511 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\] " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      1.893  R        clock network delay " "     1.893      1.893  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     1.893      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.893      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     1.893      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.131 FF    IC  tm_rstn\|dataf " "     2.024      0.131 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.052      0.028 FR  CELL  tm_rstn\|combout " "     2.052      0.028 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.230      0.178 RR    IC  i_fifo_mst_fsm\|cur_st\[3\]\|clrn " "     2.230      0.178 RR    IC  i_fifo_mst_fsm\|cur_st\[3\]\|clrn" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.440      0.210 RF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\] " "     2.440      0.210 RF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.051      2.051  R        clock network delay " "     2.051      2.051  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929     -0.122           clock pessimism removed " "     1.929     -0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.000           clock uncertainty " "     1.929      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\] " "     1.929      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.440 " "Data Arrival Time  :     2.440" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.929 " "Data Required Time :     1.929" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.511  " "Slack              :     0.511 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642640 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.824 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.824" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642645 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642645 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642645 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642645 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.824  " "Path #1: slack is 3.824 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.784      0.784 FF  CELL  CLK~input\|o " "     5.784      0.784 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk " "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.080      0.149 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.080      0.149 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.048      0.968 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0 " "     7.048      0.968 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.144      0.096 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "     7.144      0.096 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 RR    IC  CLK~input\|i " "    10.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.427      0.427 RR  CELL  CLK~input\|o " "    10.427      0.427 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.490      0.063 RR    IC  CLK~inputCLKENA0\|inclk " "    10.490      0.063 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.629      0.139 RR  CELL  CLK~inputCLKENA0\|outclk " "    10.629      0.139 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.693      1.064 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0 " "    11.693      1.064 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.766      0.073 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "    11.766      0.073 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.920      0.154           clock pessimism removed " "    11.920      0.154           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.776 " "Actual Width     :     4.776" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.824 " "Slack            :     3.824" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403642667 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1445403642669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445403642999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445403645945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.354 " "Worst-case setup slack is 1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.354               0.000 fifoClk  " "    1.354               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403646132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 fifoClk  " "    0.174               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403646154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.105 " "Worst-case recovery slack is 8.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.105               0.000 fifoClk  " "    8.105               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403646179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 fifoClk  " "    0.459               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403646202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.816 " "Worst-case minimum pulse width slack is 3.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.816               0.000 fifoClk  " "    3.816               0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445403646224 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.354 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646292 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.354  " "Path #1: Setup slack is 1.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[0\] " "From Node    : BE\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[0\] " "     7.000      7.000  F  iExt  BE\[0\]" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[0\]~input\|i " "     7.000      0.000 FF    IC  BE\[0\]~input\|i" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.851      0.851 FF  CELL  BE\[0\]~input\|o " "     7.851      0.851 FF  CELL  BE\[0\]~input\|o" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 34 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.168      1.317 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad " "     9.168      1.317 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.296      0.128 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "     9.296      0.128 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.402      0.106 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf " "     9.402      0.106 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|dataf" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.443      0.041 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout " "     9.443      0.041 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a0~RAM_ENABLE_DUAL\|combout" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.163      0.720 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|ena0 " "    10.163      0.720 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|ena0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.288      0.125 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "    10.288      0.125 FR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.742      1.742  R        clock network delay " "    11.742      1.742  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.642     -0.100           clock uncertainty " "    11.642     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.642      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0 " "    11.642      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~CLOCK0_ENABLE0_0" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/AL_MC245/db/altsyncram_tun1.tdf" 303 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.288 " "Data Arrival Time  :    10.288" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.642 " "Data Required Time :    11.642" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.354  " "Slack              :     1.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646313 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646313 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.174  " "Path #1: Hold slack is 0.174 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      1.845  R        clock network delay " "     1.845      1.845  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "     1.845      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[4\]\|q " "     1.845      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[4\]\|q" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.000 FF    IC  i_fifo_mst_fsm\|Selector2~0\|datae " "     1.845      0.000 FF    IC  i_fifo_mst_fsm\|Selector2~0\|datae" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.179 FF  CELL  i_fifo_mst_fsm\|Selector2~0\|combout " "     2.024      0.179 FF  CELL  i_fifo_mst_fsm\|Selector2~0\|combout" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[4\]\|d " "     2.024      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[4\]\|d" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.049      0.025 FF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "     2.049      0.025 FF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.998      1.998  R        clock network delay " "     1.998      1.998  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875     -0.123           clock pessimism removed " "     1.875     -0.123           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.000           clock uncertainty " "     1.875      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\] " "     1.875      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[4\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.049 " "Data Arrival Time  :     2.049" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.875 " "Data Required Time :     1.875" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.174  " "Slack              :     0.174 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646325 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.105 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.105  " "Path #1: Recovery slack is 8.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000  R        clock network delay " "     2.000      2.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     2.000      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     2.000      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.119      0.119 RR    IC  tm_rstn\|datab " "     2.119      0.119 RR    IC  tm_rstn\|datab" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.215 RF  CELL  tm_rstn\|combout " "     2.334      0.215 RF  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.835      1.501 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "     3.835      1.501 FF    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.168      0.333 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "     4.168      0.333 FR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.251      2.251  R        clock network delay " "    12.251      2.251  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.373      0.122           clock pessimism removed " "    12.373      0.122           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.273     -0.100           clock uncertainty " "    12.273     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.273      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    12.273      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.168 " "Data Arrival Time  :     4.168" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.273 " "Data Required Time :    12.273" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.105  " "Slack              :     8.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646344 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.459 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.459  " "Path #1: Removal slack is 0.459 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\] " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      1.845  R        clock network delay " "     1.845      1.845  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     1.845      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.845      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     1.845      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.113 FF    IC  tm_rstn\|dataf " "     1.958      0.113 FF    IC  tm_rstn\|dataf" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.987      0.029 FR  CELL  tm_rstn\|combout " "     1.987      0.029 FR  CELL  tm_rstn\|combout" {  } { { "../RTL/fifo_mst_top.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_top.M245.v" 80 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.140      0.153 RR    IC  i_fifo_mst_fsm\|cur_st\[3\]\|clrn " "     2.140      0.153 RR    IC  i_fifo_mst_fsm\|cur_st\[3\]\|clrn" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.336      0.196 RF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\] " "     2.336      0.196 RF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      2.000  R        clock network delay " "     2.000      2.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877     -0.123           clock pessimism removed " "     1.877     -0.123           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.000           clock uncertainty " "     1.877      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\] " "     1.877      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[3\]" {  } { { "../RTL/fifo_mst_fsm.M245.v" "" { Text "C:/_Samuel_work/Project/FT600/Released Files/MP_Release/UMFT60X-2015XXXX-D3XX Maintenance Release 002/FIFO Master_Altera_Cyclone V GX_C5G/MC245_16bits_DataStreamer/RTL/fifo_mst_fsm.M245.v" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.336 " "Data Arrival Time  :     2.336" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.877 " "Data Required Time :     1.877" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.459  " "Slack              :     0.459 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646364 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.816 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.816" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646368 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646368 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646368 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646368 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.816  " "Path #1: slack is 3.816 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.784      0.784 FF  CELL  CLK~input\|o " "     5.784      0.784 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk " "     5.931      0.147 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.082      0.151 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.082      0.151 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.031      0.949 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0 " "     7.031      0.949 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.126      0.095 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "     7.126      0.095 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 RR    IC  CLK~input\|i " "    10.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.416      0.416 RR  CELL  CLK~input\|o " "    10.416      0.416 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.479      0.063 RR    IC  CLK~inputCLKENA0\|inclk " "    10.479      0.063 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.620      0.141 RR  CELL  CLK~inputCLKENA0\|outclk " "    10.620      0.141 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.668      1.048 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0 " "    11.668      1.048 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a2\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.740      0.072 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0 " "    11.740      0.072 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a2~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.894      0.154           clock pessimism removed " "    11.894      0.154           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.768 " "Actual Width     :     4.768" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.816 " "Slack            :     3.816" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445403646386 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445403648293 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445403648293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1081 " "Peak virtual memory: 1081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445403648892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 13:00:48 2015 " "Processing ended: Wed Oct 21 13:00:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445403648892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445403648892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445403648892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445403648892 ""}
