\doxysection{config/sl\+\_\+uartdrv\+\_\+usart\+\_\+vcom\+\_\+config.h File Reference}
\hypertarget{sl__uartdrv__usart__vcom__config_8h}{}\label{sl__uartdrv__usart__vcom__config_8h}\index{config/sl\_uartdrv\_usart\_vcom\_config.h@{config/sl\_uartdrv\_usart\_vcom\_config.h}}


UARTDRV\+\_\+\+USART Config.  


{\ttfamily \#include "{}em\+\_\+usart.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a4ed7a39be6decc77a49fe2b7f8b9b921}\label{sl__uartdrv__usart__vcom__config_8h_a4ed7a39be6decc77a49fe2b7f8b9b921} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+BAUDRATE}~115200
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a3c547cb9f56b9af0360b9d79e8118a1e}\label{sl__uartdrv__usart__vcom__config_8h_a3c547cb9f56b9af0360b9d79e8118a1e} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+PARITY}~usart\+No\+Parity
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a327538e97e4a2d6da29b6433a770c270}\label{sl__uartdrv__usart__vcom__config_8h_a327538e97e4a2d6da29b6433a770c270} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+STOP\+\_\+\+BITS}~usart\+Stopbits1
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a4e440f2162e1a2f76966b29af92eb6fc}\label{sl__uartdrv__usart__vcom__config_8h_a4e440f2162e1a2f76966b29af92eb6fc} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+FLOW\+\_\+\+CONTROL\+\_\+\+TYPE}~uartdrv\+Flow\+Control\+None
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a11e29e663fb3b4e89340df1373f9f5d3}\label{sl__uartdrv__usart__vcom__config_8h_a11e29e663fb3b4e89340df1373f9f5d3} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+OVERSAMPLING}~usart\+OVS4
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a500ba09e63728a4f73bf2bb62436cc31}\label{sl__uartdrv__usart__vcom__config_8h_a500ba09e63728a4f73bf2bb62436cc31} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+MVDIS}~false
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a05652ad0c0337ba9d6be2344858485be}\label{sl__uartdrv__usart__vcom__config_8h_a05652ad0c0337ba9d6be2344858485be} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+RX\+\_\+\+BUFFER\+\_\+\+SIZE}~6
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_abda2800bcc69c9557258b9719d52ae02}\label{sl__uartdrv__usart__vcom__config_8h_abda2800bcc69c9557258b9719d52ae02} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+TX\+\_\+\+BUFFER\+\_\+\+SIZE}~6
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_ae9572d86b3cb51a948c6fb2863627789}\label{sl__uartdrv__usart__vcom__config_8h_ae9572d86b3cb51a948c6fb2863627789} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+PERIPHERAL}~\mbox{\hyperlink{group___e_f_m32_g_g990_f1024___peripheral___declaration_ga0508661f121639ffdee7de2353a0def2}{UART0}}
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_ace2cfaa24e44bdc812e7a4d22106da25}\label{sl__uartdrv__usart__vcom__config_8h_ace2cfaa24e44bdc812e7a4d22106da25} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+PERIPHERAL\+\_\+\+NO}~0
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_a7ed78f13e2bef0964f1680d84db06b2a}\label{sl__uartdrv__usart__vcom__config_8h_a7ed78f13e2bef0964f1680d84db06b2a} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+TX\+\_\+\+PORT}~gpio\+PortE
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_ac0bad80c4c4d06f0cb7d912b4c6a4b65}\label{sl__uartdrv__usart__vcom__config_8h_ac0bad80c4c4d06f0cb7d912b4c6a4b65} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+TX\+\_\+\+PIN}~0
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_ae246e2f8c09485e26a85b1764a03b8f9}\label{sl__uartdrv__usart__vcom__config_8h_ae246e2f8c09485e26a85b1764a03b8f9} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+ROUTE\+\_\+\+LOC}~1
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_ae5680894ab04f04d4531f2931e16b58f}\label{sl__uartdrv__usart__vcom__config_8h_ae5680894ab04f04d4531f2931e16b58f} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+RX\+\_\+\+PORT}~gpio\+PortE
\item 
\Hypertarget{sl__uartdrv__usart__vcom__config_8h_abcedb2f88438f90dfb0e8e350ed8e91c}\label{sl__uartdrv__usart__vcom__config_8h_abcedb2f88438f90dfb0e8e350ed8e91c} 
\#define {\bfseries SL\+\_\+\+UARTDRV\+\_\+\+USART\+\_\+\+VCOM\+\_\+\+RX\+\_\+\+PIN}~1
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UARTDRV\+\_\+\+USART Config. 

\hypertarget{sl__uartdrv__usart__vcom__config_8h_autotoc_md11}{}\doxysubsection{\texorpdfstring{License}{License}}\label{sl__uartdrv__usart__vcom__config_8h_autotoc_md11}
{\bfseries{Copyright 2019 Silicon Laboratories Inc. www.\+silabs.\+com}}

SPDX-\/\+License-\/\+Identifier\+: Zlib

The licensor of this software is Silicon Laboratories Inc.

This software is provided \textquotesingle{}as-\/is\textquotesingle{}, without any express or implied warranty. In no event will the authors be held liable for any damages arising from the use of this software.

Permission is granted to anyone to use this software for any purpose, including commercial applications, and to alter it and redistribute it freely, subject to the following restrictions\+:


\begin{DoxyEnumerate}
\item The origin of this software must not be misrepresented; you must not claim that you wrote the original software. If you use this software in a product, an acknowledgment in the product documentation would be appreciated but is not required.
\item Altered source versions must be plainly marked as such, and must not be misrepresented as being the original software.
\item This notice may not be removed or altered from any source distribution. 
\end{DoxyEnumerate}