
*** Running vivado
    with args -log tcc_top_master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tcc_top_master.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source tcc_top_master.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.215 ; gain = 42.836 ; free physical = 135 ; free virtual = 5448
Command: read_checkpoint -auto_incremental -incremental /home/haas/Documents/Github/XINA-IF/vivado/XINA-IF.srcs/utils_1/imports/synth_1/tcc_top_master.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/haas/Documents/Github/XINA-IF/vivado/XINA-IF.srcs/utils_1/imports/synth_1/tcc_top_master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tcc_top_master -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9326
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1693.742 ; gain = 408.684 ; free physical = 157 ; free virtual = 4728
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tcc_top_master' [/home/haas/Documents/Github/XINA-IF/hdl/master/tcc_top_master.vhd:76]
INFO: [Synth 8-638] synthesizing module 'frontend_master' [/home/haas/Documents/Github/XINA-IF/hdl/master/frontend/frontend_master.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'frontend_master' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/frontend/frontend_master.vhd:83]
INFO: [Synth 8-638] synthesizing module 'backend_master' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/backend_master.vhd:64]
	Parameter p_SRC_X bound to: 16'b0000000000000000 
	Parameter p_SRC_Y bound to: 16'b0000000000000000 
	Parameter p_BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter p_USE_TMR_PACKETIZER bound to: 1 - type: bool 
	Parameter p_USE_TMR_FLOW bound to: 1 - type: bool 
	Parameter p_USE_TMR_INTEGRITY bound to: 0 - type: bool 
	Parameter p_USE_HAMMING bound to: 1 - type: bool 
	Parameter p_USE_INTEGRITY bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'backend_master_injection' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_injection.vhd:48]
	Parameter p_SRC_X bound to: 16'b0000000000000000 
	Parameter p_SRC_Y bound to: 16'b0000000000000000 
	Parameter p_BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter p_USE_TMR_PACKETIZER bound to: 1 - type: bool 
	Parameter p_USE_TMR_FLOW bound to: 1 - type: bool 
	Parameter p_USE_TMR_INTEGRITY bound to: 0 - type: bool 
	Parameter p_USE_HAMMING bound to: 1 - type: bool 
	Parameter p_USE_INTEGRITY bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'backend_master_routing_table' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_routing_table.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'backend_master_routing_table' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_routing_table.vhd:23]
INFO: [Synth 8-638] synthesizing module 'backend_master_packetizer_control_tmr' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control_tmr.vhd:34]
INFO: [Synth 8-638] synthesizing module 'backend_master_packetizer_control' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'backend_master_packetizer_control' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'backend_master_packetizer_control_tmr' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control_tmr.vhd:34]
INFO: [Synth 8-638] synthesizing module 'backend_master_packetizer_datapath' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd:36]
	Parameter p_SRC_X bound to: 16'b0000000000000000 
	Parameter p_SRC_Y bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'mux6' [/home/haas/Documents/Github/XINA-IF/hdl/basic/mux6.vhd:22]
	Parameter p_DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux6' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/basic/mux6.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'backend_master_packetizer_datapath' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_datapath.vhd:36]
INFO: [Synth 8-638] synthesizing module 'integrity_control_send' [/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_send.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'integrity_control_send' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_send.vhd:24]
INFO: [Synth 8-638] synthesizing module 'buffer_fifo_ham' [/home/haas/Documents/Github/XINA-IF/hdl/common/buffer_fifo_ham.vhd:27]
	Parameter p_DATA_WIDTH bound to: 33 - type: integer 
	Parameter p_BUFFER_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'buffer_fifo' [/home/haas/Documents/Github/XINA-IF/hdl/common/buffer_fifo.vhd:27]
	Parameter p_DATA_WIDTH bound to: 39 - type: integer 
	Parameter p_BUFFER_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_fifo' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/buffer_fifo.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hamming_enc' [/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/ft/hamming_enc.vhd:17]
	Parameter width_p bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hamming_enc' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/ft/hamming_enc.vhd:17]
INFO: [Synth 8-638] synthesizing module 'hamming_dec' [/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/ft/hamming_dec.vhd:17]
	Parameter width_p bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hamming_dec' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/dependencies/xina/rtl/ft/hamming_dec.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'buffer_fifo_ham' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/buffer_fifo_ham.vhd:27]
INFO: [Synth 8-638] synthesizing module 'send_control_tmr' [/home/haas/Documents/Github/XINA-IF/hdl/common/send_control_tmr.vhd:24]
INFO: [Synth 8-638] synthesizing module 'send_control' [/home/haas/Documents/Github/XINA-IF/hdl/common/send_control.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'send_control' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/send_control.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'send_control_tmr' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/send_control_tmr.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'backend_master_injection' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_injection.vhd:48]
INFO: [Synth 8-638] synthesizing module 'backend_master_reception' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_reception.vhd:44]
	Parameter p_BUFFER_DEPTH bound to: 10 - type: integer 
	Parameter p_USE_TMR_PACKETIZER bound to: 1 - type: bool 
	Parameter p_USE_TMR_FLOW bound to: 1 - type: bool 
	Parameter p_USE_TMR_INTEGRITY bound to: 0 - type: bool 
	Parameter p_USE_HAMMING bound to: 1 - type: bool 
	Parameter p_USE_INTEGRITY bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'backend_master_depacketizer_control_tmr' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control_tmr.vhd:36]
INFO: [Synth 8-638] synthesizing module 'backend_master_depacketizer_control' [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'backend_master_depacketizer_control' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'backend_master_depacketizer_control_tmr' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control_tmr.vhd:36]
INFO: [Synth 8-638] synthesizing module 'integrity_control_receive' [/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_receive.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'integrity_control_receive' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/integrity_control_receive.vhd:27]
INFO: [Synth 8-638] synthesizing module 'receive_control_tmr' [/home/haas/Documents/Github/XINA-IF/hdl/common/receive_control_tmr.vhd:24]
INFO: [Synth 8-638] synthesizing module 'receive_control' [/home/haas/Documents/Github/XINA-IF/hdl/common/receive_control.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'receive_control' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/receive_control.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'receive_control_tmr' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/common/receive_control_tmr.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'backend_master_reception' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_reception.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'backend_master' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/backend_master.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'tcc_top_master' (0#1) [/home/haas/Documents/Github/XINA-IF/hdl/master/tcc_top_master.vhd:76]
WARNING: [Synth 8-3848] Net w_ADD in module/entity backend_master_packetizer_control_tmr does not have driver. [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control_tmr.vhd:42]
WARNING: [Synth 8-3848] Net w_INTEGRITY_RESETn in module/entity backend_master_packetizer_control_tmr does not have driver. [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/injection/backend_master_packetizer_control_tmr.vhd:43]
WARNING: [Synth 8-3848] Net w_ADD in module/entity backend_master_depacketizer_control_tmr does not have driver. [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control_tmr.vhd:44]
WARNING: [Synth 8-3848] Net w_COMPARE in module/entity backend_master_depacketizer_control_tmr does not have driver. [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control_tmr.vhd:45]
WARNING: [Synth 8-3848] Net w_INTEGRITY_RESETn in module/entity backend_master_depacketizer_control_tmr does not have driver. [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_depacketizer_control_tmr.vhd:46]
WARNING: [Synth 8-7129] Port i_FLIT[32] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[31] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[30] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[29] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[28] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[27] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[26] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[25] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[24] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[23] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[22] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[21] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[20] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[19] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[18] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[17] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[16] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[15] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[6] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[5] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[4] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[3] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[2] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_FLIT[0] in module backend_master_depacketizer_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module backend_master_packetizer_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETn in module backend_master_packetizer_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module backend_master_routing_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETn in module backend_master_routing_table is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETn in module frontend_master is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 1777.711 ; gain = 492.652 ; free physical = 155 ; free virtual = 4545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.523 ; gain = 510.465 ; free physical = 204 ; free virtual = 4531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1803.527 ; gain = 518.469 ; free physical = 206 ; free virtual = 4531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'backend_master_packetizer_control'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'send_control'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'backend_master_depacketizer_control'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'receive_control'
WARNING: [Synth 8-3936] Found unconnected internal register 'w_H_INTERFACE_reg' and it is trimmed from '33' to '20' bits. [/home/haas/Documents/Github/XINA-IF/hdl/master/backend/reception/backend_master_reception.vhd:70]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                          0000001 |                              000
                s_h_dest |                          1000000 |                              001
                 s_h_src |                          0100000 |                              010
           s_h_interface |                          0010000 |                              011
             s_h_address |                          0001000 |                              100
               s_payload |                          0000100 |                              101
               s_trailer |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'backend_master_packetizer_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       s_waiting_ack_one |                              001 |                               00
      s_waiting_ack_zero |                              010 |                               01
           s_read_buffer |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'send_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                s_h_dest |                           000010 |                              000
                 s_h_src |                           100000 |                              001
           s_h_interface |                           010000 |                              010
        s_write_response |                           000100 |                              100
 s_read_response_payload |                           001000 |                              011
               s_trailer |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'backend_master_depacketizer_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
          s_write_buffer |                              010 |                               01
         s_wait_val_zero |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'receive_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 1812.434 ; gain = 527.375 ; free physical = 197 ; free virtual = 4516
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_INJECTION/u_PACKETIZER_CONTROL.u_PACKETIZER_CONTROL_TMR/TMR[2].u_PACKETIZER_CONTROL' (backend_master_packetizer_control) to 'u_BACKEND/u_INJECTION/u_PACKETIZER_CONTROL.u_PACKETIZER_CONTROL_TMR/TMR[1].u_PACKETIZER_CONTROL'
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_INJECTION/u_PACKETIZER_CONTROL.u_PACKETIZER_CONTROL_TMR/TMR[2].u_PACKETIZER_CONTROL' (backend_master_packetizer_control) to 'u_BACKEND/u_INJECTION/u_PACKETIZER_CONTROL.u_PACKETIZER_CONTROL_TMR/TMR[0].u_PACKETIZER_CONTROL'
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_INJECTION/u_SEND_CONTROL.u_SEND_CONTROL_TMR/TMR[2].u_SEND_CONTROL' (send_control) to 'u_BACKEND/u_INJECTION/u_SEND_CONTROL.u_SEND_CONTROL_TMR/TMR[1].u_SEND_CONTROL'
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_INJECTION/u_SEND_CONTROL.u_SEND_CONTROL_TMR/TMR[2].u_SEND_CONTROL' (send_control) to 'u_BACKEND/u_INJECTION/u_SEND_CONTROL.u_SEND_CONTROL_TMR/TMR[0].u_SEND_CONTROL'
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_RECEPTION/u_DEPACKETIZER_CONTROL.u_DEPACKETIZER_CONTROL_TMR/TMR[2].u_DEPACKETIZER_CONTROL' (backend_master_depacketizer_control) to 'u_BACKEND/u_RECEPTION/u_DEPACKETIZER_CONTROL.u_DEPACKETIZER_CONTROL_TMR/TMR[1].u_DEPACKETIZER_CONTROL'
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_RECEPTION/u_DEPACKETIZER_CONTROL.u_DEPACKETIZER_CONTROL_TMR/TMR[2].u_DEPACKETIZER_CONTROL' (backend_master_depacketizer_control) to 'u_BACKEND/u_RECEPTION/u_DEPACKETIZER_CONTROL.u_DEPACKETIZER_CONTROL_TMR/TMR[0].u_DEPACKETIZER_CONTROL'
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_RECEPTION/u_RECEIVE_CONTROL.u_RECEIVE_CONTROL_TMR/TMR[2].u_RECEIVE_CONTROL' (receive_control) to 'u_BACKEND/u_RECEPTION/u_RECEIVE_CONTROL.u_RECEIVE_CONTROL_TMR/TMR[1].u_RECEIVE_CONTROL'
INFO: [Synth 8-223] decloning instance 'u_BACKEND/u_RECEPTION/u_RECEIVE_CONTROL.u_RECEIVE_CONTROL_TMR/TMR[2].u_RECEIVE_CONTROL' (receive_control) to 'u_BACKEND/u_RECEPTION/u_RECEIVE_CONTROL.u_RECEIVE_CONTROL_TMR/TMR[0].u_RECEIVE_CONTROL'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
+---XORs : 
	   2 Input     33 Bit         XORs := 2     
	   2 Input      6 Bit         XORs := 68    
+---XORs : 
	               19 Bit    Wide XORs := 12    
	               15 Bit    Wide XORs := 8     
	                7 Bit    Wide XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 20    
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 8     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 1957.895 ; gain = 672.836 ; free physical = 134 ; free virtual = 4344
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1957.895 ; gain = 672.836 ; free physical = 126 ; free virtual = 4339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 132 ; free virtual = 4347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    45|
|4     |LUT3 |   154|
|5     |LUT4 |    80|
|6     |LUT5 |   131|
|7     |LUT6 |   366|
|8     |FDCE |    25|
|9     |FDPE |    12|
|10    |FDRE |   879|
|11    |IBUF |   233|
|12    |OBUF |    90|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                  |Module                                  |Cells |
+------+----------------------------------------------------------+----------------------------------------+------+
|1     |top                                                       |                                        |  2017|
|2     |  u_BACKEND                                               |backend_master                          |  1534|
|3     |    u_INJECTION                                           |backend_master_injection                |   776|
|4     |      \u_BUFFER_FIFO.u_BUFFER_FIFO_HAM                    |buffer_fifo_ham_0                       |   675|
|5     |        buffer_fifo                                       |buffer_fifo_1                           |   667|
|6     |        hamming_enc                                       |hamming_enc_2                           |     8|
|7     |      \u_PACKETIZER_CONTROL.u_PACKETIZER_CONTROL_TMR      |backend_master_packetizer_control_tmr   |    96|
|8     |        \TMR[2].u_PACKETIZER_CONTROL                      |backend_master_packetizer_control       |    96|
|9     |      \u_SEND_CONTROL.u_SEND_CONTROL_TMR                  |send_control_tmr                        |     5|
|10    |        \TMR[2].u_SEND_CONTROL                            |send_control                            |     5|
|11    |    u_RECEPTION                                           |backend_master_reception                |   758|
|12    |      \u_BUFFER_FIFO.u_BUFFER_FIFO_HAM                    |buffer_fifo_ham                         |   693|
|13    |        buffer_fifo                                       |buffer_fifo                             |   672|
|14    |        hamming_enc                                       |hamming_enc                             |    21|
|15    |      \u_DEPACKETIZER_CONTROL.u_DEPACKETIZER_CONTROL_TMR  |backend_master_depacketizer_control_tmr |    51|
|16    |        \TMR[2].u_DEPACKETIZER_CONTROL                    |backend_master_depacketizer_control     |    51|
|17    |      \u_RECEIVE_CONTROL.u_RECEIVE_CONTROL_TMR            |receive_control_tmr                     |     5|
|18    |        \TMR[2].u_RECEIVE_CONTROL                         |receive_control                         |     5|
|19    |  u_FRONTEND                                              |frontend_master                         |   159|
+------+----------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.902 ; gain = 680.844 ; free physical = 120 ; free virtual = 4352
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 1965.910 ; gain = 680.844 ; free physical = 128 ; free virtual = 4353
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1971.840 ; gain = 0.000 ; free physical = 412 ; free virtual = 4663
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.633 ; gain = 0.000 ; free physical = 357 ; free virtual = 4619
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: abcda87f
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:54 . Memory (MB): peak = 2043.668 ; gain = 770.484 ; free physical = 356 ; free virtual = 4619
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1681.092; main = 1395.771; forked = 402.542
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2959.102; main = 2043.637; forked = 993.195
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.645 ; gain = 0.000 ; free physical = 356 ; free virtual = 4619
INFO: [Common 17-1381] The checkpoint '/home/haas/Documents/Github/XINA-IF/vivado/XINA-IF.runs/synth_1/tcc_top_master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tcc_top_master_utilization_synth.rpt -pb tcc_top_master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 13:15:33 2024...
