Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_10 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_top_module_behav xil_defaultlib.test_top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addrConv
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dataConv
Compiling module xil_defaultlib.saturationLogic
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.Sigmoid_func_sigmoid_0_0
Compiling module xil_defaultlib.sigmoid_interface
Compiling module xil_defaultlib.Sigmoid_func_sigmoid_interface_0...
Compiling module xil_defaultlib.Sigmoid_func
Compiling module xil_defaultlib.Sigmoid_func_wrapper
Compiling module xil_defaultlib.top_shallow_Sigmoid_func_wrapper...
Compiling module xil_defaultlib.top_shallow_Sigmoid_func_wrapper...
Compiling module xil_defaultlib.adder22
Compiling module xil_defaultlib.acc_ctrl
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.top_shallow_acc_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.top_shallow_controller_0_0
Compiling module xil_defaultlib.hiddden_node_register
Compiling module xil_defaultlib.top_shallow_hiddden_node_registe...
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder17
Compiling module xil_defaultlib.adder18
Compiling module xil_defaultlib.adder19
Compiling module xil_defaultlib.mac3_default
Compiling module xil_defaultlib.top_shallow_mac3_0_0
Compiling module xil_defaultlib.top_shallow_mac3_1_0
Compiling module xil_defaultlib.output_node_reg
Compiling module xil_defaultlib.top_shallow_output_node_reg_0_0
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.top_shallow_sign_extender_0_0
Compiling module xil_defaultlib.top_shallow
Compiling module xil_defaultlib.top_shallow_wrapper
Compiling module xil_defaultlib.test_top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_top_module_behav
