# ESL-2 Bridge — Phase-0 hardware testing checklist

Bench-setup for the **read-only keypad-bus tap** on the Arrowhead ESL-2 (ELITE-S).
Goal: sniff `CLK/DAT`, confirm the real bus clock rate, and capture `10000001`-flagged
frames — with gear on hand plus a couple of cheap parts.

Tracking: [#255](https://github.com/Chrison-Homelab/Homelab/issues/255) (build) ·
[#263](https://github.com/Chrison-Homelab/Homelab/issues/263) (this checklist).
See also [`../README.md`](../README.md).

## Bill of materials

**Have on hand / already planned**

- **ESP32** (240 MHz) — capture MCU. Alternatively a **Raspberry Pi 1 rev B** running
  `sivann/crowalarm` as an independent cross-check.
- **USB cable + laptop** — flash + serial monitor.

**Need at the bench (essential, read-only)**

- **Resistors for 2 voltage dividers** (one each on CLK + DAT), ~2:1 to drop 5 V → ~3.3 V.
  E.g. **R1 1.8 kΩ / R2 3.3 kΩ** (Vout ≈ 3.24 V) or 10 k/20 k. 4 resistors total.
- **Breadboard + DuPont/jumper wires** — build the dividers solderless.
- **Multimeter** — identify terminals + confirm divider output ≈3.3 V **before** touching
  an ESP32 GPIO.

**Strongly recommended**

- **Cheap 8-ch USB logic analyzer** (Saleae clone) — directly answers "confirm the real
  clock rate" and lets you see the `10000001` flag frames without trusting firmware yet.
  De-risks the C# nanoFramework vs C++ decision.

**Phase 2 (control) only — NOT needed for Phase 0**

- Bi-directional logic-level converter (TXS0108E / BSS138).
- Relay module (keyswitch-simulation alt path).

## Wiring

```mermaid
graph LR
  subgraph Panel["Arrowhead ESL-2 keypad bus"]
    POS["POS ~12V"]
    NEG["NEG / GND"]
    CLK["CLK 5V"]
    DAT["DAT 5V"]
  end
  CLK -->|"divider 1.8k / 3.3k"| G1["ESP32 GPIOx"]
  DAT -->|"divider 1.8k / 3.3k"| G2["ESP32 GPIOy"]
  NEG ---|"common ground"| GND["ESP32 GND"]
  LA["Logic analyzer (optional)"] -.taps.-> G1
  LA -.taps.-> G2
```

Resistor divider, per line (CLK and DAT). Vout = 5 × 3.3 / 5.1 ≈ **3.24 V**:

```
Panel CLK (5V) ──[ R1 1.8k ]──┬── ESP32 GPIO  (≈3.24V)
                              │
                          [ R2 3.3k ]
                              │
Panel NEG ────────────────────┴── ESP32 GND   (common ground)
```

- **Common ground is mandatory** — ESP32 GND ↔ panel NEG, or the CLK/DAT readings are
  meaningless.
- Power the ESP32 from **laptop USB**, not the panel's 12 V rail, for the first tap.
- Do **not** wire POS (12 V) to the ESP32 — it is the rail, not a signal.

## Verification steps (in order)

1. Multimeter: identify POS/NEG/CLK/DAT; confirm CLK/DAT swing ≈5 V.
2. Build dividers on breadboard; multimeter-confirm output ≈3.3 V **before** connecting to
   the ESP32.
3. Logic analyzer on the divided CLK/DAT: observe frames, measure clock period (expected
   hundreds of µs–1 ms), confirm the `10000001` flag.
4. Only then flash capture firmware and read on the ESP32.

## Phase-0 capture log

**Board:** ESL-2 `V908.14c` (EliteControl), PN `11003`, S/N `502216`. Plugpack-DC powered
(switching supply on board) — **no mains on the PCB**.

**Keypad-bus terminal order (top → bottom):** `D` · `C` · `N` · `P`.

**Measured on the `KEYPAD BUS` block (black probe on `N`, DC volts), 2026-07-19:**

| Screw | Reading | Role | Notes |
|-------|---------|------|-------|
| `D` (DAT) | **4.63 V** | signal → tap | idles high ~5 V (active-low) — confirms **5 V logic** |
| `C` (CLK) | **2.32 V** | signal → tap | ≈½ of 5 V on a DMM ⇒ **clock is free-running (~50% duty)**; constant traffic to capture |
| `N` (NEG) | **0 V** | ground / ESP32 GND | reference |
| `P` (POS) | **13.56 V** | aux/battery rail | **do NOT connect to ESP32** |

**Implications:** 5 V bus confirmed → 1.8k/3.3k divider (≈3.24 V out) is correctly sized.
On this **live security bus**, **18k/33k** is a drop-in alternative (same ~3.24 V out, ~10×
less load ≈0.1 mA) if minimising bus loading is preferred. Free-running clock means capture
can start any time without forcing keypad traffic.

## ⚠️ Safety

Live security panel — **read-only tap only**; never disrupt its own monitoring/dialler.
Sample DAT on CLK falling edge, DAT active-low (firmware note). **Continuity mode injects
test current — never use it on the powered bus; DC-volts only.**
