# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: ILA
enums:
  - name: ILA_INTSN_E
    attributes:
      width: "20"
    description: Enumerates the different ILA-generated interrupts.
    values:
      - name: ILA_TX(0)_STAT_CNT_OVFL
        value: 0x17040 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILA_TX(0)_INT[STAT_CNT_OVFL].

      - name: ILA_TX(0)_TXF_SBE
        value: 0x17041 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILA_TX(0)_INT[TXF_SBE].

      - name: ILA_TX(0)_TXF_DBE
        value: 0x17042 + a*0x100
        attributes:
          intsn_lsb_mismatch: "True"
        description: See ILA_TX(0)_INT[TXF_DBE].

      - name: ILA_RX(0)_LANE_ALIGN_FAIL
        value: 0x17080 + a*0x100
        description: See ILA_RX(0)_INT[LANE_ALIGN_FAIL].

      - name: ILA_RX(0)_CRC24_ERR
        value: 0x17081 + a*0x100
        description: See ILA_RX(0)_INT[CRC24_ERR].

      - name: ILA_RX(0)_WORD_SYNC_DONE
        value: 0x17082 + a*0x100
        description: See ILA_RX(0)_INT[WORD_SYNC_DONE].

      - name: ILA_RX(0)_LANE_ALIGN_DONE
        value: 0x17083 + a*0x100
        description: See ILA_RX(0)_INT[LANE_ALIGN_DONE].

      - name: ILA_RX(0)_STAT_CNT_OVFL
        value: 0x17084 + a*0x100
        description: See ILA_RX(0)_INT[STAT_CNT_OVFL].

      - name: ILA_RX(0)_LANE_BAD_WORD
        value: 0x17085 + a*0x100
        description: See ILA_RX(0)_INT[LANE_BAD_WORD].

      - name: ILA_RXLNE(0..7)_SERDES_LOCK_LOSS
        value: 0x170C0 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[SERDES_LOCK_LOSS].

      - name: ILA_RXLNE(0..7)_BDRY_SYNC_LOSS
        value: 0x170C1 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[BDRY_SYNC_LOSS].

      - name: ILA_RXLNE(0..7)_CRC32_ERR
        value: 0x170C2 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[CRC32_ERR].

      - name: ILA_RXLNE(0..7)_UKWN_CNTL_WORD
        value: 0x170C3 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[UKWN_CNTL_WORD].

      - name: ILA_RXLNE(0..7)_SCRM_SYNC_LOSS
        value: 0x170C4 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[SCRM_SYNC_LOSS].

      - name: ILA_RXLNE(0..7)_DSKEW_FIFO_OVFL
        value: 0x170C5 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[DSKEW_FIFO_OVFL].

      - name: ILA_RXLNE(0..7)_STAT_MSG
        value: 0x170C6 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[STAT_MSG].

      - name: ILA_RXLNE(0..7)_STAT_CNT_OVFL
        value: 0x170C7 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL].

      - name: ILA_RXLNE(0..7)_BAD_64B67B
        value: 0x170C8 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[BAD_64B67B].

      - name: ILA_RXLNE(0..7)_DISP_ERR
        value: 0x170C9 + a*0x100
        description: See ILA_RX_LNE(0..7)_INT[DISP_ERR].


registers:
  - name: ILA_GBL_CFG
    title: ILA Global Configuration Register
    address: 0x1180017000000
    bus: RSL
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RESET
        bits: 2
        access: R/W
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: Reset ILA. For diagnostic use only.

      - name: CCLK_DIS
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: Disable ILA conditional clocking.   For diagnostic use only.

      - name: --
        bits: 0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: ILA_SER_CFG
    title: ILA SerDes Configuration Register
    address: 0x1180017000018
    bus: RSL
    fields:
      - name: --
        bits: 63..57
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_RXPOL_AUTO
        bits: 56
        access: R/W
        reset: 0
        typical: --
        description: SerDes lane receive polarity autodetection mode.

      - name: --
        bits: 55..48
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_RXPOL
        bits: 47..40
        access: R/W
        reset: 0x0
        typical: --
        description: |
          SerDes lane receive polarity.
          0x0 = RX without inversion.
          0x1 = RX with inversion.

      - name: --
        bits: 39..32
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_TXPOL
        bits: 31..24
        access: R/W
        reset: 0x0
        typical: --
        description: |
          SerDes lane transmit polarity.
          0x0 = TX without inversion.
          0x1 = TX with inversion.

      - name: --
        bits: 23..16
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_RESET_N
        bits: 15..8
        access: R/W
        reset: 0x0
        typical: --
        description: SerDes lane reset.

      - name: --
        bits: 7..0
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.


  - name: ILA_BIST_SUM
    title: ILA BIST Summary Register
    address: 0x1180017000038
    bus: RSL
    attributes:
      dv_bist_all_fail_test: "ALL"
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TLK0_TXF0
        bits: 0
        access: RO
        reset: 0
        typical: --
        description: BIST status of tlk0.txf.tx_fif_mem.


  - name: ILA_TX(0)_CFG0
    title: ILA TX0 Configuration Register 0
    address: 0x1180017010000 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: EXT_LPBK
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: |
          Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,
          skip word are inserted/deleted.

      - name: INT_LPBK
        bits: 61
        access: R/W
        reset: 0
        typical: --
        description: Enable TX-RX internal loopback.

      - name: --
        bits: 60..56
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LNK_STATS_RDCLR
        bits: 55
        access: R/W
        reset: 0
        typical: --
        description: CSR read to ILA_TXx_STAT* clears the counter after returning its current value.

      - name: LNK_STATS_ENA
        bits: 54
        access: R/W
        reset: 0
        typical: --
        description: Enable link statistics counters

      - name: --
        bits: 53..52
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: MFRM_LEN
        bits: 51..39
        access: R/W
        reset: 0x400
        typical: --
        description: |
          The quantity of data sent on each lane including one sync word, scrambler state, diag
          word, zero or more skip words, and the data payload. Must be larger than
          ILA_TX(0)_CFG1[SKIP_CNT] + 9.
          Supported range:
          ILA_TX(0)_CFG1[SKIP_CNT] + 9 < MFRM_LEN <= 4096)

      - name: BRST_SHRT
        bits: 38..32
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Minimum interval between burst control words, as a multiple of eight bytes. Supported
          range from eight to 512 bytes
          (i.e. 0 < BRST_SHRT <= 64).

      - name: LANE_REV
        bits: 31
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane reversal.   When enabled, lane striping is performed from most significant lane
          enabled to least significant lane enabled. LANE_ENA must be zero before changing LANE_REV.

      - name: BRST_MAX
        bits: 30..26
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Maximum size of a data burst, as a multiple of 64 byte blocks.
          Supported range is from 64 bytes to 1024 bytes
          (i.e. 0 < BRST_MAX <= 16).

      - name: --
        bits: 25..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LANE_ENA
        bits: 7..0
        access: R/W
        reset: 0x0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Lane enable mask. Link is enabled if any lane is enabled. The same lane should not be
          enabled in multiple ILA_TX(0)_CFG0. Each bit of LANE_ENA maps to a TX lane (TLE) and a QLM
          lane. Note that LANE_REV has no effect on this mapping.
          LANE_ENA[0] = TLE0  =  QLM2 lane 0
          LANE_ENA[1] = TLE1  =  QLM2 lane 1
          LANE_ENA[2] = TLE2  =  QLM2 lane 2
          LANE_ENA[3] = TLE3  =  QLM2 lane 3
          LANE_ENA[4] = TLE4  =  QLM3 lane 0
          LANE_ENA[5] = TLE5  =  QLM3 lane 1
          LANE_ENA[6] = TLE6  =  QLM3 lane 2
          LANE_ENA[7] = TLE7  =  QLM3 lane 3


  - name: ILA_TX(0)_CFG1
    title: ILA TX0 Configuration Register 1
    address: 0x1180017010008 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..44
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TXF_BYP_DIS
        bits: 43
        access: R/W
        reset: 0
        typical: --
        description: TX-FIFO bypass disable.

      - name: SER_LIMIT
        bits: 42..33
        access: R/W
        reset: 0x190
        typical: --
        description: |
          Reduce latency by limiting the amount of data in flight for each SerDes. SER_LIMIT must be
          set as follows:
          SER_LIMIT >= (((17 + NUM_LANES) * (BAUD/SCLK/20) + 4) * 20
          For instance, for SCLK=1.1GHz,BAUD=10.3125,NUM_LANES=8:
          SER_LIMIT >= (((17 + 8) * (10.3125/1.1/20) + 4) * 20
          SER_LIMIT >= 314

      - name: PKT_BUSY
        bits: 32
        access: RO/H
        reset: 0
        typical: --
        description: TX-link is transmitting data.

      - name: --
        bits: 31..26
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SKIP_CNT
        bits: 25..22
        access: R/W
        reset: 0x1
        typical: --
        description: Number of skip words to insert after the scrambler state.

      - name: PKT_FLUSH
        bits: 21
        access: R/W
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Packet transmit flush. When asserted, the TxFIFO continuously drains; all data is dropped.
          Software should first write
          PKT_ENA = 0 and wait for PKT_BUSY = 0.

      - name: PKT_ENA
        bits: 20
        access: R/W
        reset: 1
        typical: --
        description: Packet transmit enable. When zero, the TX-link stops transmitting packets, as per RX_LINK_FC_PKT.

      - name: --
        bits: 19..9
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RMATCH
        bits: 8
        access: R/W
        reset: 0
        typical: --
        description: Enable rate-matching circuitry.

      - name: --
        bits: 7..0
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.


  - name: ILA_TX(0)_PKT_CNT(0..1)
    title: ILA TX0 Packet Count Registers
    address: 0x1180017010020 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..28
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_PKT
        bits: 27..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of packets transmitted per channel. Wraps on overflow. On overflow, sets
          ILA_TX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_TX(0)_BYTE_CNT(0..1)
    title: ILA TX0 Byte Count Registers
    address: 0x1180017010040 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..40
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BYTES
        bits: 39..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Number of bytes transmitted per channel. Wraps on overflow. On overflow, sets
          ILA_TX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_TX(0)_RMATCH
    title: ILA TX0 RMATCH Register
    address: 0x1180017010080 + a*0x4000
    bus: RSL
    attributes:
      dv_fc_scratch: "ALL"
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: GRNLRTY
        bits: 49..48
        access: RO
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_LIMIT
        bits: 47..32
        access: R/W
        reset: 0x400
        typical: --
        description: |
          Size of token bucket, also the maximum quantity of data that can be burst across the
          interface before invoking rate-limiting logic.

      - name: TIME_LIMIT
        bits: 31..16
        access: R/W
        reset: 0x100
        typical: --
        description: Number of cycles per time interval. Must be >= 4.

      - name: RATE_LIMIT
        bits: 15..0
        access: R/W
        reset: 0x400
        typical: --
        description: Number of tokens added to the bucket when the interval timer expires.


  - name: ILA_TX(0)_CHA_XON
    title: ILA TX0 Channel XON Register
    address: 0x1180017010088 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CH1_XON
        bits: 1
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Flow-control status for channel 1, where a value of 0 indicates the presence of
          backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e.
          XON).

      - name: CH0_XON
        bits: 0
        access: R/W/H
        reset: 0
        typical: --
        description: |
          Flow-control status for channel 0, where a value of 0 indicates the presence of
          backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e.
          XON).


  - name: ILA_TX(0)_DBG
    title: ILA TX0 Debug Register
    address: 0x1180017010090 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..3
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BAD_CRC24
        bits: 2
        access: R/W/H
        reset: 0
        typical: --
        description: Send a control word with bad CRC24. Hardware clears this field once the injection is performed.

      - name: TX_BAD_CTLW2
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: Send a control word without the control bit set.

      - name: TX_BAD_CTLW1
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Send a data word with the control bit set.


  - name: ILA_TX(0)_INT
    title: ILA TX0 Interrupt Register
    address: 0x1180017010098 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..6
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TXF_DBE
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          TX FIFO double-bit error. Throws ILA_INTSN_E::ILA_TX(0..1)_TXF_DBE. See also
          ILA_TX(0..1)_TXF_ERR_ST.

      - name: TXF_SBE
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          TX FIFO single-bit error. Throws ILA_INTSN_E::ILA_TX(0..1)_TXF_SBE. See also
          ILA_TX(0..1)_TXF_ERR_ST.

      - name: STAT_CNT_OVFL
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Statistics counter overflow. Throws ILA_INTSN_E::ILA_TX(0..1)_STAT_CNT_OVFL.

      - name: --
        bits: 2..0
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.


  - name: ILA_TX(0)_ERR_CFG
    title: ILA TX0 Error Configuration Register
    address: 0x11800170100A0 + a*0x4000
    bus: RSL
    attributes:
      uvm_default_constraint: "True"
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TXF_FLIP
        bits: 17..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: |
          Testing feature. Flip syndrome bits <1:0> on writes to the TXF RAM to test single-bit or
          double-bit errors.

      - name: --
        bits: 15..1
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: TXF_COR_DIS
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Disable ECC corrector on TXF.


  - name: ILA_RX(0)_CFG0
    title: ILA RX0 Configuration Register 0
    address: 0x1180017020000 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: EXT_LPBK
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: |
          Enable RX-TX data external loopback. Note that with differing transmit and receive clocks,
          skip word are inserted/deleted.

      - name: --
        bits: 61..60
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LNK_STATS_WRAP
        bits: 59
        access: R/W
        reset: 0
        typical: --
        description: Enable that upon overflow, statistics should wrap instead of saturating.

      - name: --
        bits: 58..56
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LNK_STATS_RDCLR
        bits: 55
        access: R/W
        reset: 0
        typical: --
        description: |
          Enable that a CSR read operation to ILA_RX(0)_STAT* clears the counter after returning its
          current value.

      - name: LNK_STATS_ENA
        bits: 54
        access: R/W
        reset: 0
        typical: --
        description: Enable link-statistics counters.

      - name: --
        bits: 53..52
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: MFRM_LEN
        bits: 51..39
        access: R/W
        reset: 0x400
        typical: --
        description: |
          The quantity of data sent on each lane including one sync word, scrambler state,
          diagnostic word, zero or more skip words, and the data payload. Must be larger than
          ILA_RX(0)_CFG1[SKIP_CNT] + 32.
          Supported range:
          ILA_RX(0)_CFG1[SKIP_CNT] + 32 < MFRM_LEN <= 4096

      - name: BRST_SHRT
        bits: 38..32
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Minimum interval between burst control words, as a multiple of eight bytes. Supported
          range from 8 to 512 bytes (i.e. 0 < BRST_SHRT <= 64).
          This field affects the ILA_RX(0)_STAT4[BRST_SHRT_ERR_CNT] counter. It does not affect
          correct operation of the link.

      - name: LANE_REV
        bits: 31
        access: R/W
        reset: 0
        typical: --
        description: |
          Lane reversal. When enabled, lane destriping is performed from most-significant lane
          enabled to least-significant lane enabled. LANE_ENA must be 0 before changing LANE_REV.

      - name: BRST_MAX
        bits: 30..26
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Maximum size of a data burst, as a multiple of 64-byte blocks. Supported range is from 64
          to 1024 bytes
          (i.e. 0 < BRST_MAX <= 16).
          This field affects the ILA_RX(0)_STAT2[BRST_NOT_FULL_CNT] and
          ILA_RX(0)_STAT3[BRST_MAX_ERR_CNT] counters. It does not affect correct operation of the
          link.

      - name: --
        bits: 25..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LANE_ENA
        bits: 7..0
        access: R/W
        reset: 0x0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Lane enable mask. The link is enabled if any lane is enabled. The same lane should not be
          enabled in multiple ILA_RXn_CFG0. Each bit of LANE_ENA maps to an RX lane (RLE) and a QLM
          lane. Note that LANE_REV has no effect on this mapping.
          LANE_ENA[0] = RLE0 =  QLM2 lane 0
          LANE_ENA[1] = RLE1 =  QLM2 lane 1
          LANE_ENA[2] = RLE2 =  QLM2 lane 2
          LANE_ENA[3] = RLE3 =  QLM2 lane 3
          LANE_ENA[4] = RLE4 =  QLM3 lane 0
          LANE_ENA[5] = RLE5 =  QLM3 lane 1
          LANE_ENA[6] = RLE6 =  QLM3 lane 2
          LANE_ENA[7] = RLE7 =  QLM3 lane 3


  - name: ILA_RX(0)_CFG1
    title: ILA RX0 Configuration Register 1
    address: 0x1180017020008 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: PKT_FLUSH
        bits: 21
        access: WO
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Packet receive flush. Setting this bit to1 causes all open packets to be error-out, just
          as though the link went down.

      - name: PKT_ENA
        bits: 20
        access: R/W
        reset: 0
        typical: --
        description: Packet receive enable. When set to 0, any received SOP causes the entire packet to be dropped.

      - name: --
        bits: 19
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: TX_LINK_FC
        bits: 18
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link flow-control status transmitted by the TX-link XON (=1) when RX_FIFO_CNT <=
          RX_FIFO_HWM and lane alignment is done.

      - name: RX_LINK_FC
        bits: 17
        access: RO/H
        reset: 0
        typical: --
        description: |
          Link flow-control status received in burst/idle control words. XOFF (=0) causes TX-link to
          stop transmitting on all channels.

      - name: RX_ALIGN_ENA
        bits: 16
        access: R/W/H
        reset: 0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Enable the lane alignment. This should only be done after all enabled lanes have achieved
          word boundary lock and scrambler synchronization. Note that hardware clears this when any
          participating lane loses either word boundary lock or scrambler synchronization.

      - name: --
        bits: 15..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_BDRY_LOCK_ENA
        bits: 7..0
        access: R/W/H
        reset: 0x0
        typical: --
        attributes:
          regtest_force: "0"
        description: |
          Enable word-boundary lock. While disabled, received data is tossed. Once enabled, received
          data is searched for legal two-bit patterns. Automatically cleared for disabled lanes.


  - name: ILA_RX(0)_INT
    title: ILA RX0 Interrupt Register
    address: 0x1180017020010 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..6
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LANE_BAD_WORD
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: A lane encountered either a bad 64B/67B code word or an unknown control-word type.

      - name: STAT_CNT_OVFL
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: Statistics counter overflow.

      - name: LANE_ALIGN_DONE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: Lane alignment successful.

      - name: WORD_SYNC_DONE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          All enabled lanes have achieved word-boundary lock and scrambler synchronization. Lane
          alignment may now be enabled.

      - name: CRC24_ERR
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: --
        description: Burst CRC24 error.  All open packets receive an error.

      - name: LANE_ALIGN_FAIL
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Lane alignment fails after four tries. Hardware repeats lane alignment until is succeeds
          or until ILA_RX(0)_CFG1[RX_ALIGN_ENA] = 0.


  - name: ILA_RX(0)_STAT0
    title: ILA RX0 Status Register 0
    address: 0x1180017020020 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..33
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC24_MATCH_CNT
        bits: 32..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of CRC24 matches received. Wraps on overflow if
          ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets
          ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT1
    title: ILA RX0 Status Register 1
    address: 0x1180017020028 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC24_ERR_CNT
        bits: 17..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts with a detected CRC error. Wraps on overflow if
          ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets
          ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT2
    title: ILA RX0 Status Register 2
    address: 0x1180017020030 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..48
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_NOT_FULL_CNT
        bits: 47..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts received that terminated without an EOP and contained fewer
          than BurstMax words. Wraps on overflow if ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise,
          saturates. On overflow/saturate, sets ILA_RX(0)_INT[STAT_CNT_OVFL]=1.

      - name: --
        bits: 31..28
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_CNT
        bits: 27..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts correctly received (i.e. good CRC24, not in violation of
          BurstMax or BurstShort). Wraps on overflow if ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise,
          saturates. On overflow/saturate, sets ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT3
    title: ILA RX0 Status Register 3
    address: 0x1180017020038 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_MAX_ERR_CNT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts received longer than the BurstMax parameter. Wraps on
          overflow if ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate,
          sets ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT4
    title: ILA RX0 Status Register 4
    address: 0x1180017020040 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BRST_SHRT_ERR_CNT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bursts received that violate the BurstShort parameter. Wraps on
          overflow if ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate,
          sets ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT5
    title: ILA RX0 Status Register 5
    address: 0x1180017020048 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..23
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: ALIGN_CNT
        bits: 22..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of alignment sequences received (i.e. those that do not violate the
          current alignment). Wraps on overflow if ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise,
          saturates. On overflow/saturate, sets ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT6
    title: ILA RX0 Status Register 6
    address: 0x1180017020050 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: ALIGN_ERR_CNT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of alignment sequences received in error (i.e. those that violate the
          current alignment). Wraps on overflow if ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise,
          saturates. On overflow/saturate, sets ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT7
    title: ILA RX0 Status Register 7
    address: 0x1180017020058 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..16
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BAD_64B67B_CNT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bad 64B/67B code words. Wraps on overflow if
          ILA_RX(0)_CFG0[LNK_STATS_WRAP]=1. Otherwise, saturates. On overflow/saturate, sets
          ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_STAT8
    title: ILA RX0 Status Register 8
    address: 0x1180017020060 + a*0x4000
    bus: RSL
    description: This register is reserved.
    fields:
      - name: --
        bits: 63..0
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.


  - name: ILA_RX(0)_STAT9
    title: ILA RX0 Status Register 9
    address: 0x1180017020068 + a*0x4000
    bus: RSL
    description: This register is reserved.
    fields:
      - name: --
        bits: 63..0
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.


  - name: ILA_RX(0)_PKT_CNT(0..1)
    title: ILA RX0 Packet Count Registers
    address: 0x1180017020080 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..34
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_PKT
        bits: 33..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of packets received per channel. Wraps on overflow. On overflow, sets
          ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX(0)_CHA_XON
    title: ILA RX0 Flow Control Register
    address: 0x1180017020090 + a*0x4000
    bus: RSL
    fields:
      - name: --
        bits: 63..2
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CH1_XON
        bits: 1
        access: RO/H
        reset: 0
        typical: --
        description: |
          Flow-control status for channel 1, where a value of 0 indicates the presence of
          backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e. XON)

      - name: CH0_XON
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: |
          Flow-control status for channel 0, where a value of 0 indicates the presence of
          backpressure (i.e. XOFF) and a value of 1 indicates the absence of backpressure (i.e. XON)


  - name: ILA_RX(0)_BYTE_CNT(0..1)
    title: ILA RX0 Byte Count Registers
    address: 0x11800170200A0 + a*0x4000 + b*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..40
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_BYTES
        bits: 39..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bytes received per channel. Wraps on overflow. On overflow, sets
          ILA_RX(0)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_LNE_STS_MSG
    title: ILA Lane-Status Message Register
    address: 0x1180017030000
    bus: RSL
    attributes:
      regtest_skip: "True"
    fields:
      - name: --
        bits: 63..56
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_LNK_STAT
        bits: 55..48
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Link status received in the diagnostic word (per-lane); 1 means healthy (according to the
          Interlaken specification).

      - name: --
        bits: 47..40
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_LNE_STAT
        bits: 39..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Lane status received in the diagnostic word (per-lane); 1 means healthy (according to the
          Interlaken specification).

      - name: --
        bits: 31..24
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_LNK_STAT
        bits: 23..16
        access: R/W
        reset: 0xff
        typical: --
        description: |
          Link status transmitted in the diagnostic word (per-lane); 1 means healthy (according to
          the Interlaken specification).

      - name: --
        bits: 15..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_LNE_STAT
        bits: 7..0
        access: R/W
        reset: 0xff
        typical: --
        description: |
          Lane status transmitted in the diagnostic word (per-lane); 1 means healthy (according to
          the Interlaken specification).


  - name: ILA_LNE_DBG
    title: ILA Lane Debug Register
    address: 0x1180017030008
    bus: RSL
    fields:
      - name: --
        bits: 63..60
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BAD_CRC32
        bits: 59
        access: R/W
        reset: 0
        typical: --
        description: Send one diagnostic word with bad CRC32 to the selected lane. Note that it injects just once.

      - name: TX_BAD_6467_CNT
        bits: 58..54
        access: R/W
        reset: 0x0
        typical: --
        description: Specifies the number of bad 64B/67B codewords on the selected lane.

      - name: TX_BAD_SYNC_CNT
        bits: 53..51
        access: R/W
        reset: 0x0
        typical: --
        description: Specifies the number of bad sync words on the selected lane.

      - name: TX_BAD_SCRAM_CNT
        bits: 50..48
        access: R/W
        reset: 0x0
        typical: --
        description: Specifies the number of bad scrambler state on the selected lane.

      - name: --
        bits: 47..40
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_BAD_LANE_SEL
        bits: 39..32
        access: R/W
        reset: 0x0
        typical: --
        description: Select the lane to apply the error-injection counts.

      - name: --
        bits: 31..24
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_DIS_DISPR
        bits: 23..16
        access: R/W
        reset: 0x0
        typical: --
        description: Per-lane disparity disable.

      - name: --
        bits: 15..8
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TX_DIS_SCRAM
        bits: 7..0
        access: R/W
        reset: 0x0
        typical: --
        description: Per-lane scrambler disable.


  - name: ILA_RX_LNE(0..7)_CFG
    title: ILA RX Lane Configuration Registers
    address: 0x1180017038000 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..9
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: RX_DIS_PSH_SKIP
        bits: 8
        access: R/W/H
        reset: 0
        typical: 0
        description: |
          When asserted, skip words are discarded in the lane logic; when deasserted, skip words are
          destripped.
          If the lane is in internal loopback mode, this field is ignored and skip words are always
          discarded in the lane logic.

      - name: --
        bits: 7
        access: RAZ
        reset: 0
        typical: --
        description: Reserved.

      - name: RX_DIS_DISP_CHK
        bits: 6
        access: R/W
        reset: 0
        typical: --
        description: Disable the RX disparity check, see ILA_RX_LNE(0..7)_INT[DISP_ERR].

      - name: RX_SCRM_SYNC
        bits: 5
        access: RO/H
        reset: 0
        typical: --
        description: RX scrambler-synchronization status. A 1 means synchronization has been achieved.

      - name: RX_BDRY_SYNC
        bits: 4
        access: RO/H
        reset: 0
        typical: --
        description: RX word-boundary-synchronization status. A 1 means synchronization has been achieved

      - name: RX_DIS_UKWN
        bits: 3
        access: R/W
        reset: 0
        typical: 0
        description: |
          Disable normal response to unknown words. Unknown words are still logged but do not cause
          an error to all open channels.

      - name: RX_DIS_SCRAM
        bits: 2
        access: R/W
        reset: 0
        typical: 0
        description: Disable lane scrambler. For diagnostic use only.

      - name: STAT_RDCLR
        bits: 1
        access: R/W
        reset: 0
        typical: --
        description: |
          A CSR read operation to ILA_RX_LNEn_STAT* clears the selected counter after returning its
          current value.

      - name: STAT_ENA
        bits: 0
        access: R/W
        reset: 0
        typical: --
        description: Enable RX lane statistics counters.


  - name: ILA_RX_LNE(0..7)_INT
    title: ILA RX Lane Interrupt Registers
    address: 0x1180017038008 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..10
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: DISP_ERR
        bits: 9
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX disparity error encountered. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_DISP_ERR.

      - name: BAD_64B67B
        bits: 8
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Bad 64B/67B code word encountered. Once the bad word reaches the burst-control unit (as
          indicated by ILA_RX(0)_INT[LANE_BAD_WORD]) it is discarded and all open packets receive an
          error. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_BAD_64B67B.

      - name: STAT_CNT_OVFL
        bits: 7
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX-lane statistic counter overflow. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_STAT_CNT_OVFL.

      - name: STAT_MSG
        bits: 6
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Indicates that status bits for the link or a lane transitioned from a 1 (healthy) to a 0
          (problem). Throws ILA_INTSN_E::ILA_RXLNE(0..7)_STAT_MSG.

      - name: DSKEW_FIFO_OVFL
        bits: 5
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX deskew-FIFO overflow occurred. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_DSKEW_FIFO_OVFL.

      - name: SCRM_SYNC_LOSS
        bits: 4
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Indicates that four consecutive bad sync words or three consecutive scramble-state
          mismatches occurred. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_SCRM_SYNC_LOSS.

      - name: UKWN_CNTL_WORD
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Unknown framing-control word. Block type does not match any of (SYNC,SCRAM,SKIP,DIAG).
          Throws ILA_INTSN_E::ILA_RXLNE(0..7)_UKWN_CNTL_WORD.

      - name: CRC32_ERR
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          Diagnostic CRC32 errors. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_CRC32_ERR.

      - name: BDRY_SYNC_LOSS
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX logic loses word-boundary sync (16 tries). Hardware automatically attempts to regain
          word-boundary sync. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_BDRY_SYNC_LOSS.

      - name: SERDES_LOCK_LOSS
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          RX SerDes loses lock. Throws ILA_INTSN_E::ILA_RXLNE(0..7)_SERDES_LOCK_LOSS.


  - name: ILA_RX_LNE(0..7)_STAT0
    title: ILA RX Lane Statistics Registers 0
    address: 0x1180017038018 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SER_LOCK_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of times the lane lost clock-data-recovery. On overflow, saturates
          and sets ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT1
    title: ILA RX Lane Statistics Registers 1
    address: 0x1180017038020 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BDRY_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of times a lane lost word-boundary synchronization. On overflow,
          saturates and sets ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT2
    title: ILA RX Lane Statistics Registers 2
    address: 0x1180017038028 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SYNCW_GOOD_CNT
        bits: 49..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of good synchronization words. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.

      - name: --
        bits: 31..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SYNCW_BAD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bad synchronization words. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT3
    title: ILA RX Lane Statistics Registers 3
    address: 0x1180017038030 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: BAD_64B67B_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of bad 64B/67B words, meaning bit <65> or bit <64> has been
          corrupted. On overflow, saturates and sets ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT4
    title: ILA RX Lane Statistics Registers 4
    address: 0x1180017038038 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..59
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CNTL_WORD_CNT
        bits: 58..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of control words received. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.

      - name: --
        bits: 31..27
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: DATA_WORD_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of data words received. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT5
    title: ILA RX Lane Statistics Registers 5
    address: 0x1180017038040 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: UNKWN_WORD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of unknown control words. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT6
    title: ILA RX Lane Statistics Registers 6
    address: 0x1180017038048 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SCRM_SYNC_LOSS_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of times scrambler synchronization was lost (due to either four
          consecutive bad sync words or three consecutive scrambler-state mismatches). On overflow,
          saturates and sets ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT7
    title: ILA RX Lane Statistics Registers 7
    address: 0x1180017038050 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SCRM_MATCH_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of scrambler-state matches received. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT8
    title: ILA RX Lane Statistics Registers 8
    address: 0x1180017038058 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..18
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: SKIPW_GOOD_CNT
        bits: 17..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of good skip words. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_RX_LNE(0..7)_STAT9
    title: ILA RX Lane Statistics Registers 9
    address: 0x1180017038060 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..50
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC32_ERR_CNT
        bits: 49..32
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of errors in the lane CRC. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.

      - name: --
        bits: 31..27
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: CRC32_MATCH_CNT
        bits: 26..0
        access: RO/H
        reset: 0x0
        typical: --
        description: |
          Indicates the number of CRC32 matches received. On overflow, saturates and sets
          ILA_RX_LNE(0..7)_INT[STAT_CNT_OVFL]=1.


  - name: ILA_LNE(0..15)_TRN_LD
    title: ILA Lane Training Local Device Registers
    address: 0x11800170380E0 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..49
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LD_CU_VAL
        bits: 48
        access: RO/H
        reset: 0
        typical: --
        description: Local device coefficient update field valid

      - name: LD_CU_DAT
        bits: 47..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: Local device coefficient update field data

      - name: --
        bits: 31..17
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LD_SR_VAL
        bits: 16
        access: RO/H
        reset: 0
        typical: --
        description: Local device status report field valid

      - name: LD_SR_DAT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Local device status report field data


  - name: ILA_LNE(0..15)_TRN_LP
    title: ILA Lane Training Link Partner Registers
    address: 0x11800170380E8 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..49
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LP_CU_VAL
        bits: 48
        access: RO/H
        reset: 0
        typical: --
        description: Link partner coefficient update field valid

      - name: LP_CU_DAT
        bits: 47..32
        access: R/W/H
        reset: 0x0
        typical: --
        description: Link partner coefficient update field data

      - name: --
        bits: 31..17
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: LP_SR_VAL
        bits: 16
        access: RO/H
        reset: 0
        typical: --
        description: Link partner status report field valid

      - name: LP_SR_DAT
        bits: 15..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: Link partner status report field data


  - name: ILA_LNE(0..15)_TRN_CTL
    title: ILA Lane Training Control Registers
    address: 0x11800170380F0 + a*0x400
    bus: RSL
    fields:
      - name: --
        bits: 63..4
        access: RAZ
        reset: 0x0
        typical: --
        description: Reserved.

      - name: TRN_LOCK
        bits: 3
        access: RO/H
        reset: 0
        typical: --
        description: Link training RX frame lock

      - name: TRN_DONE
        bits: 2
        access: RO/H
        reset: 0
        typical: --
        description: Link training done

      - name: TRN_ENA
        bits: 1
        access: R/W/H
        reset: 0
        typical: --
        description: Link training enable

      - name: EIE_DET
        bits: 0
        access: RO/H
        reset: 0
        typical: --
        description: Reserved.



