# Reading pref.tcl
# set StdArithNoWarnings 1
# 1
#  set NumericStdNoWarnings 1
# 1
vsim work.tb_cutie_top
# vsim work.tb_cutie_top 
# Start time: 18:10:42 on May 15,2024
# Loading sv_std.std
# Loading work.cutie_params
# Loading work.enums_conv_layer
# Loading work.enums_linebuffer
# Loading work.tb_cutie_top
# Loading work.enums_ocu_pool
# Loading work.cutie_top
# Loading work.actmem_write_controller
# Loading work.activationmemory_external_wrapper
# Loading work.activationmemory_internal_wrapper
# Loading work.tcn_activationmemory
# Loading work.tcn_shiftmem
# Loading work.LUCA
# Loading work.fifo_v3
# Loading work.linebuffer
# Loading work.enums_rw_state
# Loading work.linebuffer_master_controller
# Loading work.actmem2lb_controller
# Loading work.lb2ocu_controller
# Loading work.ocu_controller
# Loading work.decoder
# Loading work.activationmemory
# Loading work.shifttilebufferblock
# Loading work.weightmemory_controller
# Loading work.ocu_pool_weights
# Loading work.addertree
# Loading work.weightmemory_external_wrapper
# Loading work.weightmemory_internal_wrapper
# Loading work.weightmemory
# Loading work.sram_weightmem
# Loading work.encoder
# Loading work.activationmemorybank
# Loading work.sram_actmem
# Loading work.popcount
# Loading work.ternary_mult
# Loading work.weightbufferblock
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: Design size of 88690 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Loading Layer params from ../stimuli/layer_params.txt
# Loading thresholds  from ../stimuli/thresholds.txt
# Loading weights  from ../stimuli/weights.txt
# Loading stimuli from ../stimuli/activations.txt
# Loading responses from ../stimuli/responses.txt
# 
# Applying stimuli and checking response, Iteration:           0
# Correct! actual: 00000111000001110010011100010011000001110010011111001111001001110000001110000110 expected: 00000111000001110010011100010011000001110010011111001111001001110000001110000110
# Correct! actual: 00000111000001110000011101010111000011111001011001010101010001111010011100100110 expected: 00000111000001110000011101010111000011111001011001010101010001111010011100100110
# Correct! actual: 00000101000010000000011100000011100001110010011101101111001011110000001110000110 expected: 00000101000010000000011100000011100001110010011101101111001011110000001110000110
# Correct! actual: 00000111100001110000111100010111010001111001010101011111000010000010011100100110 expected: 00000111100001110000111100010111010001111001010101011111000010000010011100100110
# Correct! actual: 00010111100001111000100000000011100000000010011111110111000000110000001100000110 expected: 00010111100001111000100000000011100000000010011111110111000000110000001100000110
# Correct! actual: 00000111000001110001100000000111000100000011111101011111000001111010011101000010 expected: 00000111000001110001100000000111000100000011111101011111000001111010011101000010
# Correct! actual: 00001111100001110000011100000011100001110010011111101111001001110000001111000110 expected: 00001111100001110000011100000011100001110010011111101111001001110000001111000110
# Correct! actual: 00000111000001110010011100010111010011110100100001101111100010001010011100100110 expected: 00000111000001110010011100010111010011110100100001101111100010001010011100100110
# Correct! actual: 00010111100001110100100000010011100001110010011110101111001001110000001111000110 expected: 00010111100001110100100000010011100001110010011110101111001001110000001111000110
# Correct! actual: 00000111000011110000111100000111010001111000111101111111100010001010011101101110 expected: 00000111000011110000111100000111010001111000111101111111100010001010011101101110
# Correct! actual: 00001000100001110000100010000011110001110010011111010110000000110000001111000110 expected: 00001000100001110000100010000011110001110010011111010110000000110000001111000110
# Correct! actual: 00000111000001111000111100000111110001110001011101101111010001111010011100000110 expected: 00000111000001111000111100000111110001110001011101101111010001111010011100000110
# Correct! actual: 00000111100001110010011100001011100010000010011111101111000001000000001110000110 expected: 00000111100001110010011100001011100010000010011111101111000001000000001110000110
# Correct! actual: 00000111000000000000001100010011000000001000011101100111100010001110001110100110 expected: 00000111000000000000001100010011000000001000011101100111100010001110001110100110
# Correct! actual: 00010111100001110100100000000011110001000010011111010000001001110000001111000110 expected: 00010111100001110100100000000011110001000010011111010000001001110000001111000110
# Correct! actual: 00000111000011110000111100010111010001111001011101111111010001111010011110000110 expected: 00000111000011110000111100010111010001111001011101111111010001111010011110000110
# Correct! actual: 00101000100011110100110010000011110001000010011101011000000001110000001101000110 expected: 00101000100011110100110010000011110001000010011101011000000001110000001101000110
# Correct! actual: 00000111000110000000111100000011100000000000100001101111110001111001010001000110 expected: 00000111000110000000111100000011100000000000100001101111110001111001010001000110
# Tested          18 stimuli
# No errors in testbench
# Simulation finished.
# ** Note: $finish    : /home/usami/testcutie/cutie/rtl/tb/tb_cutie_top.sv(538)
#    Time: 52440 ns  Iteration: 2  Instance: /tb_cutie_top
# End time: 18:32:18 on May 15,2024, Elapsed time: 0:21:36
# Errors: 0, Warnings: 2
