{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611733027455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611733027456 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LPM32 EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"LPM32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611733027475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611733027545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611733027545 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611733028603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611733028603 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611733028603 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611733028603 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611733028678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611733028678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611733028678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611733028678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611733028678 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611733028678 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611733028711 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 48 " "No exact pin location assignment(s) for 31 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1611733029397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611733029512 ""}  } { { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 152 40 208 168 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611733029512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "midi_in_2:inst\|midi_command_ready  " "Automatically promoted node midi_in_2:inst\|midi_command_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611733029512 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "midi_in_2:inst\|midi_command_ready~0 " "Destination node midi_in_2:inst\|midi_command_ready~0" {  } { { "midi_in_2.v" "" { Text "D:/FPGA/LPM32_C4/midi_in_2.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611733029512 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611733029512 ""}  } { { "midi_in_2.v" "" { Text "D:/FPGA/LPM32_C4/midi_in_2.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611733029512 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node CLR~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611733029512 ""}  } { { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 232 40 208 248 "CLR" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611733029512 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 14 17 0 " "Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 14 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1611733029663 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1611733029663 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1611733029663 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 5 9 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 7 13 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 7 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611733029664 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1611733029664 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1611733029664 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611733030050 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1611733030316 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "23 Cyclone IV E " "23 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PITCH_ROM_IN\[6\] 3.3-V LVTTL R13 " "Pin PITCH_ROM_IN\[6\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PITCH_ROM_IN[6] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PITCH_ROM_IN\[6\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 352 1296 1505 368 "PITCH_ROM_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PITCH_ROM_IN\[5\] 3.3-V LVTTL R12 " "Pin PITCH_ROM_IN\[5\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PITCH_ROM_IN[5] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PITCH_ROM_IN\[5\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 352 1296 1505 368 "PITCH_ROM_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PITCH_ROM_IN\[4\] 3.3-V LVTTL R11 " "Pin PITCH_ROM_IN\[4\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PITCH_ROM_IN[4] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PITCH_ROM_IN\[4\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 352 1296 1505 368 "PITCH_ROM_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PITCH_ROM_IN\[3\] 3.3-V LVTTL T13 " "Pin PITCH_ROM_IN\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PITCH_ROM_IN[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PITCH_ROM_IN\[3\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 352 1296 1505 368 "PITCH_ROM_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PITCH_ROM_IN\[2\] 3.3-V LVTTL T12 " "Pin PITCH_ROM_IN\[2\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PITCH_ROM_IN[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PITCH_ROM_IN\[2\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 352 1296 1505 368 "PITCH_ROM_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PITCH_ROM_IN\[1\] 3.3-V LVTTL T11 " "Pin PITCH_ROM_IN\[1\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PITCH_ROM_IN[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PITCH_ROM_IN\[1\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 352 1296 1505 368 "PITCH_ROM_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PITCH_ROM_IN\[0\] 3.3-V LVTTL T10 " "Pin PITCH_ROM_IN\[0\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PITCH_ROM_IN[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PITCH_ROM_IN\[0\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 352 1296 1505 368 "PITCH_ROM_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[7\] 3.3-V LVTTL M2 " "Pin PHASE\[7\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[7] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[7\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[6\] 3.3-V LVTTL M1 " "Pin PHASE\[6\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[6] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[6\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[5\] 3.3-V LVTTL J2 " "Pin PHASE\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[5] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[5\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[4\] 3.3-V LVTTL J1 " "Pin PHASE\[4\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[4] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[4\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[3\] 3.3-V LVTTL K2 " "Pin PHASE\[3\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[3\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[2\] 3.3-V LVTTL K1 " "Pin PHASE\[2\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[2\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[1\] 3.3-V LVTTL L2 " "Pin PHASE\[1\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[1\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PHASE\[0\] 3.3-V LVTTL L1 " "Pin PHASE\[0\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { PHASE[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PHASE\[0\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 600 0 168 616 "PHASE" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL E15 " "Pin CLK uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 152 40 208 168 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLR 3.3-V LVTTL A8 " "Pin CLR uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CLR } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLR" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 232 40 208 248 "CLR" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHAN\[0\] 3.3-V LVTTL N2 " "Pin CHAN\[0\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CHAN[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHAN\[0\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 752 -88 80 768 "CHAN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHAN\[1\] 3.3-V LVTTL N1 " "Pin CHAN\[1\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CHAN[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHAN\[1\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 752 -88 80 768 "CHAN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHAN\[2\] 3.3-V LVTTL K5 " "Pin CHAN\[2\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CHAN[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHAN\[2\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 752 -88 80 768 "CHAN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHAN\[3\] 3.3-V LVTTL L4 " "Pin CHAN\[3\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CHAN[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHAN\[3\]" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 752 -88 80 768 "CHAN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ON 3.3-V LVTTL R1 " "Pin ON uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ON } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ON" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 200 40 208 216 "ON" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIDI_IN 3.3-V LVTTL P2 " "Pin MIDI_IN uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { MIDI_IN } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIDI_IN" } } } } { "COUNTER-TEST-C4.bdf" "" { Schematic "D:/FPGA/LPM32_C4/COUNTER-TEST-C4.bdf" { { 832 -88 80 848 "MIDI_IN" "" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/LPM32_C4/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1611733030345 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1611733030345 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1611733030734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 5 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611733030773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 27 09:37:10 2021 " "Processing ended: Wed Jan 27 09:37:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611733030773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611733030773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611733030773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611733030773 ""}
