// Seed: 3808821651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    module_0,
    id_25,
    id_26
);
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_28;
  wire id_29;
  assign id_21 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    inout supply0 id_5,
    input wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input wire id_10,
    output wor id_11,
    output wire id_12,
    input uwire id_13,
    output tri id_14,
    input tri id_15,
    output supply0 id_16,
    output supply0 id_17,
    output logic id_18,
    input tri0 id_19,
    input logic id_20
);
  assign id_16 = 1;
  wire id_22;
  wire id_23;
  always @(posedge 1 or 1) begin
    if (1) begin
      force id_22 = id_20;
    end else $display(id_6, 1, 1, id_8, id_8);
  end
  wire id_24;
  module_0(
      id_23,
      id_24,
      id_22,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_22,
      id_23,
      id_22,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_22,
      id_22,
      id_24,
      id_22,
      id_22,
      id_24,
      id_22,
      id_24,
      id_24,
      id_23
  );
  assign id_16 = id_8;
  always @(1'd0 or id_15) begin
    id_18 = id_2 ^ id_5;
    id_18 <= 1;
  end
  generate
    genvar id_25;
  endgenerate
endmodule
