#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 12 14:56:27 2019
# Process ID: 7744
# Current directory: D:/Class Materials/HDL_test/HDL_test.runs/synth_1
# Command line: vivado.exe -log prime_checker.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source prime_checker.tcl
# Log file: D:/Class Materials/HDL_test/HDL_test.runs/synth_1/prime_checker.vds
# Journal file: D:/Class Materials/HDL_test/HDL_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source prime_checker.tcl -notrace
Command: synth_design -top prime_checker -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5220 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 350.066 ; gain = 96.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'prime_checker' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:14]
	Parameter N bound to: 32 - type: integer 
	Parameter number_of_modules bound to: 10 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
INFO: [Synth 8-638] synthesizing module 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'modulo' (1#1) [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:13]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'modulo' declared at 'D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:5' bound to instance 'MODULOX' of component 'modulo' [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:41]
WARNING: [Synth 8-3848] Net done in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:11]
WARNING: [Synth 8-3848] Net flag in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:11]
WARNING: [Synth 8-3848] Net start_internal[9] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[8] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[7] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[6] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[5] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[4] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[3] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[2] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[1] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
WARNING: [Synth 8-3848] Net start_internal[0] in module/entity prime_checker does not have driver. [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'prime_checker' (2#1) [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/prime_checker.vhd:14]
WARNING: [Synth 8-3331] design prime_checker has unconnected port done
WARNING: [Synth 8-3331] design prime_checker has unconnected port flag
WARNING: [Synth 8-3331] design prime_checker has unconnected port reset
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[31]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[30]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[29]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[28]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[27]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[26]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[25]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[24]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[23]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[22]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[21]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[20]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[19]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[18]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[17]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[16]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[15]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[14]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[13]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[12]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[11]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[10]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[9]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[8]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[7]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[6]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[5]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[4]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[3]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[2]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[1]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 402.504 ; gain = 149.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 402.504 ; gain = 149.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 402.504 ; gain = 149.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'modulo'
INFO: [Synth 8-5545] ROM "divides_evenly" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'modulo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 403.238 ; gain = 150.039
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[1].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[2].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[3].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[4].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[5].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[6].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[7].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[8].MODULOX'
INFO: [Synth 8-223] decloning instance 'GEN_MODULO[0].MODULOX' (modulo) to 'GEN_MODULO[9].MODULOX'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   3 Input     65 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module modulo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   3 Input     65 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element GEN_MODULO[0].MODULOX/Q_reg was removed.  [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:22]
WARNING: [Synth 8-6014] Unused sequential element GEN_MODULO[0].MODULOX/B_reg was removed.  [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element GEN_MODULO[0].MODULOX/done_reg was removed.  [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element GEN_MODULO[0].MODULOX/remainder_reg was removed.  [D:/Class Materials/HDL_test/HDL_test.srcs/sources_1/new/modulo.vhd:61]
INFO: [Synth 8-5545] ROM "GEN_MODULO[0].MODULOX/done" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design prime_checker has unconnected port done
WARNING: [Synth 8-3331] design prime_checker has unconnected port flag
WARNING: [Synth 8-3331] design prime_checker has unconnected port reset
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[31]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[30]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[29]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[28]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[27]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[26]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[25]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[24]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[23]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[22]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[21]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[20]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[19]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[18]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[17]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[16]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[15]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[14]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[13]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[12]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[11]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[10]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[9]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[8]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[7]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[6]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[5]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[4]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[3]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[2]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[1]
WARNING: [Synth 8-3331] design prime_checker has unconnected port number[0]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[31]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[30]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[29]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[28]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[27]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[26]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[25]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[24]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[23]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[22]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[21]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[20]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[19]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[18]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[17]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[16]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[15]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[14]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[13]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[12]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[11]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[10]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[9]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[8]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[7]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[6]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[5]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[4]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[3]
WARNING: [Synth 8-3331] design prime_checker has unconnected port start[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 566.848 ; gain = 313.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 566.848 ; gain = 313.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    31|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT5   |     1|
|8     |LUT6   |     8|
|9     |FDRE   |    34|
|10    |IBUF   |     2|
|11    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-------+------+
|      |Instance                  |Module |Cells |
+------+--------------------------+-------+------+
|1     |top                       |       |    91|
|2     |  \GEN_MODULO[0].MODULOX  |modulo |    86|
+------+--------------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 566.914 ; gain = 313.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 656.629 ; gain = 415.020
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Class Materials/HDL_test/HDL_test.runs/synth_1/prime_checker.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file prime_checker_utilization_synth.rpt -pb prime_checker_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 656.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 12 14:56:48 2019...
