#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Thu Sep 20 17:46:55 2018
# Process ID: 9720
# Current directory: C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.runs/synth_1/main.vds
# Journal file: C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14784 
WARNING: [Synth 8-2611] redeclaration of ansi port number is not allowed [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/sevenseg.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 377.844 ; gain = 111.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/main.v:25]
INFO: [Synth 8-6157] synthesizing module 'car_counter' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/car_counter.v:23]
	Parameter M bound to: 75000000 - type: integer 
	Parameter tsh bound to: 25000000 - type: integer 
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'car_counter' (1#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/car_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_mgmt' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/clk_mgmt.v:23]
	Parameter M bound to: 25000000 - type: integer 
	Parameter N bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_mgmt' (2#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/clk_mgmt.v:23]
INFO: [Synth 8-6157] synthesizing module 'btn_queue' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/btn_queue.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/debouncer.v:23]
	Parameter M bound to: 12000000 - type: integer 
	Parameter tsh bound to: 6000000 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'queue_count' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/queue_count.v:23]
INFO: [Synth 8-6155] done synthesizing module 'queue_count' (4#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/queue_count.v:23]
INFO: [Synth 8-6155] done synthesizing module 'btn_queue' (5#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/btn_queue.v:23]
INFO: [Synth 8-6157] synthesizing module 'sem' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:8]
WARNING: [Synth 8-567] referenced signal 'count' should be on the sensitivity list [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sem' (6#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:1]
INFO: [Synth 8-6157] synthesizing module 'sevenseg' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/sevenseg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg' (7#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/sevenseg.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'number' does not match port width (16) of module 'sevenseg' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/main.v:79]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/main.v:25]
WARNING: [Synth 8-3331] design sem has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.238 ; gain = 144.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.238 ; gain = 144.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 411.238 ; gain = 144.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/constrs_1/Bays3.xdc]
Finished Parsing XDC File [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/constrs_1/Bays3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/constrs_1/Bays3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 754.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 754.207 ; gain = 487.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 754.207 ; gain = 487.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 754.207 ; gain = 487.570
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/debouncer.v:54]
INFO: [Synth 8-5546] ROM "signal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'signal_reg' [C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.srcs/sources_1/new/Sem.v:9]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 754.207 ; gain = 487.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	  85 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  85 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module car_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module clk_mgmt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module queue_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module sem 
Detailed RTL Component Info : 
+---Muxes : 
	  85 Input     15 Bit        Muxes := 1     
	  85 Input      1 Bit        Muxes := 1     
Module sevenseg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "semaforo/signal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (semaforo/signal_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/button_ff1_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/button_ff2_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/divcounter_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_btn1/dbsign_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_count1/count_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_count1/count_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_count1/count_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (queue/my_count1/count_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 754.207 ; gain = 487.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 754.207 ; gain = 487.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 765.523 ; gain = 498.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |     5|
|4     |LUT2   |    62|
|5     |LUT3   |    63|
|6     |LUT4   |    30|
|7     |LUT5   |    25|
|8     |LUT6   |    65|
|9     |FDRE   |   125|
|10    |FDSE   |    16|
|11    |LD     |    14|
|12    |IBUF   |     4|
|13    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   473|
|2     |  cr_eo       |car_counter   |    74|
|3     |  cr_sn       |car_counter_0 |    74|
|4     |  display     |sevenseg      |   100|
|5     |  queue       |btn_queue     |   101|
|6     |    my_btn2   |debouncer     |    92|
|7     |    my_count2 |queue_count   |     8|
|8     |  semaforo    |sem           |    45|
|9     |  sl_clk      |clk_mgmt      |    43|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 765.656 ; gain = 156.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 765.656 ; gain = 499.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 767.762 ; gain = 513.949
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LENOVO/Documents/GitHub/IEE2783/experiencias/Laboratorio-digitales/Exp_3/Programa/StopLight/StopLight.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 767.762 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 17:47:57 2018...
