

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 14 22:27:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.052 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      120|      120|  1.200 us|  1.200 us|  121|  121|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_Pipeline_TDL_fu_106  |fir_Pipeline_TDL  |       88|       88|  0.880 us|  0.880 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_Pipeline_MAC_fu_144  |fir_Pipeline_MAC  |       27|       27|  0.270 us|  0.270 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  176|   22245|  21542|    -|
|Memory           |        0|    -|    1088|     68|    0|
|Multiplexer      |        -|    -|       0|   1151|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  176|   23341|  22763|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   80|      21|     42|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |grp_fir_Pipeline_MAC_fu_144  |fir_Pipeline_MAC  |        0|   32|   5434|   5656|    0|
    |grp_fir_Pipeline_TDL_fu_106  |fir_Pipeline_TDL  |        0|  144|  16811|  15886|    0|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |Total                        |                  |        0|  176|  22245|  21542|    0|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_shift_reg_U      |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_8_U    |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_9_U    |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_10_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_11_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_12_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_13_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_14_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_15_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |fir_int_int_shift_reg_16_U   |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_10_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_11_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_12_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_13_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_14_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_15_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    |p_ZZ3firPiiE9shift_reg_16_U  |fir_int_int_shift_reg_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +-----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                     |        0|1088|  68|    0|   136|  544|    17|         4352|
    +-----------------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |fir_int_int_shift_reg_we0  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  37|          7|    1|          7|
    |fir_int_int_shift_reg_10_address0   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_10_address1   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_10_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_10_ce1        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_10_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_11_address0   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_11_address1   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_11_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_11_ce1        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_11_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_12_address0   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_12_address1   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_12_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_12_ce1        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_12_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_13_address0   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_13_address1   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_13_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_13_ce1        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_13_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_14_address0   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_14_address1   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_14_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_14_ce1        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_14_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_15_address0   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_15_address1   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_15_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_15_ce1        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_15_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_16_address0   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_16_address1   |  14|          3|    3|          9|
    |fir_int_int_shift_reg_16_ce0        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_16_ce1        |  14|          3|    1|          3|
    |fir_int_int_shift_reg_16_we0        |   9|          2|    1|          2|
    |fir_int_int_shift_reg_8_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_8_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_8_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_8_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_8_we0         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_9_address0    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_9_address1    |  14|          3|    3|          9|
    |fir_int_int_shift_reg_9_ce0         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_9_ce1         |  14|          3|    1|          3|
    |fir_int_int_shift_reg_9_we0         |   9|          2|    1|          2|
    |fir_int_int_shift_reg_address0      |  14|          3|    3|          9|
    |fir_int_int_shift_reg_address1      |  14|          3|    3|          9|
    |fir_int_int_shift_reg_ce0           |  14|          3|    1|          3|
    |fir_int_int_shift_reg_ce1           |  14|          3|    1|          3|
    |fir_int_int_shift_reg_d0            |   9|          2|   32|         64|
    |fir_int_int_shift_reg_we0           |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_10_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_10_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_10_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_10_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_10_we0       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_11_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_11_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_11_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_11_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_11_we0       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_12_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_12_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_12_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_12_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_12_we0       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_13_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_13_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_13_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_13_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_13_we0       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_14_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_14_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_14_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_14_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_14_we0       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_15_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_15_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_15_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_15_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_15_we0       |   9|          2|    1|          2|
    |p_ZZ3firPiiE9shift_reg_16_address0  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_16_address1  |  14|          3|    3|          9|
    |p_ZZ3firPiiE9shift_reg_16_ce0       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_16_ce1       |  14|          3|    1|          3|
    |p_ZZ3firPiiE9shift_reg_16_we0       |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |1151|        247|  186|        513|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  6|   0|    6|          0|
    |grp_fir_Pipeline_MAC_fu_144_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_TDL_fu_106_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  8|   0|    8|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

