#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar 30 22:49:34 2025
# Process ID         : 37800
# Current directory  : C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent39544 C:\Users\youssef\Documents\NG-ICDesign\RAPID-X Core\vivado-project\rapid-x\rapid-x.xpr
# Log file           : C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/vivado.log
# Journal file       : C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x\vivado.jou
# Running On         : DESKTOP-T92VI6B
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 5700X3D 8-Core Processor           
# CPU Frequency      : 3000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 42895 MB
# Swap memory        : 19482 MB
# Total Virtual      : 62377 MB
# Available Virtual  : 12240 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_run impl_1
set_property CONFIG.Coe_File {c:/Users/youssef/Documents/NG-ICDesign/Youssef/program1.coe} [get_ips blk_cpu_mem]
generate_target all [get_files  {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_cpu_mem/blk_cpu_mem.xci}}]
catch { config_ip_cache -export [get_ips -all blk_cpu_mem] }
export_ip_user_files -of_objects [get_files {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_cpu_mem/blk_cpu_mem.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_cpu_mem/blk_cpu_mem.xci}}]
launch_runs blk_cpu_mem_synth_1 -jobs 16
wait_on_run blk_cpu_mem_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/activehdl}] -of_objects [get_files {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_cpu_mem/blk_cpu_mem.xci}}] -directory {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files} -ipstatic_source_dir {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
launch_simulation
open_wave_config {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid_x_testbench_behav.wcfg}
source decoder_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top soc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
restart
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/impl_1/rapid_soc.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.runs/impl_1/rapid_soc.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Write_Depth_A {307200} \
  CONFIG.Write_Width_A {1} \
] [get_ips blk_vram_gen_0]
generate_target all [get_files  {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_vram_gen_0/blk_vram_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_vram_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_vram_gen_0/blk_vram_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_vram_gen_0/blk_vram_gen_0.xci}}]
launch_runs blk_vram_gen_0_synth_1 -jobs 16
wait_on_run blk_vram_gen_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/activehdl}] -of_objects [get_files {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_vram_gen_0/blk_vram_gen_0.xci}}] -directory {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files} -ipstatic_source_dir {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
current_design rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
refresh_design
set_property CONFIG.Coe_File {c:/Users/youssef/Documents/NG-ICDesign/Youssef/program1.coe} [get_ips blk_cpu_mem]
generate_target all [get_files  {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_cpu_mem/blk_cpu_mem.xci}}]
catch { config_ip_cache -export [get_ips -all blk_cpu_mem] }
export_ip_user_files -of_objects [get_files {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_cpu_mem/blk_cpu_mem.xci}}] -no_script -sync -force -quiet
reset_run blk_cpu_mem_synth_1
launch_runs blk_cpu_mem_synth_1 -jobs 16
wait_on_run blk_cpu_mem_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.cache/compile_simlib/activehdl}] -of_objects [get_files {{C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.srcs/sources_1/ip/blk_cpu_mem/blk_cpu_mem.xci}}] -directory {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files} -ipstatic_source_dir {C:/Users/youssef/Documents/NG-ICDesign/RAPID-X Core/vivado-project/rapid-x/rapid-x.ip_user_files/ipstatic} -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
