<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="3804pt" height="1069pt"
 viewBox="0.00 0.00 3804.00 1069.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1065)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-1065 3800,-1065 3800,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3776,-8 3776,-8 3782,-8 3788,-14 3788,-20 3788,-20 3788,-1041 3788,-1041 3788,-1047 3782,-1053 3776,-1053 3776,-1053 20,-1053 20,-1053 14,-1053 8,-1047 8,-1041 8,-1041 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1898" y="-1037.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1898" y="-1022.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;kvm_vm&#61;Null&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;atomic&#10;mem_ranges&#61;0:17179869183:0:0:0:0&#10;memories&#61;system.mem_ctrls0 system.mem_ctrls1&#10;mmap_using_noreserve&#61;true&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3768,-16 3768,-16 3774,-16 3780,-22 3780,-28 3780,-28 3780,-995 3780,-995 3780,-1001 3774,-1007 3768,-1007 3768,-1007 28,-1007 28,-1007 22,-1007 16,-1001 16,-995 16,-995 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1898" y="-991.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1898" y="-976.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M1693,-739C1693,-739 1817,-739 1817,-739 1823,-739 1829,-745 1829,-751 1829,-751 1829,-818 1829,-818 1829,-824 1823,-830 1817,-830 1817,-830 1693,-830 1693,-830 1687,-830 1681,-824 1681,-818 1681,-818 1681,-751 1681,-751 1681,-745 1687,-739 1693,-739"/>
<text text-anchor="middle" x="1755" y="-814.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1755" y="-799.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust257" class="cluster"><title>cluster_system_tol3bus</title>
<g id="a_clust257"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;false&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol3bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M2642,-24C2642,-24 2766,-24 2766,-24 2772,-24 2778,-30 2778,-36 2778,-36 2778,-103 2778,-103 2778,-109 2772,-115 2766,-115 2766,-115 2642,-115 2642,-115 2636,-115 2630,-109 2630,-103 2630,-103 2630,-36 2630,-36 2630,-30 2636,-24 2642,-24"/>
<text text-anchor="middle" x="2704" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="2704" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: L3XBar</text>
</a>
</g>
</g>
<g id="clust261" class="cluster"><title>cluster_system_l3</title>
<g id="a_clust261"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;16&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;42&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;32&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.l3.replacement_policy&#10;response_latency&#61;42&#10;sequential_access&#61;false&#10;size&#61;8388608&#10;system&#61;system&#10;tag_latency&#61;42&#10;tags&#61;system.l3.tags&#10;tgts_per_mshr&#61;24&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;16&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2728,-870C2728,-870 2896,-870 2896,-870 2902,-870 2908,-876 2908,-882 2908,-882 2908,-949 2908,-949 2908,-955 2902,-961 2896,-961 2896,-961 2728,-961 2728,-961 2722,-961 2716,-955 2716,-949 2716,-949 2716,-882 2716,-882 2716,-876 2722,-870 2728,-870"/>
<text text-anchor="middle" x="2812" y="-945.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="2812" y="-930.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust266" class="cluster"><title>cluster_system_mem_ctrls0</title>
<g id="a_clust266"><a xlink:title="IDD0&#61;0.055&#10;IDD02&#61;0.003&#10;IDD2N&#61;0.042&#10;IDD2N2&#61;0.0&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.025&#10;IDD2P12&#61;0.0&#10;IDD3N&#61;0.055&#10;IDD3N2&#61;0.003&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.04&#10;IDD3P12&#61;0.0&#10;IDD4R&#61;0.135&#10;IDD4R2&#61;0.0&#10;IDD4W&#61;0.155&#10;IDD4W2&#61;0.0&#10;IDD5&#61;0.25&#10;IDD52&#61;0.0&#10;IDD6&#61;0.03&#10;IDD62&#61;0.0&#10;VDD&#61;1.2&#10;VDD2&#61;2.5&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;4&#10;banks_per_rank&#61;16&#10;burst_length&#61;8&#10;channels&#61;2&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_policy&#61;Null&#10;qos_priorities&#61;1&#10;qos_priority_escalation&#61;false&#10;qos_q_policy&#61;fifo&#10;qos_syncro_scheduler&#61;false&#10;qos_turnaround_policy&#61;Null&#10;range&#61;0:17179869183:7:20:1:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;64&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;3760&#10;tCCD_L&#61;5640&#10;tCCD_L_WR&#61;5640&#10;tCK&#61;940&#10;tCL&#61;14100&#10;tCS&#61;1880&#10;tRAS&#61;33840&#10;tRCD&#61;14100&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;14100&#10;tRRD&#61;3760&#10;tRRD_L&#61;5640&#10;tRTP&#61;7520&#10;tRTW&#61;1880&#10;tWR&#61;14100&#10;tWTR&#61;5170&#10;tXAW&#61;21620&#10;tXP&#61;6580&#10;tXPDLL&#61;0&#10;tXS&#61;271660&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;128&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-548C36,-548 149,-548 149,-548 155,-548 161,-554 161,-560 161,-560 161,-627 161,-627 161,-633 155,-639 149,-639 149,-639 36,-639 36,-639 30,-639 24,-633 24,-627 24,-627 24,-560 24,-560 24,-554 30,-548 36,-548"/>
<text text-anchor="middle" x="92.5" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="92.5" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR4_2400_8x8</text>
</a>
</g>
</g>
<g id="clust267" class="cluster"><title>cluster_system_mem_ctrls1</title>
<g id="a_clust267"><a xlink:title="IDD0&#61;0.055&#10;IDD02&#61;0.003&#10;IDD2N&#61;0.042&#10;IDD2N2&#61;0.0&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.025&#10;IDD2P12&#61;0.0&#10;IDD3N&#61;0.055&#10;IDD3N2&#61;0.003&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.04&#10;IDD3P12&#61;0.0&#10;IDD4R&#61;0.135&#10;IDD4R2&#61;0.0&#10;IDD4W&#61;0.155&#10;IDD4W2&#61;0.0&#10;IDD5&#61;0.25&#10;IDD52&#61;0.0&#10;IDD6&#61;0.03&#10;IDD62&#61;0.0&#10;VDD&#61;1.2&#10;VDD2&#61;2.5&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;4&#10;banks_per_rank&#61;16&#10;burst_length&#61;8&#10;channels&#61;2&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_policy&#61;Null&#10;qos_priorities&#61;1&#10;qos_priority_escalation&#61;false&#10;qos_q_policy&#61;fifo&#10;qos_syncro_scheduler&#61;false&#10;qos_turnaround_policy&#61;Null&#10;range&#61;0:17179869183:7:20:1:1&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;64&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;3760&#10;tCCD_L&#61;5640&#10;tCCD_L_WR&#61;5640&#10;tCK&#61;940&#10;tCL&#61;14100&#10;tCS&#61;1880&#10;tRAS&#61;33840&#10;tRCD&#61;14100&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;14100&#10;tRRD&#61;3760&#10;tRRD_L&#61;5640&#10;tRTP&#61;7520&#10;tRTW&#61;1880&#10;tWR&#61;14100&#10;tWTR&#61;5170&#10;tXAW&#61;21620&#10;tXP&#61;6580&#10;tXPDLL&#61;0&#10;tXS&#61;271660&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;128&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M181,-548C181,-548 294,-548 294,-548 300,-548 306,-554 306,-560 306,-560 306,-627 306,-627 306,-633 300,-639 294,-639 294,-639 181,-639 181,-639 175,-639 169,-633 169,-627 169,-627 169,-560 169,-560 169,-554 175,-548 181,-548"/>
<text text-anchor="middle" x="237.5" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="237.5" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR4_2400_8x8</text>
</a>
</g>
</g>
<g id="clust270" class="cluster"><title>cluster_system_cpu0</title>
<g id="a_clust270"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;100000000&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M326,-147C326,-147 1158,-147 1158,-147 1164,-147 1170,-153 1170,-159 1170,-159 1170,-719 1170,-719 1170,-725 1164,-731 1158,-731 1158,-731 326,-731 326,-731 320,-731 314,-725 314,-719 314,-719 314,-159 314,-159 314,-153 320,-147 326,-147"/>
<text text-anchor="middle" x="742" y="-715.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="742" y="-700.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust273" class="cluster"><title>cluster_system_cpu0_tol2bus</title>
<g id="a_clust273"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.cpu0.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M844,-286C844,-286 968,-286 968,-286 974,-286 980,-292 980,-298 980,-298 980,-365 980,-365 980,-371 974,-377 968,-377 968,-377 844,-377 844,-377 838,-377 832,-371 832,-365 832,-365 832,-298 832,-298 832,-292 838,-286 844,-286"/>
<text text-anchor="middle" x="906" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="906" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust275" class="cluster"><title>cluster_system_cpu0_dtb</title>
<g id="a_clust275"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu0.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1000,-540C1000,-540 1150,-540 1150,-540 1156,-540 1162,-546 1162,-552 1162,-552 1162,-673 1162,-673 1162,-679 1156,-685 1150,-685 1150,-685 1000,-685 1000,-685 994,-685 988,-679 988,-673 988,-673 988,-552 988,-552 988,-546 994,-540 1000,-540"/>
<text text-anchor="middle" x="1075" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1075" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust276" class="cluster"><title>cluster_system_cpu0_dtb_walker</title>
<g id="a_clust276"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1008,-548C1008,-548 1142,-548 1142,-548 1148,-548 1154,-554 1154,-560 1154,-560 1154,-627 1154,-627 1154,-633 1148,-639 1142,-639 1142,-639 1008,-639 1008,-639 1002,-639 996,-633 996,-627 996,-627 996,-560 996,-560 996,-554 1002,-548 1008,-548"/>
<text text-anchor="middle" x="1075" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1075" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust277" class="cluster"><title>cluster_system_cpu0_interrupts</title>
<g id="a_clust277"><a xlink:title="clk_domain&#61;system.cpu0.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M730,-548C730,-548 968,-548 968,-548 974,-548 980,-554 980,-560 980,-560 980,-627 980,-627 980,-633 974,-639 968,-639 968,-639 730,-639 730,-639 724,-639 718,-633 718,-627 718,-627 718,-560 718,-560 718,-554 724,-548 730,-548"/>
<text text-anchor="middle" x="849" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="849" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust278" class="cluster"><title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust278"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu0.itb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M737,-417C737,-417 905,-417 905,-417 911,-417 917,-423 917,-429 917,-429 917,-496 917,-496 917,-502 911,-508 905,-508 905,-508 737,-508 737,-508 731,-508 725,-502 725,-496 725,-496 725,-429 725,-429 725,-423 731,-417 737,-417"/>
<text text-anchor="middle" x="821" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="821" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust282" class="cluster"><title>cluster_system_cpu0_itb</title>
<g id="a_clust282"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu0.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M548,-540C548,-540 698,-540 698,-540 704,-540 710,-546 710,-552 710,-552 710,-673 710,-673 710,-679 704,-685 698,-685 698,-685 548,-685 548,-685 542,-685 536,-679 536,-673 536,-673 536,-552 536,-552 536,-546 542,-540 548,-540"/>
<text text-anchor="middle" x="623" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="623" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust283" class="cluster"><title>cluster_system_cpu0_itb_walker</title>
<g id="a_clust283"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M556,-548C556,-548 690,-548 690,-548 696,-548 702,-554 702,-560 702,-560 702,-627 702,-627 702,-633 696,-639 690,-639 690,-639 556,-639 556,-639 550,-639 544,-633 544,-627 544,-627 544,-560 544,-560 544,-554 550,-548 556,-548"/>
<text text-anchor="middle" x="623" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="623" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust284" class="cluster"><title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust284"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu0.dtb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M959,-417C959,-417 1127,-417 1127,-417 1133,-417 1139,-423 1139,-429 1139,-429 1139,-496 1139,-496 1139,-502 1133,-508 1127,-508 1127,-508 959,-508 959,-508 953,-508 947,-502 947,-496 947,-496 947,-429 947,-429 947,-423 953,-417 959,-417"/>
<text text-anchor="middle" x="1043" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1043" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust288" class="cluster"><title>cluster_system_cpu0_icache</title>
<g id="a_clust288"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu0.icache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M537,-417C537,-417 705,-417 705,-417 711,-417 717,-423 717,-429 717,-429 717,-496 717,-496 717,-502 711,-508 705,-508 705,-508 537,-508 537,-508 531,-508 525,-502 525,-496 525,-496 525,-429 525,-429 525,-423 531,-417 537,-417"/>
<text text-anchor="middle" x="621" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="621" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust292" class="cluster"><title>cluster_system_cpu0_dcache</title>
<g id="a_clust292"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu0.dcache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M337,-417C337,-417 505,-417 505,-417 511,-417 517,-423 517,-429 517,-429 517,-496 517,-496 517,-502 511,-508 505,-508 505,-508 337,-508 337,-508 331,-508 325,-502 325,-496 325,-496 325,-429 325,-429 325,-423 331,-417 337,-417"/>
<text text-anchor="middle" x="421" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="421" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust296" class="cluster"><title>cluster_system_cpu0_l2cache</title>
<g id="a_clust296"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;12&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu0.l2cache.replacement_policy&#10;response_latency&#61;12&#10;sequential_access&#61;false&#10;size&#61;262144&#10;system&#61;system&#10;tag_latency&#61;12&#10;tags&#61;system.cpu0.l2cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M946,-155C946,-155 1114,-155 1114,-155 1120,-155 1126,-161 1126,-167 1126,-167 1126,-234 1126,-234 1126,-240 1120,-246 1114,-246 1114,-246 946,-246 946,-246 940,-246 934,-240 934,-234 934,-234 934,-167 934,-167 934,-161 940,-155 946,-155"/>
<text text-anchor="middle" x="1030" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1030" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust302" class="cluster"><title>cluster_system_cpu1</title>
<g id="a_clust302"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;100000000&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu1.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1190,-147C1190,-147 2022,-147 2022,-147 2028,-147 2034,-153 2034,-159 2034,-159 2034,-719 2034,-719 2034,-725 2028,-731 2022,-731 2022,-731 1190,-731 1190,-731 1184,-731 1178,-725 1178,-719 1178,-719 1178,-159 1178,-159 1178,-153 1184,-147 1190,-147"/>
<text text-anchor="middle" x="1606" y="-715.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1606" y="-700.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust305" class="cluster"><title>cluster_system_cpu1_tol2bus</title>
<g id="a_clust305"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.cpu1.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M1708,-286C1708,-286 1832,-286 1832,-286 1838,-286 1844,-292 1844,-298 1844,-298 1844,-365 1844,-365 1844,-371 1838,-377 1832,-377 1832,-377 1708,-377 1708,-377 1702,-377 1696,-371 1696,-365 1696,-365 1696,-298 1696,-298 1696,-292 1702,-286 1708,-286"/>
<text text-anchor="middle" x="1770" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1770" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust307" class="cluster"><title>cluster_system_cpu1_dtb</title>
<g id="a_clust307"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu1.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1864,-540C1864,-540 2014,-540 2014,-540 2020,-540 2026,-546 2026,-552 2026,-552 2026,-673 2026,-673 2026,-679 2020,-685 2014,-685 2014,-685 1864,-685 1864,-685 1858,-685 1852,-679 1852,-673 1852,-673 1852,-552 1852,-552 1852,-546 1858,-540 1864,-540"/>
<text text-anchor="middle" x="1939" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1939" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust308" class="cluster"><title>cluster_system_cpu1_dtb_walker</title>
<g id="a_clust308"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1872,-548C1872,-548 2006,-548 2006,-548 2012,-548 2018,-554 2018,-560 2018,-560 2018,-627 2018,-627 2018,-633 2012,-639 2006,-639 2006,-639 1872,-639 1872,-639 1866,-639 1860,-633 1860,-627 1860,-627 1860,-560 1860,-560 1860,-554 1866,-548 1872,-548"/>
<text text-anchor="middle" x="1939" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1939" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust309" class="cluster"><title>cluster_system_cpu1_interrupts</title>
<g id="a_clust309"><a xlink:title="clk_domain&#61;system.cpu1.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M1594,-548C1594,-548 1832,-548 1832,-548 1838,-548 1844,-554 1844,-560 1844,-560 1844,-627 1844,-627 1844,-633 1838,-639 1832,-639 1832,-639 1594,-639 1594,-639 1588,-639 1582,-633 1582,-627 1582,-627 1582,-560 1582,-560 1582,-554 1588,-548 1594,-548"/>
<text text-anchor="middle" x="1713" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1713" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust310" class="cluster"><title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust310"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu1.itb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1601,-417C1601,-417 1769,-417 1769,-417 1775,-417 1781,-423 1781,-429 1781,-429 1781,-496 1781,-496 1781,-502 1775,-508 1769,-508 1769,-508 1601,-508 1601,-508 1595,-508 1589,-502 1589,-496 1589,-496 1589,-429 1589,-429 1589,-423 1595,-417 1601,-417"/>
<text text-anchor="middle" x="1685" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1685" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust314" class="cluster"><title>cluster_system_cpu1_itb</title>
<g id="a_clust314"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu1.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1412,-540C1412,-540 1562,-540 1562,-540 1568,-540 1574,-546 1574,-552 1574,-552 1574,-673 1574,-673 1574,-679 1568,-685 1562,-685 1562,-685 1412,-685 1412,-685 1406,-685 1400,-679 1400,-673 1400,-673 1400,-552 1400,-552 1400,-546 1406,-540 1412,-540"/>
<text text-anchor="middle" x="1487" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1487" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust315" class="cluster"><title>cluster_system_cpu1_itb_walker</title>
<g id="a_clust315"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1420,-548C1420,-548 1554,-548 1554,-548 1560,-548 1566,-554 1566,-560 1566,-560 1566,-627 1566,-627 1566,-633 1560,-639 1554,-639 1554,-639 1420,-639 1420,-639 1414,-639 1408,-633 1408,-627 1408,-627 1408,-560 1408,-560 1408,-554 1414,-548 1420,-548"/>
<text text-anchor="middle" x="1487" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1487" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust316" class="cluster"><title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust316"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu1.dtb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1823,-417C1823,-417 1991,-417 1991,-417 1997,-417 2003,-423 2003,-429 2003,-429 2003,-496 2003,-496 2003,-502 1997,-508 1991,-508 1991,-508 1823,-508 1823,-508 1817,-508 1811,-502 1811,-496 1811,-496 1811,-429 1811,-429 1811,-423 1817,-417 1823,-417"/>
<text text-anchor="middle" x="1907" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1907" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust320" class="cluster"><title>cluster_system_cpu1_icache</title>
<g id="a_clust320"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu1.icache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1401,-417C1401,-417 1569,-417 1569,-417 1575,-417 1581,-423 1581,-429 1581,-429 1581,-496 1581,-496 1581,-502 1575,-508 1569,-508 1569,-508 1401,-508 1401,-508 1395,-508 1389,-502 1389,-496 1389,-496 1389,-429 1389,-429 1389,-423 1395,-417 1401,-417"/>
<text text-anchor="middle" x="1485" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1485" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust324" class="cluster"><title>cluster_system_cpu1_dcache</title>
<g id="a_clust324"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu1.dcache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1201,-417C1201,-417 1369,-417 1369,-417 1375,-417 1381,-423 1381,-429 1381,-429 1381,-496 1381,-496 1381,-502 1375,-508 1369,-508 1369,-508 1201,-508 1201,-508 1195,-508 1189,-502 1189,-496 1189,-496 1189,-429 1189,-429 1189,-423 1195,-417 1201,-417"/>
<text text-anchor="middle" x="1285" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1285" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust328" class="cluster"><title>cluster_system_cpu1_l2cache</title>
<g id="a_clust328"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;12&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu1.l2cache.replacement_policy&#10;response_latency&#61;12&#10;sequential_access&#61;false&#10;size&#61;262144&#10;system&#61;system&#10;tag_latency&#61;12&#10;tags&#61;system.cpu1.l2cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1810,-155C1810,-155 1978,-155 1978,-155 1984,-155 1990,-161 1990,-167 1990,-167 1990,-234 1990,-234 1990,-240 1984,-246 1978,-246 1978,-246 1810,-246 1810,-246 1804,-246 1798,-240 1798,-234 1798,-234 1798,-167 1798,-167 1798,-161 1804,-155 1810,-155"/>
<text text-anchor="middle" x="1894" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1894" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust334" class="cluster"><title>cluster_system_cpu2</title>
<g id="a_clust334"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;2&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu2.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu2.interrupts&#10;isa&#61;system.cpu2.isa&#10;itb&#61;system.cpu2.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;100000000&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu2.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu2.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2054,-147C2054,-147 2886,-147 2886,-147 2892,-147 2898,-153 2898,-159 2898,-159 2898,-719 2898,-719 2898,-725 2892,-731 2886,-731 2886,-731 2054,-731 2054,-731 2048,-731 2042,-725 2042,-719 2042,-719 2042,-159 2042,-159 2042,-153 2048,-147 2054,-147"/>
<text text-anchor="middle" x="2470" y="-715.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2470" y="-700.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust337" class="cluster"><title>cluster_system_cpu2_tol2bus</title>
<g id="a_clust337"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.cpu2.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M2470,-286C2470,-286 2594,-286 2594,-286 2600,-286 2606,-292 2606,-298 2606,-298 2606,-365 2606,-365 2606,-371 2600,-377 2594,-377 2594,-377 2470,-377 2470,-377 2464,-377 2458,-371 2458,-365 2458,-365 2458,-298 2458,-298 2458,-292 2464,-286 2470,-286"/>
<text text-anchor="middle" x="2532" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2532" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust339" class="cluster"><title>cluster_system_cpu2_dtb</title>
<g id="a_clust339"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu2.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2728,-540C2728,-540 2878,-540 2878,-540 2884,-540 2890,-546 2890,-552 2890,-552 2890,-673 2890,-673 2890,-679 2884,-685 2878,-685 2878,-685 2728,-685 2728,-685 2722,-685 2716,-679 2716,-673 2716,-673 2716,-552 2716,-552 2716,-546 2722,-540 2728,-540"/>
<text text-anchor="middle" x="2803" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2803" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust340" class="cluster"><title>cluster_system_cpu2_dtb_walker</title>
<g id="a_clust340"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2736,-548C2736,-548 2870,-548 2870,-548 2876,-548 2882,-554 2882,-560 2882,-560 2882,-627 2882,-627 2882,-633 2876,-639 2870,-639 2870,-639 2736,-639 2736,-639 2730,-639 2724,-633 2724,-627 2724,-627 2724,-560 2724,-560 2724,-554 2730,-548 2736,-548"/>
<text text-anchor="middle" x="2803" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2803" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust341" class="cluster"><title>cluster_system_cpu2_interrupts</title>
<g id="a_clust341"><a xlink:title="clk_domain&#61;system.cpu2.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M2458,-548C2458,-548 2696,-548 2696,-548 2702,-548 2708,-554 2708,-560 2708,-560 2708,-627 2708,-627 2708,-633 2702,-639 2696,-639 2696,-639 2458,-639 2458,-639 2452,-639 2446,-633 2446,-627 2446,-627 2446,-560 2446,-560 2446,-554 2452,-548 2458,-548"/>
<text text-anchor="middle" x="2577" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2577" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust342" class="cluster"><title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust342"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu2.itb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2463,-417C2463,-417 2631,-417 2631,-417 2637,-417 2643,-423 2643,-429 2643,-429 2643,-496 2643,-496 2643,-502 2637,-508 2631,-508 2631,-508 2463,-508 2463,-508 2457,-508 2451,-502 2451,-496 2451,-496 2451,-429 2451,-429 2451,-423 2457,-417 2463,-417"/>
<text text-anchor="middle" x="2547" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2547" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust346" class="cluster"><title>cluster_system_cpu2_itb</title>
<g id="a_clust346"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu2.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2276,-540C2276,-540 2426,-540 2426,-540 2432,-540 2438,-546 2438,-552 2438,-552 2438,-673 2438,-673 2438,-679 2432,-685 2426,-685 2426,-685 2276,-685 2276,-685 2270,-685 2264,-679 2264,-673 2264,-673 2264,-552 2264,-552 2264,-546 2270,-540 2276,-540"/>
<text text-anchor="middle" x="2351" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2351" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust347" class="cluster"><title>cluster_system_cpu2_itb_walker</title>
<g id="a_clust347"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2284,-548C2284,-548 2418,-548 2418,-548 2424,-548 2430,-554 2430,-560 2430,-560 2430,-627 2430,-627 2430,-633 2424,-639 2418,-639 2418,-639 2284,-639 2284,-639 2278,-639 2272,-633 2272,-627 2272,-627 2272,-560 2272,-560 2272,-554 2278,-548 2284,-548"/>
<text text-anchor="middle" x="2351" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2351" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust348" class="cluster"><title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust348"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu2.dtb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2686,-417C2686,-417 2854,-417 2854,-417 2860,-417 2866,-423 2866,-429 2866,-429 2866,-496 2866,-496 2866,-502 2860,-508 2854,-508 2854,-508 2686,-508 2686,-508 2680,-508 2674,-502 2674,-496 2674,-496 2674,-429 2674,-429 2674,-423 2680,-417 2686,-417"/>
<text text-anchor="middle" x="2770" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2770" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust352" class="cluster"><title>cluster_system_cpu2_icache</title>
<g id="a_clust352"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu2.icache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu2.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M2263,-417C2263,-417 2431,-417 2431,-417 2437,-417 2443,-423 2443,-429 2443,-429 2443,-496 2443,-496 2443,-502 2437,-508 2431,-508 2431,-508 2263,-508 2263,-508 2257,-508 2251,-502 2251,-496 2251,-496 2251,-429 2251,-429 2251,-423 2257,-417 2263,-417"/>
<text text-anchor="middle" x="2347" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2347" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust356" class="cluster"><title>cluster_system_cpu2_dcache</title>
<g id="a_clust356"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu2.dcache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu2.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2063,-417C2063,-417 2231,-417 2231,-417 2237,-417 2243,-423 2243,-429 2243,-429 2243,-496 2243,-496 2243,-502 2237,-508 2231,-508 2231,-508 2063,-508 2063,-508 2057,-508 2051,-502 2051,-496 2051,-496 2051,-429 2051,-429 2051,-423 2057,-417 2063,-417"/>
<text text-anchor="middle" x="2147" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2147" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust360" class="cluster"><title>cluster_system_cpu2_l2cache</title>
<g id="a_clust360"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;12&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu2.l2cache.replacement_policy&#10;response_latency&#61;12&#10;sequential_access&#61;false&#10;size&#61;262144&#10;system&#61;system&#10;tag_latency&#61;12&#10;tags&#61;system.cpu2.l2cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2535,-155C2535,-155 2703,-155 2703,-155 2709,-155 2715,-161 2715,-167 2715,-167 2715,-234 2715,-234 2715,-240 2709,-246 2703,-246 2703,-246 2535,-246 2535,-246 2529,-246 2523,-240 2523,-234 2523,-234 2523,-167 2523,-167 2523,-161 2529,-155 2535,-155"/>
<text text-anchor="middle" x="2619" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="2619" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust366" class="cluster"><title>cluster_system_cpu3</title>
<g id="a_clust366"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;3&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu3.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu3.interrupts&#10;isa&#61;system.cpu3.isa&#10;itb&#61;system.cpu3.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;100000000&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu3.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu3.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2918,-147C2918,-147 3750,-147 3750,-147 3756,-147 3762,-153 3762,-159 3762,-159 3762,-719 3762,-719 3762,-725 3756,-731 3750,-731 3750,-731 2918,-731 2918,-731 2912,-731 2906,-725 2906,-719 2906,-719 2906,-159 2906,-159 2906,-153 2912,-147 2918,-147"/>
<text text-anchor="middle" x="3334" y="-715.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="3334" y="-700.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust369" class="cluster"><title>cluster_system_cpu3_tol2bus</title>
<g id="a_clust369"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.cpu3.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M3233,-286C3233,-286 3357,-286 3357,-286 3363,-286 3369,-292 3369,-298 3369,-298 3369,-365 3369,-365 3369,-371 3363,-377 3357,-377 3357,-377 3233,-377 3233,-377 3227,-377 3221,-371 3221,-365 3221,-365 3221,-298 3221,-298 3221,-292 3227,-286 3233,-286"/>
<text text-anchor="middle" x="3295" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="3295" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust371" class="cluster"><title>cluster_system_cpu3_dtb</title>
<g id="a_clust371"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu3.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3592,-540C3592,-540 3742,-540 3742,-540 3748,-540 3754,-546 3754,-552 3754,-552 3754,-673 3754,-673 3754,-679 3748,-685 3742,-685 3742,-685 3592,-685 3592,-685 3586,-685 3580,-679 3580,-673 3580,-673 3580,-552 3580,-552 3580,-546 3586,-540 3592,-540"/>
<text text-anchor="middle" x="3667" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3667" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust372" class="cluster"><title>cluster_system_cpu3_dtb_walker</title>
<g id="a_clust372"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3600,-548C3600,-548 3734,-548 3734,-548 3740,-548 3746,-554 3746,-560 3746,-560 3746,-627 3746,-627 3746,-633 3740,-639 3734,-639 3734,-639 3600,-639 3600,-639 3594,-639 3588,-633 3588,-627 3588,-627 3588,-560 3588,-560 3588,-554 3594,-548 3600,-548"/>
<text text-anchor="middle" x="3667" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3667" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust373" class="cluster"><title>cluster_system_cpu3_interrupts</title>
<g id="a_clust373"><a xlink:title="clk_domain&#61;system.cpu3.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M3322,-548C3322,-548 3560,-548 3560,-548 3566,-548 3572,-554 3572,-560 3572,-560 3572,-627 3572,-627 3572,-633 3566,-639 3560,-639 3560,-639 3322,-639 3322,-639 3316,-639 3310,-633 3310,-627 3310,-627 3310,-560 3310,-560 3310,-554 3316,-548 3322,-548"/>
<text text-anchor="middle" x="3441" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3441" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust374" class="cluster"><title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust374"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu3.itb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3326,-417C3326,-417 3494,-417 3494,-417 3500,-417 3506,-423 3506,-429 3506,-429 3506,-496 3506,-496 3506,-502 3500,-508 3494,-508 3494,-508 3326,-508 3326,-508 3320,-508 3314,-502 3314,-496 3314,-496 3314,-429 3314,-429 3314,-423 3320,-417 3326,-417"/>
<text text-anchor="middle" x="3410" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3410" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust378" class="cluster"><title>cluster_system_cpu3_itb</title>
<g id="a_clust378"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu3.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3140,-540C3140,-540 3290,-540 3290,-540 3296,-540 3302,-546 3302,-552 3302,-552 3302,-673 3302,-673 3302,-679 3296,-685 3290,-685 3290,-685 3140,-685 3140,-685 3134,-685 3128,-679 3128,-673 3128,-673 3128,-552 3128,-552 3128,-546 3134,-540 3140,-540"/>
<text text-anchor="middle" x="3215" y="-669.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3215" y="-654.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust379" class="cluster"><title>cluster_system_cpu3_itb_walker</title>
<g id="a_clust379"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3148,-548C3148,-548 3282,-548 3282,-548 3288,-548 3294,-554 3294,-560 3294,-560 3294,-627 3294,-627 3294,-633 3288,-639 3282,-639 3282,-639 3148,-639 3148,-639 3142,-639 3136,-633 3136,-627 3136,-627 3136,-560 3136,-560 3136,-554 3142,-548 3148,-548"/>
<text text-anchor="middle" x="3215" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3215" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust380" class="cluster"><title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust380"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu3.dtb_walker_cache.replacement_policy&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3550,-417C3550,-417 3718,-417 3718,-417 3724,-417 3730,-423 3730,-429 3730,-429 3730,-496 3730,-496 3730,-502 3724,-508 3718,-508 3718,-508 3550,-508 3550,-508 3544,-508 3538,-502 3538,-496 3538,-496 3538,-429 3538,-429 3538,-423 3544,-417 3550,-417"/>
<text text-anchor="middle" x="3634" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3634" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust384" class="cluster"><title>cluster_system_cpu3_icache</title>
<g id="a_clust384"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu3.icache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu3.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M3126,-417C3126,-417 3294,-417 3294,-417 3300,-417 3306,-423 3306,-429 3306,-429 3306,-496 3306,-496 3306,-502 3300,-508 3294,-508 3294,-508 3126,-508 3126,-508 3120,-508 3114,-502 3114,-496 3114,-496 3114,-429 3114,-429 3114,-423 3120,-417 3126,-417"/>
<text text-anchor="middle" x="3210" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3210" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust388" class="cluster"><title>cluster_system_cpu3_dcache</title>
<g id="a_clust388"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu3.dcache.replacement_policy&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu3.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2926,-417C2926,-417 3094,-417 3094,-417 3100,-417 3106,-423 3106,-429 3106,-429 3106,-496 3106,-496 3106,-502 3100,-508 3094,-508 3094,-508 2926,-508 2926,-508 2920,-508 2914,-502 2914,-496 2914,-496 2914,-429 2914,-429 2914,-423 2920,-417 2926,-417"/>
<text text-anchor="middle" x="3010" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3010" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust392" class="cluster"><title>cluster_system_cpu3_l2cache</title>
<g id="a_clust392"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;12&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;replacement_policy&#61;system.cpu3.l2cache.replacement_policy&#10;response_latency&#61;12&#10;sequential_access&#61;false&#10;size&#61;262144&#10;system&#61;system&#10;tag_latency&#61;12&#10;tags&#61;system.cpu3.l2cache.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_allocator&#61;Null&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3112,-155C3112,-155 3280,-155 3280,-155 3286,-155 3292,-161 3292,-167 3292,-167 3292,-234 3292,-234 3292,-240 3286,-246 3280,-246 3280,-246 3112,-246 3112,-246 3106,-246 3100,-240 3100,-234 3100,-234 3100,-167 3100,-167 3100,-161 3106,-155 3112,-155"/>
<text text-anchor="middle" x="3196" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="3196" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1758.5,-878.5C1758.5,-878.5 1829.5,-878.5 1829.5,-878.5 1835.5,-878.5 1841.5,-884.5 1841.5,-890.5 1841.5,-890.5 1841.5,-902.5 1841.5,-902.5 1841.5,-908.5 1835.5,-914.5 1829.5,-914.5 1829.5,-914.5 1758.5,-914.5 1758.5,-914.5 1752.5,-914.5 1746.5,-908.5 1746.5,-902.5 1746.5,-902.5 1746.5,-890.5 1746.5,-890.5 1746.5,-884.5 1752.5,-878.5 1758.5,-878.5"/>
<text text-anchor="middle" x="1794" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M1779,-747.5C1779,-747.5 1809,-747.5 1809,-747.5 1815,-747.5 1821,-753.5 1821,-759.5 1821,-759.5 1821,-771.5 1821,-771.5 1821,-777.5 1815,-783.5 1809,-783.5 1809,-783.5 1779,-783.5 1779,-783.5 1773,-783.5 1767,-777.5 1767,-771.5 1767,-771.5 1767,-759.5 1767,-759.5 1767,-753.5 1773,-747.5 1779,-747.5"/>
<text text-anchor="middle" x="1794" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M1794,-878.37C1794,-856.781 1794,-819.412 1794,-793.852"/>
<polygon fill="black" stroke="black" points="1797.5,-793.701 1794,-783.701 1790.5,-793.701 1797.5,-793.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M1701,-747.5C1701,-747.5 1737,-747.5 1737,-747.5 1743,-747.5 1749,-753.5 1749,-759.5 1749,-759.5 1749,-771.5 1749,-771.5 1749,-777.5 1743,-783.5 1737,-783.5 1737,-783.5 1701,-783.5 1701,-783.5 1695,-783.5 1689,-777.5 1689,-771.5 1689,-771.5 1689,-759.5 1689,-759.5 1689,-753.5 1695,-747.5 1701,-747.5"/>
<text text-anchor="middle" x="1719" y="-761.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node8" class="node"><title>system_mem_ctrls0_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-556.5C111,-556.5 141,-556.5 141,-556.5 147,-556.5 153,-562.5 153,-568.5 153,-568.5 153,-580.5 153,-580.5 153,-586.5 147,-592.5 141,-592.5 141,-592.5 111,-592.5 111,-592.5 105,-592.5 99,-586.5 99,-580.5 99,-580.5 99,-568.5 99,-568.5 99,-562.5 105,-556.5 111,-556.5"/>
<text text-anchor="middle" x="126" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls0_port -->
<g id="edge10" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M1688.95,-764.354C1475.49,-763.26 195.936,-755.676 165,-731 126.746,-700.486 122.641,-638.543 123.822,-602.731"/>
<polygon fill="black" stroke="black" points="127.329,-602.68 124.327,-592.52 120.338,-602.335 127.329,-602.68"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node9" class="node"><title>system_mem_ctrls1_port</title>
<path fill="#4b4746" stroke="#000000" d="M256,-556.5C256,-556.5 286,-556.5 286,-556.5 292,-556.5 298,-562.5 298,-568.5 298,-568.5 298,-580.5 298,-580.5 298,-586.5 292,-592.5 286,-592.5 286,-592.5 256,-592.5 256,-592.5 250,-592.5 244,-586.5 244,-580.5 244,-580.5 244,-568.5 244,-568.5 244,-562.5 250,-556.5 256,-556.5"/>
<text text-anchor="middle" x="271" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls1_port -->
<g id="edge11" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M1688.91,-764.286C1487.11,-762.79 337.891,-753.298 310,-731 271.78,-700.444 267.662,-638.516 268.832,-602.719"/>
<polygon fill="black" stroke="black" points="272.339,-602.671 269.333,-592.512 265.347,-602.328 272.339,-602.671"/>
</g>
<!-- system_cpu0_interrupts_int_slave -->
<g id="node15" class="node"><title>system_cpu0_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M810,-556.5C810,-556.5 858,-556.5 858,-556.5 864,-556.5 870,-562.5 870,-568.5 870,-568.5 870,-580.5 870,-580.5 870,-586.5 864,-592.5 858,-592.5 858,-592.5 810,-592.5 810,-592.5 804,-592.5 798,-586.5 798,-580.5 798,-580.5 798,-568.5 798,-568.5 798,-562.5 804,-556.5 810,-556.5"/>
<text text-anchor="middle" x="834" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu0_interrupts_int_slave -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_cpu0_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M1688.92,-764.279C1542.66,-763.082 911.494,-756.453 879,-731 840.102,-700.531 833.408,-638.571 833.03,-602.744"/>
<polygon fill="black" stroke="black" points="836.531,-602.548 833.087,-592.528 829.531,-602.509 836.531,-602.548"/>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node17" class="node"><title>system_cpu0_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M738,-556.5C738,-556.5 768,-556.5 768,-556.5 774,-556.5 780,-562.5 780,-568.5 780,-568.5 780,-580.5 780,-580.5 780,-586.5 774,-592.5 768,-592.5 768,-592.5 738,-592.5 738,-592.5 732,-592.5 726,-586.5 726,-580.5 726,-580.5 726,-568.5 726,-568.5 726,-562.5 732,-556.5 738,-556.5"/>
<text text-anchor="middle" x="753" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M1688.82,-764.435C1532.9,-763.973 824.484,-760.265 789,-731 751.512,-700.082 748.49,-638.557 750.307,-602.865"/>
<polygon fill="black" stroke="black" points="753.813,-602.892 750.993,-592.679 746.828,-602.421 753.813,-602.892"/>
</g>
<!-- system_cpu1_interrupts_int_slave -->
<g id="node34" class="node"><title>system_cpu1_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M1674,-556.5C1674,-556.5 1722,-556.5 1722,-556.5 1728,-556.5 1734,-562.5 1734,-568.5 1734,-568.5 1734,-580.5 1734,-580.5 1734,-586.5 1728,-592.5 1722,-592.5 1722,-592.5 1674,-592.5 1674,-592.5 1668,-592.5 1662,-586.5 1662,-580.5 1662,-580.5 1662,-568.5 1662,-568.5 1662,-562.5 1668,-556.5 1674,-556.5"/>
<text text-anchor="middle" x="1698" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu1_interrupts_int_slave -->
<g id="edge5" class="edge"><title>system_membus_master&#45;&gt;system_cpu1_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M1717.1,-747.394C1713.45,-714.516 1705.42,-642.261 1701.02,-602.704"/>
<polygon fill="black" stroke="black" points="1704.49,-602.256 1699.91,-592.703 1697.54,-603.029 1704.49,-602.256"/>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node36" class="node"><title>system_cpu1_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1602,-556.5C1602,-556.5 1632,-556.5 1632,-556.5 1638,-556.5 1644,-562.5 1644,-568.5 1644,-568.5 1644,-580.5 1644,-580.5 1644,-586.5 1638,-592.5 1632,-592.5 1632,-592.5 1602,-592.5 1602,-592.5 1596,-592.5 1590,-586.5 1590,-580.5 1590,-580.5 1590,-568.5 1590,-568.5 1590,-562.5 1596,-556.5 1602,-556.5"/>
<text text-anchor="middle" x="1617" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge4" class="edge"><title>system_membus_master&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M1688.94,-755.659C1676.11,-750.438 1662.03,-742.534 1653,-731 1623.71,-693.594 1617.51,-636.547 1616.6,-602.944"/>
<polygon fill="black" stroke="black" points="1620.1,-602.866 1616.47,-592.912 1613.1,-602.956 1620.1,-602.866"/>
</g>
<!-- system_cpu2_interrupts_int_slave -->
<g id="node53" class="node"><title>system_cpu2_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M2538,-556.5C2538,-556.5 2586,-556.5 2586,-556.5 2592,-556.5 2598,-562.5 2598,-568.5 2598,-568.5 2598,-580.5 2598,-580.5 2598,-586.5 2592,-592.5 2586,-592.5 2586,-592.5 2538,-592.5 2538,-592.5 2532,-592.5 2526,-586.5 2526,-580.5 2526,-580.5 2526,-568.5 2526,-568.5 2526,-562.5 2532,-556.5 2538,-556.5"/>
<text text-anchor="middle" x="2562" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu2_interrupts_int_slave -->
<g id="edge7" class="edge"><title>system_membus_master&#45;&gt;system_cpu2_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M1740.59,-747.318C1745.98,-743.917 1751.96,-740.833 1758,-739 1778.17,-732.874 2500.21,-743.757 2517,-731 2556.34,-701.104 2562.87,-638.93 2563.1,-602.913"/>
<polygon fill="black" stroke="black" points="2566.6,-602.605 2563,-592.64 2559.6,-602.674 2566.6,-602.605"/>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node55" class="node"><title>system_cpu2_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2466,-556.5C2466,-556.5 2496,-556.5 2496,-556.5 2502,-556.5 2508,-562.5 2508,-568.5 2508,-568.5 2508,-580.5 2508,-580.5 2508,-586.5 2502,-592.5 2496,-592.5 2496,-592.5 2466,-592.5 2466,-592.5 2460,-592.5 2454,-586.5 2454,-580.5 2454,-580.5 2454,-568.5 2454,-568.5 2454,-562.5 2460,-556.5 2466,-556.5"/>
<text text-anchor="middle" x="2481" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge6" class="edge"><title>system_membus_master&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M1740.59,-747.324C1745.98,-743.922 1751.96,-740.837 1758,-739 1775.97,-733.532 2418.99,-742.283 2434,-731 2473.64,-701.208 2481,-638.995 2481.72,-602.943"/>
<polygon fill="black" stroke="black" points="2485.22,-602.673 2481.76,-592.66 2478.22,-602.646 2485.22,-602.673"/>
</g>
<!-- system_cpu3_interrupts_int_slave -->
<g id="node72" class="node"><title>system_cpu3_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M3402,-556.5C3402,-556.5 3450,-556.5 3450,-556.5 3456,-556.5 3462,-562.5 3462,-568.5 3462,-568.5 3462,-580.5 3462,-580.5 3462,-586.5 3456,-592.5 3450,-592.5 3450,-592.5 3402,-592.5 3402,-592.5 3396,-592.5 3390,-586.5 3390,-580.5 3390,-580.5 3390,-568.5 3390,-568.5 3390,-562.5 3396,-556.5 3402,-556.5"/>
<text text-anchor="middle" x="3426" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu3_interrupts_int_slave -->
<g id="edge9" class="edge"><title>system_membus_master&#45;&gt;system_cpu3_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M1740.58,-747.294C1745.98,-743.893 1751.96,-740.816 1758,-739 1779.59,-732.511 3363.01,-744.588 3381,-731 3420.42,-701.215 3426.92,-638.999 3427.12,-602.945"/>
<polygon fill="black" stroke="black" points="3430.62,-602.623 3427.01,-592.661 3423.62,-602.698 3430.62,-602.623"/>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node74" class="node"><title>system_cpu3_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3330,-556.5C3330,-556.5 3360,-556.5 3360,-556.5 3366,-556.5 3372,-562.5 3372,-568.5 3372,-568.5 3372,-580.5 3372,-580.5 3372,-586.5 3366,-592.5 3360,-592.5 3360,-592.5 3330,-592.5 3330,-592.5 3324,-592.5 3318,-586.5 3318,-580.5 3318,-580.5 3318,-568.5 3318,-568.5 3318,-562.5 3324,-556.5 3330,-556.5"/>
<text text-anchor="middle" x="3345" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge8" class="edge"><title>system_membus_master&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M1740.58,-747.295C1745.98,-743.894 1751.96,-740.817 1758,-739 1778.48,-732.84 3280.86,-743.795 3298,-731 3337.73,-701.34 3345.06,-639.077 3345.75,-602.982"/>
<polygon fill="black" stroke="black" points="3349.25,-602.696 3345.78,-592.685 3342.25,-602.675 3349.25,-602.696"/>
</g>
<!-- system_tol3bus_master -->
<g id="node4" class="node"><title>system_tol3bus_master</title>
<path fill="#586070" stroke="#000000" d="M2722,-32.5C2722,-32.5 2758,-32.5 2758,-32.5 2764,-32.5 2770,-38.5 2770,-44.5 2770,-44.5 2770,-56.5 2770,-56.5 2770,-62.5 2764,-68.5 2758,-68.5 2758,-68.5 2722,-68.5 2722,-68.5 2716,-68.5 2710,-62.5 2710,-56.5 2710,-56.5 2710,-44.5 2710,-44.5 2710,-38.5 2716,-32.5 2722,-32.5"/>
<text text-anchor="middle" x="2740" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l3_cpu_side -->
<g id="node7" class="node"><title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2837.5,-878.5C2837.5,-878.5 2888.5,-878.5 2888.5,-878.5 2894.5,-878.5 2900.5,-884.5 2900.5,-890.5 2900.5,-890.5 2900.5,-902.5 2900.5,-902.5 2900.5,-908.5 2894.5,-914.5 2888.5,-914.5 2888.5,-914.5 2837.5,-914.5 2837.5,-914.5 2831.5,-914.5 2825.5,-908.5 2825.5,-902.5 2825.5,-902.5 2825.5,-890.5 2825.5,-890.5 2825.5,-884.5 2831.5,-878.5 2837.5,-878.5"/>
<text text-anchor="middle" x="2863" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_master&#45;&gt;system_l3_cpu_side -->
<g id="edge12" class="edge"><title>system_tol3bus_master&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M2770.02,-52.4417C2939.69,-58.5542 3771,-99.3289 3771,-311.5 3771,-575.5 3771,-575.5 3771,-575.5 3771,-645.238 3798.09,-680.491 3750,-731 3632.98,-853.92 3078.37,-886.614 2910.96,-893.752"/>
<polygon fill="black" stroke="black" points="2910.58,-890.265 2900.73,-894.177 2910.87,-897.259 2910.58,-890.265"/>
</g>
<!-- system_tol3bus_slave -->
<g id="node5" class="node"><title>system_tol3bus_slave</title>
<path fill="#586070" stroke="#000000" d="M2650,-32.5C2650,-32.5 2680,-32.5 2680,-32.5 2686,-32.5 2692,-38.5 2692,-44.5 2692,-44.5 2692,-56.5 2692,-56.5 2692,-62.5 2686,-68.5 2680,-68.5 2680,-68.5 2650,-68.5 2650,-68.5 2644,-68.5 2638,-62.5 2638,-56.5 2638,-56.5 2638,-44.5 2638,-44.5 2638,-38.5 2644,-32.5 2650,-32.5"/>
<text text-anchor="middle" x="2665" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l3_mem_side -->
<g id="node6" class="node"><title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2736,-878.5C2736,-878.5 2796,-878.5 2796,-878.5 2802,-878.5 2808,-884.5 2808,-890.5 2808,-890.5 2808,-902.5 2808,-902.5 2808,-908.5 2802,-914.5 2796,-914.5 2796,-914.5 2736,-914.5 2736,-914.5 2730,-914.5 2724,-908.5 2724,-902.5 2724,-902.5 2724,-890.5 2724,-890.5 2724,-884.5 2730,-878.5 2736,-878.5"/>
<text text-anchor="middle" x="2766" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_mem_side&#45;&gt;system_membus_slave -->
<g id="edge13" class="edge"><title>system_l3_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2739.07,-878.274C2733,-875.05 2726.44,-872.053 2720,-870 2549.55,-815.638 1982.35,-777.949 1831.25,-768.705"/>
<polygon fill="black" stroke="black" points="1831.3,-765.201 1821.1,-768.089 1830.87,-772.189 1831.3,-765.201"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node10" class="node"><title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M448.5,-556.5C448.5,-556.5 515.5,-556.5 515.5,-556.5 521.5,-556.5 527.5,-562.5 527.5,-568.5 527.5,-568.5 527.5,-580.5 527.5,-580.5 527.5,-586.5 521.5,-592.5 515.5,-592.5 515.5,-592.5 448.5,-592.5 448.5,-592.5 442.5,-592.5 436.5,-586.5 436.5,-580.5 436.5,-580.5 436.5,-568.5 436.5,-568.5 436.5,-562.5 442.5,-556.5 448.5,-556.5"/>
<text text-anchor="middle" x="482" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node24" class="node"><title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M544.5,-425.5C544.5,-425.5 595.5,-425.5 595.5,-425.5 601.5,-425.5 607.5,-431.5 607.5,-437.5 607.5,-437.5 607.5,-449.5 607.5,-449.5 607.5,-455.5 601.5,-461.5 595.5,-461.5 595.5,-461.5 544.5,-461.5 544.5,-461.5 538.5,-461.5 532.5,-455.5 532.5,-449.5 532.5,-449.5 532.5,-437.5 532.5,-437.5 532.5,-431.5 538.5,-425.5 544.5,-425.5"/>
<text text-anchor="middle" x="570" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge14" class="edge"><title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M493.686,-556.37C508.742,-534.299 535.048,-495.736 552.497,-470.158"/>
<polygon fill="black" stroke="black" points="555.522,-471.934 558.266,-461.701 549.739,-467.99 555.522,-471.934"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node11" class="node"><title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M334,-556.5C334,-556.5 406,-556.5 406,-556.5 412,-556.5 418,-562.5 418,-568.5 418,-568.5 418,-580.5 418,-580.5 418,-586.5 412,-592.5 406,-592.5 406,-592.5 334,-592.5 334,-592.5 328,-592.5 322,-586.5 322,-580.5 322,-580.5 322,-568.5 322,-568.5 322,-562.5 328,-556.5 334,-556.5"/>
<text text-anchor="middle" x="370" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node26" class="node"><title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M344.5,-425.5C344.5,-425.5 395.5,-425.5 395.5,-425.5 401.5,-425.5 407.5,-431.5 407.5,-437.5 407.5,-437.5 407.5,-449.5 407.5,-449.5 407.5,-455.5 401.5,-461.5 395.5,-461.5 395.5,-461.5 344.5,-461.5 344.5,-461.5 338.5,-461.5 332.5,-455.5 332.5,-449.5 332.5,-449.5 332.5,-437.5 332.5,-437.5 332.5,-431.5 338.5,-425.5 344.5,-425.5"/>
<text text-anchor="middle" x="370" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge15" class="edge"><title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M370,-556.37C370,-534.781 370,-497.412 370,-471.852"/>
<polygon fill="black" stroke="black" points="373.5,-471.701 370,-461.701 366.5,-471.701 373.5,-471.701"/>
</g>
<!-- system_cpu0_tol2bus_master -->
<g id="node12" class="node"><title>system_cpu0_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M924,-294.5C924,-294.5 960,-294.5 960,-294.5 966,-294.5 972,-300.5 972,-306.5 972,-306.5 972,-318.5 972,-318.5 972,-324.5 966,-330.5 960,-330.5 960,-330.5 924,-330.5 924,-330.5 918,-330.5 912,-324.5 912,-318.5 912,-318.5 912,-306.5 912,-306.5 912,-300.5 918,-294.5 924,-294.5"/>
<text text-anchor="middle" x="942" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node28" class="node"><title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M953.5,-163.5C953.5,-163.5 1004.5,-163.5 1004.5,-163.5 1010.5,-163.5 1016.5,-169.5 1016.5,-175.5 1016.5,-175.5 1016.5,-187.5 1016.5,-187.5 1016.5,-193.5 1010.5,-199.5 1004.5,-199.5 1004.5,-199.5 953.5,-199.5 953.5,-199.5 947.5,-199.5 941.5,-193.5 941.5,-187.5 941.5,-187.5 941.5,-175.5 941.5,-175.5 941.5,-169.5 947.5,-163.5 953.5,-163.5"/>
<text text-anchor="middle" x="979" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_tol2bus_master&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge16" class="edge"><title>system_cpu0_tol2bus_master&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M946.913,-294.37C953.133,-272.685 963.919,-235.078 971.253,-209.51"/>
<polygon fill="black" stroke="black" points="974.674,-210.278 974.066,-199.701 967.945,-208.348 974.674,-210.278"/>
</g>
<!-- system_cpu0_tol2bus_slave -->
<g id="node13" class="node"><title>system_cpu0_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M852,-294.5C852,-294.5 882,-294.5 882,-294.5 888,-294.5 894,-300.5 894,-306.5 894,-306.5 894,-318.5 894,-318.5 894,-324.5 888,-330.5 882,-330.5 882,-330.5 852,-330.5 852,-330.5 846,-330.5 840,-324.5 840,-318.5 840,-318.5 840,-306.5 840,-306.5 840,-300.5 846,-294.5 852,-294.5"/>
<text text-anchor="middle" x="867" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu0_dtb_walker_port -->
<g id="node14" class="node"><title>system_cpu0_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1016,-556.5C1016,-556.5 1046,-556.5 1046,-556.5 1052,-556.5 1058,-562.5 1058,-568.5 1058,-568.5 1058,-580.5 1058,-580.5 1058,-586.5 1052,-592.5 1046,-592.5 1046,-592.5 1016,-592.5 1016,-592.5 1010,-592.5 1004,-586.5 1004,-580.5 1004,-580.5 1004,-568.5 1004,-568.5 1004,-562.5 1010,-556.5 1016,-556.5"/>
<text text-anchor="middle" x="1031" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node22" class="node"><title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M966.5,-425.5C966.5,-425.5 1017.5,-425.5 1017.5,-425.5 1023.5,-425.5 1029.5,-431.5 1029.5,-437.5 1029.5,-437.5 1029.5,-449.5 1029.5,-449.5 1029.5,-455.5 1023.5,-461.5 1017.5,-461.5 1017.5,-461.5 966.5,-461.5 966.5,-461.5 960.5,-461.5 954.5,-455.5 954.5,-449.5 954.5,-449.5 954.5,-437.5 954.5,-437.5 954.5,-431.5 960.5,-425.5 966.5,-425.5"/>
<text text-anchor="middle" x="992" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge"><title>system_cpu0_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1025.82,-556.37C1019.27,-534.685 1007.9,-497.078 1000.17,-471.51"/>
<polygon fill="black" stroke="black" points="1003.44,-470.26 997.2,-461.701 996.744,-472.286 1003.44,-470.26"/>
</g>
<!-- system_cpu0_interrupts_int_master -->
<g id="node16" class="node"><title>system_cpu0_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M900.5,-556.5C900.5,-556.5 959.5,-556.5 959.5,-556.5 965.5,-556.5 971.5,-562.5 971.5,-568.5 971.5,-568.5 971.5,-580.5 971.5,-580.5 971.5,-586.5 965.5,-592.5 959.5,-592.5 959.5,-592.5 900.5,-592.5 900.5,-592.5 894.5,-592.5 888.5,-586.5 888.5,-580.5 888.5,-580.5 888.5,-568.5 888.5,-568.5 888.5,-562.5 894.5,-556.5 900.5,-556.5"/>
<text text-anchor="middle" x="930" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu0_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge18" class="edge"><title>system_cpu0_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M930.943,-592.577C933.809,-625.882 945.375,-699.039 992,-731 1009.55,-743.031 1737.76,-732.44 1758,-739 1760.58,-739.834 1763.13,-740.925 1765.61,-742.184"/>
<polygon fill="black" stroke="black" points="1763.85,-745.211 1774.23,-747.33 1767.44,-739.2 1763.85,-745.211"/>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node18" class="node"><title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M837,-425.5C837,-425.5 897,-425.5 897,-425.5 903,-425.5 909,-431.5 909,-437.5 909,-437.5 909,-449.5 909,-449.5 909,-455.5 903,-461.5 897,-461.5 897,-461.5 837,-461.5 837,-461.5 831,-461.5 825,-455.5 825,-449.5 825,-449.5 825,-437.5 825,-437.5 825,-431.5 831,-425.5 837,-425.5"/>
<text text-anchor="middle" x="867" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side&#45;&gt;system_cpu0_tol2bus_slave -->
<g id="edge19" class="edge"><title>system_cpu0_itb_walker_cache_mem_side&#45;&gt;system_cpu0_tol2bus_slave</title>
<path fill="none" stroke="black" d="M867,-425.37C867,-403.781 867,-366.412 867,-340.852"/>
<polygon fill="black" stroke="black" points="870.5,-340.701 867,-330.701 863.5,-340.701 870.5,-340.701"/>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node19" class="node"><title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M744.5,-425.5C744.5,-425.5 795.5,-425.5 795.5,-425.5 801.5,-425.5 807.5,-431.5 807.5,-437.5 807.5,-437.5 807.5,-449.5 807.5,-449.5 807.5,-455.5 801.5,-461.5 795.5,-461.5 795.5,-461.5 744.5,-461.5 744.5,-461.5 738.5,-461.5 732.5,-455.5 732.5,-449.5 732.5,-449.5 732.5,-437.5 732.5,-437.5 732.5,-431.5 738.5,-425.5 744.5,-425.5"/>
<text text-anchor="middle" x="770" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_itb_walker_port -->
<g id="node20" class="node"><title>system_cpu0_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M652,-556.5C652,-556.5 682,-556.5 682,-556.5 688,-556.5 694,-562.5 694,-568.5 694,-568.5 694,-580.5 694,-580.5 694,-586.5 688,-592.5 682,-592.5 682,-592.5 652,-592.5 652,-592.5 646,-592.5 640,-586.5 640,-580.5 640,-580.5 640,-568.5 640,-568.5 640,-562.5 646,-556.5 652,-556.5"/>
<text text-anchor="middle" x="667" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge"><title>system_cpu0_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M681.365,-556.385C692.334,-543.241 707.766,-524.591 721,-508 730.992,-495.474 741.902,-481.379 750.885,-469.656"/>
<polygon fill="black" stroke="black" points="753.754,-471.666 757.045,-461.596 748.192,-467.416 753.754,-471.666"/>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node21" class="node"><title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1059,-425.5C1059,-425.5 1119,-425.5 1119,-425.5 1125,-425.5 1131,-431.5 1131,-437.5 1131,-437.5 1131,-449.5 1131,-449.5 1131,-455.5 1125,-461.5 1119,-461.5 1119,-461.5 1059,-461.5 1059,-461.5 1053,-461.5 1047,-455.5 1047,-449.5 1047,-449.5 1047,-437.5 1047,-437.5 1047,-431.5 1053,-425.5 1059,-425.5"/>
<text text-anchor="middle" x="1089" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side&#45;&gt;system_cpu0_tol2bus_slave -->
<g id="edge21" class="edge"><title>system_cpu0_dtb_walker_cache_mem_side&#45;&gt;system_cpu0_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1057.01,-425.439C1050.8,-422.428 1044.26,-419.471 1038,-417 979.79,-394.03 951.99,-415.936 903,-377 891.062,-367.512 882.393,-352.914 876.558,-340.107"/>
<polygon fill="black" stroke="black" points="879.738,-338.641 872.64,-330.776 873.284,-341.351 879.738,-338.641"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node23" class="node"><title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M637,-425.5C637,-425.5 697,-425.5 697,-425.5 703,-425.5 709,-431.5 709,-437.5 709,-437.5 709,-449.5 709,-449.5 709,-455.5 703,-461.5 697,-461.5 697,-461.5 637,-461.5 637,-461.5 631,-461.5 625,-455.5 625,-449.5 625,-449.5 625,-437.5 625,-437.5 625,-431.5 631,-425.5 637,-425.5"/>
<text text-anchor="middle" x="667" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_icache_mem_side&#45;&gt;system_cpu0_tol2bus_slave -->
<g id="edge22" class="edge"><title>system_cpu0_icache_mem_side&#45;&gt;system_cpu0_tol2bus_slave</title>
<path fill="none" stroke="black" d="M693.558,-425.37C729.122,-402.432 792.303,-361.68 831.799,-336.205"/>
<polygon fill="black" stroke="black" points="833.825,-339.063 840.332,-330.701 830.031,-333.18 833.825,-339.063"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node25" class="node"><title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M437,-425.5C437,-425.5 497,-425.5 497,-425.5 503,-425.5 509,-431.5 509,-437.5 509,-437.5 509,-449.5 509,-449.5 509,-455.5 503,-461.5 497,-461.5 497,-461.5 437,-461.5 437,-461.5 431,-461.5 425,-455.5 425,-449.5 425,-449.5 425,-437.5 425,-437.5 425,-431.5 431,-425.5 437,-425.5"/>
<text text-anchor="middle" x="467" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side&#45;&gt;system_cpu0_tol2bus_slave -->
<g id="edge23" class="edge"><title>system_cpu0_dcache_mem_side&#45;&gt;system_cpu0_tol2bus_slave</title>
<path fill="none" stroke="black" d="M501.233,-425.39C507.723,-422.417 514.514,-419.485 521,-417 630.813,-374.922 765.441,-338.945 829.578,-322.715"/>
<polygon fill="black" stroke="black" points="830.774,-326.024 839.618,-320.19 829.067,-319.235 830.774,-326.024"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node27" class="node"><title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1046,-163.5C1046,-163.5 1106,-163.5 1106,-163.5 1112,-163.5 1118,-169.5 1118,-175.5 1118,-175.5 1118,-187.5 1118,-187.5 1118,-193.5 1112,-199.5 1106,-199.5 1106,-199.5 1046,-199.5 1046,-199.5 1040,-199.5 1034,-193.5 1034,-187.5 1034,-187.5 1034,-175.5 1034,-175.5 1034,-169.5 1040,-163.5 1046,-163.5"/>
<text text-anchor="middle" x="1076" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_l2cache_mem_side&#45;&gt;system_tol3bus_slave -->
<g id="edge24" class="edge"><title>system_cpu0_l2cache_mem_side&#45;&gt;system_tol3bus_slave</title>
<path fill="none" stroke="black" d="M1118.09,-177.083C1344.35,-158.715 2413.75,-71.8976 2627.69,-54.5288"/>
<polygon fill="black" stroke="black" points="2628.1,-58.0069 2637.79,-53.7091 2627.54,-51.0299 2628.1,-58.0069"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node29" class="node"><title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1312.5,-556.5C1312.5,-556.5 1379.5,-556.5 1379.5,-556.5 1385.5,-556.5 1391.5,-562.5 1391.5,-568.5 1391.5,-568.5 1391.5,-580.5 1391.5,-580.5 1391.5,-586.5 1385.5,-592.5 1379.5,-592.5 1379.5,-592.5 1312.5,-592.5 1312.5,-592.5 1306.5,-592.5 1300.5,-586.5 1300.5,-580.5 1300.5,-580.5 1300.5,-568.5 1300.5,-568.5 1300.5,-562.5 1306.5,-556.5 1312.5,-556.5"/>
<text text-anchor="middle" x="1346" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node43" class="node"><title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1408.5,-425.5C1408.5,-425.5 1459.5,-425.5 1459.5,-425.5 1465.5,-425.5 1471.5,-431.5 1471.5,-437.5 1471.5,-437.5 1471.5,-449.5 1471.5,-449.5 1471.5,-455.5 1465.5,-461.5 1459.5,-461.5 1459.5,-461.5 1408.5,-461.5 1408.5,-461.5 1402.5,-461.5 1396.5,-455.5 1396.5,-449.5 1396.5,-449.5 1396.5,-437.5 1396.5,-437.5 1396.5,-431.5 1402.5,-425.5 1408.5,-425.5"/>
<text text-anchor="middle" x="1434" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge25" class="edge"><title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1357.69,-556.37C1372.74,-534.299 1399.05,-495.736 1416.5,-470.158"/>
<polygon fill="black" stroke="black" points="1419.52,-471.934 1422.27,-461.701 1413.74,-467.99 1419.52,-471.934"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node30" class="node"><title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1198,-556.5C1198,-556.5 1270,-556.5 1270,-556.5 1276,-556.5 1282,-562.5 1282,-568.5 1282,-568.5 1282,-580.5 1282,-580.5 1282,-586.5 1276,-592.5 1270,-592.5 1270,-592.5 1198,-592.5 1198,-592.5 1192,-592.5 1186,-586.5 1186,-580.5 1186,-580.5 1186,-568.5 1186,-568.5 1186,-562.5 1192,-556.5 1198,-556.5"/>
<text text-anchor="middle" x="1234" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node45" class="node"><title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1208.5,-425.5C1208.5,-425.5 1259.5,-425.5 1259.5,-425.5 1265.5,-425.5 1271.5,-431.5 1271.5,-437.5 1271.5,-437.5 1271.5,-449.5 1271.5,-449.5 1271.5,-455.5 1265.5,-461.5 1259.5,-461.5 1259.5,-461.5 1208.5,-461.5 1208.5,-461.5 1202.5,-461.5 1196.5,-455.5 1196.5,-449.5 1196.5,-449.5 1196.5,-437.5 1196.5,-437.5 1196.5,-431.5 1202.5,-425.5 1208.5,-425.5"/>
<text text-anchor="middle" x="1234" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge26" class="edge"><title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1234,-556.37C1234,-534.781 1234,-497.412 1234,-471.852"/>
<polygon fill="black" stroke="black" points="1237.5,-471.701 1234,-461.701 1230.5,-471.701 1237.5,-471.701"/>
</g>
<!-- system_cpu1_tol2bus_master -->
<g id="node31" class="node"><title>system_cpu1_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M1788,-294.5C1788,-294.5 1824,-294.5 1824,-294.5 1830,-294.5 1836,-300.5 1836,-306.5 1836,-306.5 1836,-318.5 1836,-318.5 1836,-324.5 1830,-330.5 1824,-330.5 1824,-330.5 1788,-330.5 1788,-330.5 1782,-330.5 1776,-324.5 1776,-318.5 1776,-318.5 1776,-306.5 1776,-306.5 1776,-300.5 1782,-294.5 1788,-294.5"/>
<text text-anchor="middle" x="1806" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node47" class="node"><title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1817.5,-163.5C1817.5,-163.5 1868.5,-163.5 1868.5,-163.5 1874.5,-163.5 1880.5,-169.5 1880.5,-175.5 1880.5,-175.5 1880.5,-187.5 1880.5,-187.5 1880.5,-193.5 1874.5,-199.5 1868.5,-199.5 1868.5,-199.5 1817.5,-199.5 1817.5,-199.5 1811.5,-199.5 1805.5,-193.5 1805.5,-187.5 1805.5,-187.5 1805.5,-175.5 1805.5,-175.5 1805.5,-169.5 1811.5,-163.5 1817.5,-163.5"/>
<text text-anchor="middle" x="1843" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_tol2bus_master&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge27" class="edge"><title>system_cpu1_tol2bus_master&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M1810.91,-294.37C1817.13,-272.685 1827.92,-235.078 1835.25,-209.51"/>
<polygon fill="black" stroke="black" points="1838.67,-210.278 1838.07,-199.701 1831.94,-208.348 1838.67,-210.278"/>
</g>
<!-- system_cpu1_tol2bus_slave -->
<g id="node32" class="node"><title>system_cpu1_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M1716,-294.5C1716,-294.5 1746,-294.5 1746,-294.5 1752,-294.5 1758,-300.5 1758,-306.5 1758,-306.5 1758,-318.5 1758,-318.5 1758,-324.5 1752,-330.5 1746,-330.5 1746,-330.5 1716,-330.5 1716,-330.5 1710,-330.5 1704,-324.5 1704,-318.5 1704,-318.5 1704,-306.5 1704,-306.5 1704,-300.5 1710,-294.5 1716,-294.5"/>
<text text-anchor="middle" x="1731" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu1_dtb_walker_port -->
<g id="node33" class="node"><title>system_cpu1_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1880,-556.5C1880,-556.5 1910,-556.5 1910,-556.5 1916,-556.5 1922,-562.5 1922,-568.5 1922,-568.5 1922,-580.5 1922,-580.5 1922,-586.5 1916,-592.5 1910,-592.5 1910,-592.5 1880,-592.5 1880,-592.5 1874,-592.5 1868,-586.5 1868,-580.5 1868,-580.5 1868,-568.5 1868,-568.5 1868,-562.5 1874,-556.5 1880,-556.5"/>
<text text-anchor="middle" x="1895" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node41" class="node"><title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1830.5,-425.5C1830.5,-425.5 1881.5,-425.5 1881.5,-425.5 1887.5,-425.5 1893.5,-431.5 1893.5,-437.5 1893.5,-437.5 1893.5,-449.5 1893.5,-449.5 1893.5,-455.5 1887.5,-461.5 1881.5,-461.5 1881.5,-461.5 1830.5,-461.5 1830.5,-461.5 1824.5,-461.5 1818.5,-455.5 1818.5,-449.5 1818.5,-449.5 1818.5,-437.5 1818.5,-437.5 1818.5,-431.5 1824.5,-425.5 1830.5,-425.5"/>
<text text-anchor="middle" x="1856" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge28" class="edge"><title>system_cpu1_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1889.82,-556.37C1883.27,-534.685 1871.9,-497.078 1864.17,-471.51"/>
<polygon fill="black" stroke="black" points="1867.44,-470.26 1861.2,-461.701 1860.74,-472.286 1867.44,-470.26"/>
</g>
<!-- system_cpu1_interrupts_int_master -->
<g id="node35" class="node"><title>system_cpu1_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M1764.5,-556.5C1764.5,-556.5 1823.5,-556.5 1823.5,-556.5 1829.5,-556.5 1835.5,-562.5 1835.5,-568.5 1835.5,-568.5 1835.5,-580.5 1835.5,-580.5 1835.5,-586.5 1829.5,-592.5 1823.5,-592.5 1823.5,-592.5 1764.5,-592.5 1764.5,-592.5 1758.5,-592.5 1752.5,-586.5 1752.5,-580.5 1752.5,-580.5 1752.5,-568.5 1752.5,-568.5 1752.5,-562.5 1758.5,-556.5 1764.5,-556.5"/>
<text text-anchor="middle" x="1794" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu1_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge29" class="edge"><title>system_cpu1_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M1794,-592.703C1794,-625.589 1794,-697.613 1794,-737.16"/>
<polygon fill="black" stroke="black" points="1790.5,-737.394 1794,-747.394 1797.5,-737.394 1790.5,-737.394"/>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node37" class="node"><title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1701,-425.5C1701,-425.5 1761,-425.5 1761,-425.5 1767,-425.5 1773,-431.5 1773,-437.5 1773,-437.5 1773,-449.5 1773,-449.5 1773,-455.5 1767,-461.5 1761,-461.5 1761,-461.5 1701,-461.5 1701,-461.5 1695,-461.5 1689,-455.5 1689,-449.5 1689,-449.5 1689,-437.5 1689,-437.5 1689,-431.5 1695,-425.5 1701,-425.5"/>
<text text-anchor="middle" x="1731" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side&#45;&gt;system_cpu1_tol2bus_slave -->
<g id="edge30" class="edge"><title>system_cpu1_itb_walker_cache_mem_side&#45;&gt;system_cpu1_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1731,-425.37C1731,-403.781 1731,-366.412 1731,-340.852"/>
<polygon fill="black" stroke="black" points="1734.5,-340.701 1731,-330.701 1727.5,-340.701 1734.5,-340.701"/>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node38" class="node"><title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1608.5,-425.5C1608.5,-425.5 1659.5,-425.5 1659.5,-425.5 1665.5,-425.5 1671.5,-431.5 1671.5,-437.5 1671.5,-437.5 1671.5,-449.5 1671.5,-449.5 1671.5,-455.5 1665.5,-461.5 1659.5,-461.5 1659.5,-461.5 1608.5,-461.5 1608.5,-461.5 1602.5,-461.5 1596.5,-455.5 1596.5,-449.5 1596.5,-449.5 1596.5,-437.5 1596.5,-437.5 1596.5,-431.5 1602.5,-425.5 1608.5,-425.5"/>
<text text-anchor="middle" x="1634" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_itb_walker_port -->
<g id="node39" class="node"><title>system_cpu1_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1516,-556.5C1516,-556.5 1546,-556.5 1546,-556.5 1552,-556.5 1558,-562.5 1558,-568.5 1558,-568.5 1558,-580.5 1558,-580.5 1558,-586.5 1552,-592.5 1546,-592.5 1546,-592.5 1516,-592.5 1516,-592.5 1510,-592.5 1504,-586.5 1504,-580.5 1504,-580.5 1504,-568.5 1504,-568.5 1504,-562.5 1510,-556.5 1516,-556.5"/>
<text text-anchor="middle" x="1531" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge31" class="edge"><title>system_cpu1_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1545.36,-556.385C1556.33,-543.241 1571.77,-524.591 1585,-508 1594.99,-495.474 1605.9,-481.379 1614.89,-469.656"/>
<polygon fill="black" stroke="black" points="1617.75,-471.666 1621.05,-461.596 1612.19,-467.416 1617.75,-471.666"/>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node40" class="node"><title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1923,-425.5C1923,-425.5 1983,-425.5 1983,-425.5 1989,-425.5 1995,-431.5 1995,-437.5 1995,-437.5 1995,-449.5 1995,-449.5 1995,-455.5 1989,-461.5 1983,-461.5 1983,-461.5 1923,-461.5 1923,-461.5 1917,-461.5 1911,-455.5 1911,-449.5 1911,-449.5 1911,-437.5 1911,-437.5 1911,-431.5 1917,-425.5 1923,-425.5"/>
<text text-anchor="middle" x="1953" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side&#45;&gt;system_cpu1_tol2bus_slave -->
<g id="edge32" class="edge"><title>system_cpu1_dtb_walker_cache_mem_side&#45;&gt;system_cpu1_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1921.01,-425.439C1914.8,-422.428 1908.26,-419.471 1902,-417 1843.79,-394.03 1815.99,-415.936 1767,-377 1755.06,-367.512 1746.39,-352.914 1740.56,-340.107"/>
<polygon fill="black" stroke="black" points="1743.74,-338.641 1736.64,-330.776 1737.28,-341.351 1743.74,-338.641"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node42" class="node"><title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1501,-425.5C1501,-425.5 1561,-425.5 1561,-425.5 1567,-425.5 1573,-431.5 1573,-437.5 1573,-437.5 1573,-449.5 1573,-449.5 1573,-455.5 1567,-461.5 1561,-461.5 1561,-461.5 1501,-461.5 1501,-461.5 1495,-461.5 1489,-455.5 1489,-449.5 1489,-449.5 1489,-437.5 1489,-437.5 1489,-431.5 1495,-425.5 1501,-425.5"/>
<text text-anchor="middle" x="1531" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_mem_side&#45;&gt;system_cpu1_tol2bus_slave -->
<g id="edge33" class="edge"><title>system_cpu1_icache_mem_side&#45;&gt;system_cpu1_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1557.56,-425.37C1593.12,-402.432 1656.3,-361.68 1695.8,-336.205"/>
<polygon fill="black" stroke="black" points="1697.83,-339.063 1704.33,-330.701 1694.03,-333.18 1697.83,-339.063"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node44" class="node"><title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1301,-425.5C1301,-425.5 1361,-425.5 1361,-425.5 1367,-425.5 1373,-431.5 1373,-437.5 1373,-437.5 1373,-449.5 1373,-449.5 1373,-455.5 1367,-461.5 1361,-461.5 1361,-461.5 1301,-461.5 1301,-461.5 1295,-461.5 1289,-455.5 1289,-449.5 1289,-449.5 1289,-437.5 1289,-437.5 1289,-431.5 1295,-425.5 1301,-425.5"/>
<text text-anchor="middle" x="1331" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side&#45;&gt;system_cpu1_tol2bus_slave -->
<g id="edge34" class="edge"><title>system_cpu1_dcache_mem_side&#45;&gt;system_cpu1_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1365.23,-425.39C1371.72,-422.417 1378.51,-419.485 1385,-417 1494.81,-374.922 1629.44,-338.945 1693.58,-322.715"/>
<polygon fill="black" stroke="black" points="1694.77,-326.024 1703.62,-320.19 1693.07,-319.235 1694.77,-326.024"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node46" class="node"><title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1910,-163.5C1910,-163.5 1970,-163.5 1970,-163.5 1976,-163.5 1982,-169.5 1982,-175.5 1982,-175.5 1982,-187.5 1982,-187.5 1982,-193.5 1976,-199.5 1970,-199.5 1970,-199.5 1910,-199.5 1910,-199.5 1904,-199.5 1898,-193.5 1898,-187.5 1898,-187.5 1898,-175.5 1898,-175.5 1898,-169.5 1904,-163.5 1910,-163.5"/>
<text text-anchor="middle" x="1940" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_l2cache_mem_side&#45;&gt;system_tol3bus_slave -->
<g id="edge35" class="edge"><title>system_cpu1_l2cache_mem_side&#45;&gt;system_tol3bus_slave</title>
<path fill="none" stroke="black" d="M1982.11,-173.007C2111.91,-149.912 2504.46,-80.0655 2627.62,-58.1514"/>
<polygon fill="black" stroke="black" points="2628.45,-61.5575 2637.69,-56.3598 2627.23,-54.6658 2628.45,-61.5575"/>
</g>
<!-- system_cpu2_icache_port -->
<g id="node48" class="node"><title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2176.5,-556.5C2176.5,-556.5 2243.5,-556.5 2243.5,-556.5 2249.5,-556.5 2255.5,-562.5 2255.5,-568.5 2255.5,-568.5 2255.5,-580.5 2255.5,-580.5 2255.5,-586.5 2249.5,-592.5 2243.5,-592.5 2243.5,-592.5 2176.5,-592.5 2176.5,-592.5 2170.5,-592.5 2164.5,-586.5 2164.5,-580.5 2164.5,-580.5 2164.5,-568.5 2164.5,-568.5 2164.5,-562.5 2170.5,-556.5 2176.5,-556.5"/>
<text text-anchor="middle" x="2210" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node62" class="node"><title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2270.5,-425.5C2270.5,-425.5 2321.5,-425.5 2321.5,-425.5 2327.5,-425.5 2333.5,-431.5 2333.5,-437.5 2333.5,-437.5 2333.5,-449.5 2333.5,-449.5 2333.5,-455.5 2327.5,-461.5 2321.5,-461.5 2321.5,-461.5 2270.5,-461.5 2270.5,-461.5 2264.5,-461.5 2258.5,-455.5 2258.5,-449.5 2258.5,-449.5 2258.5,-437.5 2258.5,-437.5 2258.5,-431.5 2264.5,-425.5 2270.5,-425.5"/>
<text text-anchor="middle" x="2296" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge36" class="edge"><title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2221.42,-556.37C2236.13,-534.299 2261.84,-495.736 2278.89,-470.158"/>
<polygon fill="black" stroke="black" points="2281.9,-471.963 2284.53,-461.701 2276.07,-468.08 2281.9,-471.963"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node49" class="node"><title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2062,-556.5C2062,-556.5 2134,-556.5 2134,-556.5 2140,-556.5 2146,-562.5 2146,-568.5 2146,-568.5 2146,-580.5 2146,-580.5 2146,-586.5 2140,-592.5 2134,-592.5 2134,-592.5 2062,-592.5 2062,-592.5 2056,-592.5 2050,-586.5 2050,-580.5 2050,-580.5 2050,-568.5 2050,-568.5 2050,-562.5 2056,-556.5 2062,-556.5"/>
<text text-anchor="middle" x="2098" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node64" class="node"><title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2070.5,-425.5C2070.5,-425.5 2121.5,-425.5 2121.5,-425.5 2127.5,-425.5 2133.5,-431.5 2133.5,-437.5 2133.5,-437.5 2133.5,-449.5 2133.5,-449.5 2133.5,-455.5 2127.5,-461.5 2121.5,-461.5 2121.5,-461.5 2070.5,-461.5 2070.5,-461.5 2064.5,-461.5 2058.5,-455.5 2058.5,-449.5 2058.5,-449.5 2058.5,-437.5 2058.5,-437.5 2058.5,-431.5 2064.5,-425.5 2070.5,-425.5"/>
<text text-anchor="middle" x="2096" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge37" class="edge"><title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2097.73,-556.37C2097.4,-534.781 2096.82,-497.412 2096.42,-471.852"/>
<polygon fill="black" stroke="black" points="2099.92,-471.646 2096.27,-461.701 2092.92,-471.754 2099.92,-471.646"/>
</g>
<!-- system_cpu2_tol2bus_master -->
<g id="node50" class="node"><title>system_cpu2_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M2550,-294.5C2550,-294.5 2586,-294.5 2586,-294.5 2592,-294.5 2598,-300.5 2598,-306.5 2598,-306.5 2598,-318.5 2598,-318.5 2598,-324.5 2592,-330.5 2586,-330.5 2586,-330.5 2550,-330.5 2550,-330.5 2544,-330.5 2538,-324.5 2538,-318.5 2538,-318.5 2538,-306.5 2538,-306.5 2538,-300.5 2544,-294.5 2550,-294.5"/>
<text text-anchor="middle" x="2568" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu2_l2cache_cpu_side -->
<g id="node66" class="node"><title>system_cpu2_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2542.5,-163.5C2542.5,-163.5 2593.5,-163.5 2593.5,-163.5 2599.5,-163.5 2605.5,-169.5 2605.5,-175.5 2605.5,-175.5 2605.5,-187.5 2605.5,-187.5 2605.5,-193.5 2599.5,-199.5 2593.5,-199.5 2593.5,-199.5 2542.5,-199.5 2542.5,-199.5 2536.5,-199.5 2530.5,-193.5 2530.5,-187.5 2530.5,-187.5 2530.5,-175.5 2530.5,-175.5 2530.5,-169.5 2536.5,-163.5 2542.5,-163.5"/>
<text text-anchor="middle" x="2568" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_tol2bus_master&#45;&gt;system_cpu2_l2cache_cpu_side -->
<g id="edge38" class="edge"><title>system_cpu2_tol2bus_master&#45;&gt;system_cpu2_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M2568,-294.37C2568,-272.781 2568,-235.412 2568,-209.852"/>
<polygon fill="black" stroke="black" points="2571.5,-209.701 2568,-199.701 2564.5,-209.701 2571.5,-209.701"/>
</g>
<!-- system_cpu2_tol2bus_slave -->
<g id="node51" class="node"><title>system_cpu2_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M2478,-294.5C2478,-294.5 2508,-294.5 2508,-294.5 2514,-294.5 2520,-300.5 2520,-306.5 2520,-306.5 2520,-318.5 2520,-318.5 2520,-324.5 2514,-330.5 2508,-330.5 2508,-330.5 2478,-330.5 2478,-330.5 2472,-330.5 2466,-324.5 2466,-318.5 2466,-318.5 2466,-306.5 2466,-306.5 2466,-300.5 2472,-294.5 2478,-294.5"/>
<text text-anchor="middle" x="2493" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu2_dtb_walker_port -->
<g id="node52" class="node"><title>system_cpu2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2744,-556.5C2744,-556.5 2774,-556.5 2774,-556.5 2780,-556.5 2786,-562.5 2786,-568.5 2786,-568.5 2786,-580.5 2786,-580.5 2786,-586.5 2780,-592.5 2774,-592.5 2774,-592.5 2744,-592.5 2744,-592.5 2738,-592.5 2732,-586.5 2732,-580.5 2732,-580.5 2732,-568.5 2732,-568.5 2732,-562.5 2738,-556.5 2744,-556.5"/>
<text text-anchor="middle" x="2759" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node60" class="node"><title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2693.5,-425.5C2693.5,-425.5 2744.5,-425.5 2744.5,-425.5 2750.5,-425.5 2756.5,-431.5 2756.5,-437.5 2756.5,-437.5 2756.5,-449.5 2756.5,-449.5 2756.5,-455.5 2750.5,-461.5 2744.5,-461.5 2744.5,-461.5 2693.5,-461.5 2693.5,-461.5 2687.5,-461.5 2681.5,-455.5 2681.5,-449.5 2681.5,-449.5 2681.5,-437.5 2681.5,-437.5 2681.5,-431.5 2687.5,-425.5 2693.5,-425.5"/>
<text text-anchor="middle" x="2719" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge39" class="edge"><title>system_cpu2_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2753.69,-556.37C2746.96,-534.685 2735.3,-497.078 2727.38,-471.51"/>
<polygon fill="black" stroke="black" points="2730.64,-470.216 2724.33,-461.701 2723.95,-472.289 2730.64,-470.216"/>
</g>
<!-- system_cpu2_interrupts_int_master -->
<g id="node54" class="node"><title>system_cpu2_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M2628.5,-556.5C2628.5,-556.5 2687.5,-556.5 2687.5,-556.5 2693.5,-556.5 2699.5,-562.5 2699.5,-568.5 2699.5,-568.5 2699.5,-580.5 2699.5,-580.5 2699.5,-586.5 2693.5,-592.5 2687.5,-592.5 2687.5,-592.5 2628.5,-592.5 2628.5,-592.5 2622.5,-592.5 2616.5,-586.5 2616.5,-580.5 2616.5,-580.5 2616.5,-568.5 2616.5,-568.5 2616.5,-562.5 2622.5,-556.5 2628.5,-556.5"/>
<text text-anchor="middle" x="2658" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu2_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge40" class="edge"><title>system_cpu2_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2658.21,-592.594C2657.58,-625.595 2650.96,-697.752 2607,-731 2575.71,-754.662 1986.53,-762.484 1831.25,-764.139"/>
<polygon fill="black" stroke="black" points="1831.21,-760.639 1821.25,-764.243 1831.28,-767.639 1831.21,-760.639"/>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node56" class="node"><title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2563,-425.5C2563,-425.5 2623,-425.5 2623,-425.5 2629,-425.5 2635,-431.5 2635,-437.5 2635,-437.5 2635,-449.5 2635,-449.5 2635,-455.5 2629,-461.5 2623,-461.5 2623,-461.5 2563,-461.5 2563,-461.5 2557,-461.5 2551,-455.5 2551,-449.5 2551,-449.5 2551,-437.5 2551,-437.5 2551,-431.5 2557,-425.5 2563,-425.5"/>
<text text-anchor="middle" x="2593" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side&#45;&gt;system_cpu2_tol2bus_slave -->
<g id="edge41" class="edge"><title>system_cpu2_itb_walker_cache_mem_side&#45;&gt;system_cpu2_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2573.73,-425.3C2560.26,-412.711 2542.38,-394.789 2529,-377 2520.29,-365.412 2512.17,-351.498 2505.86,-339.652"/>
<polygon fill="black" stroke="black" points="2508.92,-337.946 2501.21,-330.679 2502.7,-341.168 2508.92,-337.946"/>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node57" class="node"><title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2470.5,-425.5C2470.5,-425.5 2521.5,-425.5 2521.5,-425.5 2527.5,-425.5 2533.5,-431.5 2533.5,-437.5 2533.5,-437.5 2533.5,-449.5 2533.5,-449.5 2533.5,-455.5 2527.5,-461.5 2521.5,-461.5 2521.5,-461.5 2470.5,-461.5 2470.5,-461.5 2464.5,-461.5 2458.5,-455.5 2458.5,-449.5 2458.5,-449.5 2458.5,-437.5 2458.5,-437.5 2458.5,-431.5 2464.5,-425.5 2470.5,-425.5"/>
<text text-anchor="middle" x="2496" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_itb_walker_port -->
<g id="node58" class="node"><title>system_cpu2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2380,-556.5C2380,-556.5 2410,-556.5 2410,-556.5 2416,-556.5 2422,-562.5 2422,-568.5 2422,-568.5 2422,-580.5 2422,-580.5 2422,-586.5 2416,-592.5 2410,-592.5 2410,-592.5 2380,-592.5 2380,-592.5 2374,-592.5 2368,-586.5 2368,-580.5 2368,-580.5 2368,-568.5 2368,-568.5 2368,-562.5 2374,-556.5 2380,-556.5"/>
<text text-anchor="middle" x="2395" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge42" class="edge"><title>system_cpu2_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2408.75,-556.313C2419.27,-543.131 2434.11,-524.464 2447,-508 2456.88,-495.382 2467.77,-481.278 2476.78,-469.573"/>
<polygon fill="black" stroke="black" points="2479.64,-471.591 2482.96,-461.529 2474.09,-467.325 2479.64,-471.591"/>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node59" class="node"><title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2786,-425.5C2786,-425.5 2846,-425.5 2846,-425.5 2852,-425.5 2858,-431.5 2858,-437.5 2858,-437.5 2858,-449.5 2858,-449.5 2858,-455.5 2852,-461.5 2846,-461.5 2846,-461.5 2786,-461.5 2786,-461.5 2780,-461.5 2774,-455.5 2774,-449.5 2774,-449.5 2774,-437.5 2774,-437.5 2774,-431.5 2780,-425.5 2786,-425.5"/>
<text text-anchor="middle" x="2816" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side&#45;&gt;system_cpu2_tol2bus_slave -->
<g id="edge43" class="edge"><title>system_cpu2_dtb_walker_cache_mem_side&#45;&gt;system_cpu2_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2785.61,-425.478C2778.97,-422.282 2771.87,-419.244 2765,-417 2663.88,-383.962 2616.11,-438.073 2529,-377 2516.35,-368.13 2507.58,-353.306 2501.87,-340.211"/>
<polygon fill="black" stroke="black" points="2505.02,-338.667 2498.08,-330.661 2498.52,-341.247 2505.02,-338.667"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node61" class="node"><title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2363,-425.5C2363,-425.5 2423,-425.5 2423,-425.5 2429,-425.5 2435,-431.5 2435,-437.5 2435,-437.5 2435,-449.5 2435,-449.5 2435,-455.5 2429,-461.5 2423,-461.5 2423,-461.5 2363,-461.5 2363,-461.5 2357,-461.5 2351,-455.5 2351,-449.5 2351,-449.5 2351,-437.5 2351,-437.5 2351,-431.5 2357,-425.5 2363,-425.5"/>
<text text-anchor="middle" x="2393" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_mem_side&#45;&gt;system_cpu2_tol2bus_slave -->
<g id="edge44" class="edge"><title>system_cpu2_icache_mem_side&#45;&gt;system_cpu2_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2406.28,-425.37C2423.46,-403.203 2453.54,-364.399 2473.37,-338.824"/>
<polygon fill="black" stroke="black" points="2476.31,-340.749 2479.67,-330.701 2470.77,-336.46 2476.31,-340.749"/>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node63" class="node"><title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2163,-425.5C2163,-425.5 2223,-425.5 2223,-425.5 2229,-425.5 2235,-431.5 2235,-437.5 2235,-437.5 2235,-449.5 2235,-449.5 2235,-455.5 2229,-461.5 2223,-461.5 2223,-461.5 2163,-461.5 2163,-461.5 2157,-461.5 2151,-455.5 2151,-449.5 2151,-449.5 2151,-437.5 2151,-437.5 2151,-431.5 2157,-425.5 2163,-425.5"/>
<text text-anchor="middle" x="2193" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side&#45;&gt;system_cpu2_tol2bus_slave -->
<g id="edge45" class="edge"><title>system_cpu2_dcache_mem_side&#45;&gt;system_cpu2_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2228.63,-425.411C2234.74,-422.558 2241.04,-419.662 2247,-417 2320.83,-384.056 2408.29,-347.94 2456.51,-328.28"/>
<polygon fill="black" stroke="black" points="2457.96,-331.469 2465.9,-324.457 2455.32,-324.986 2457.96,-331.469"/>
</g>
<!-- system_cpu2_l2cache_mem_side -->
<g id="node65" class="node"><title>system_cpu2_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2635,-163.5C2635,-163.5 2695,-163.5 2695,-163.5 2701,-163.5 2707,-169.5 2707,-175.5 2707,-175.5 2707,-187.5 2707,-187.5 2707,-193.5 2701,-199.5 2695,-199.5 2695,-199.5 2635,-199.5 2635,-199.5 2629,-199.5 2623,-193.5 2623,-187.5 2623,-187.5 2623,-175.5 2623,-175.5 2623,-169.5 2629,-163.5 2635,-163.5"/>
<text text-anchor="middle" x="2665" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_l2cache_mem_side&#45;&gt;system_tol3bus_slave -->
<g id="edge46" class="edge"><title>system_cpu2_l2cache_mem_side&#45;&gt;system_tol3bus_slave</title>
<path fill="none" stroke="black" d="M2665,-163.37C2665,-141.781 2665,-104.412 2665,-78.852"/>
<polygon fill="black" stroke="black" points="2668.5,-78.701 2665,-68.7011 2661.5,-78.7011 2668.5,-78.701"/>
</g>
<!-- system_cpu3_icache_port -->
<g id="node67" class="node"><title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3040.5,-556.5C3040.5,-556.5 3107.5,-556.5 3107.5,-556.5 3113.5,-556.5 3119.5,-562.5 3119.5,-568.5 3119.5,-568.5 3119.5,-580.5 3119.5,-580.5 3119.5,-586.5 3113.5,-592.5 3107.5,-592.5 3107.5,-592.5 3040.5,-592.5 3040.5,-592.5 3034.5,-592.5 3028.5,-586.5 3028.5,-580.5 3028.5,-580.5 3028.5,-568.5 3028.5,-568.5 3028.5,-562.5 3034.5,-556.5 3040.5,-556.5"/>
<text text-anchor="middle" x="3074" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node81" class="node"><title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3133.5,-425.5C3133.5,-425.5 3184.5,-425.5 3184.5,-425.5 3190.5,-425.5 3196.5,-431.5 3196.5,-437.5 3196.5,-437.5 3196.5,-449.5 3196.5,-449.5 3196.5,-455.5 3190.5,-461.5 3184.5,-461.5 3184.5,-461.5 3133.5,-461.5 3133.5,-461.5 3127.5,-461.5 3121.5,-455.5 3121.5,-449.5 3121.5,-449.5 3121.5,-437.5 3121.5,-437.5 3121.5,-431.5 3127.5,-425.5 3133.5,-425.5"/>
<text text-anchor="middle" x="3159" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge47" class="edge"><title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3085.29,-556.37C3099.83,-534.299 3125.24,-495.736 3142.09,-470.158"/>
<polygon fill="black" stroke="black" points="3145.09,-471.977 3147.67,-461.701 3139.24,-468.126 3145.09,-471.977"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node68" class="node"><title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2926,-556.5C2926,-556.5 2998,-556.5 2998,-556.5 3004,-556.5 3010,-562.5 3010,-568.5 3010,-568.5 3010,-580.5 3010,-580.5 3010,-586.5 3004,-592.5 2998,-592.5 2998,-592.5 2926,-592.5 2926,-592.5 2920,-592.5 2914,-586.5 2914,-580.5 2914,-580.5 2914,-568.5 2914,-568.5 2914,-562.5 2920,-556.5 2926,-556.5"/>
<text text-anchor="middle" x="2962" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node83" class="node"><title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2933.5,-425.5C2933.5,-425.5 2984.5,-425.5 2984.5,-425.5 2990.5,-425.5 2996.5,-431.5 2996.5,-437.5 2996.5,-437.5 2996.5,-449.5 2996.5,-449.5 2996.5,-455.5 2990.5,-461.5 2984.5,-461.5 2984.5,-461.5 2933.5,-461.5 2933.5,-461.5 2927.5,-461.5 2921.5,-455.5 2921.5,-449.5 2921.5,-449.5 2921.5,-437.5 2921.5,-437.5 2921.5,-431.5 2927.5,-425.5 2933.5,-425.5"/>
<text text-anchor="middle" x="2959" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge48" class="edge"><title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2961.6,-556.37C2961.1,-534.781 2960.23,-497.412 2959.64,-471.852"/>
<polygon fill="black" stroke="black" points="2963.13,-471.617 2959.4,-461.701 2956.13,-471.78 2963.13,-471.617"/>
</g>
<!-- system_cpu3_tol2bus_master -->
<g id="node69" class="node"><title>system_cpu3_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M3313,-294.5C3313,-294.5 3349,-294.5 3349,-294.5 3355,-294.5 3361,-300.5 3361,-306.5 3361,-306.5 3361,-318.5 3361,-318.5 3361,-324.5 3355,-330.5 3349,-330.5 3349,-330.5 3313,-330.5 3313,-330.5 3307,-330.5 3301,-324.5 3301,-318.5 3301,-318.5 3301,-306.5 3301,-306.5 3301,-300.5 3307,-294.5 3313,-294.5"/>
<text text-anchor="middle" x="3331" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu3_l2cache_cpu_side -->
<g id="node85" class="node"><title>system_cpu3_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3119.5,-163.5C3119.5,-163.5 3170.5,-163.5 3170.5,-163.5 3176.5,-163.5 3182.5,-169.5 3182.5,-175.5 3182.5,-175.5 3182.5,-187.5 3182.5,-187.5 3182.5,-193.5 3176.5,-199.5 3170.5,-199.5 3170.5,-199.5 3119.5,-199.5 3119.5,-199.5 3113.5,-199.5 3107.5,-193.5 3107.5,-187.5 3107.5,-187.5 3107.5,-175.5 3107.5,-175.5 3107.5,-169.5 3113.5,-163.5 3119.5,-163.5"/>
<text text-anchor="middle" x="3145" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_tol2bus_master&#45;&gt;system_cpu3_l2cache_cpu_side -->
<g id="edge49" class="edge"><title>system_cpu3_tol2bus_master&#45;&gt;system_cpu3_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M3306.27,-294.27C3301.63,-291.341 3296.74,-288.456 3292,-286 3249.13,-263.787 3229.13,-275.62 3191,-246 3178.02,-235.919 3167.06,-221.228 3159.09,-208.515"/>
<polygon fill="black" stroke="black" points="3161.96,-206.497 3153.83,-199.702 3155.95,-210.083 3161.96,-206.497"/>
</g>
<!-- system_cpu3_tol2bus_slave -->
<g id="node70" class="node"><title>system_cpu3_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M3241,-294.5C3241,-294.5 3271,-294.5 3271,-294.5 3277,-294.5 3283,-300.5 3283,-306.5 3283,-306.5 3283,-318.5 3283,-318.5 3283,-324.5 3277,-330.5 3271,-330.5 3271,-330.5 3241,-330.5 3241,-330.5 3235,-330.5 3229,-324.5 3229,-318.5 3229,-318.5 3229,-306.5 3229,-306.5 3229,-300.5 3235,-294.5 3241,-294.5"/>
<text text-anchor="middle" x="3256" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu3_dtb_walker_port -->
<g id="node71" class="node"><title>system_cpu3_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3608,-556.5C3608,-556.5 3638,-556.5 3638,-556.5 3644,-556.5 3650,-562.5 3650,-568.5 3650,-568.5 3650,-580.5 3650,-580.5 3650,-586.5 3644,-592.5 3638,-592.5 3638,-592.5 3608,-592.5 3608,-592.5 3602,-592.5 3596,-586.5 3596,-580.5 3596,-580.5 3596,-568.5 3596,-568.5 3596,-562.5 3602,-556.5 3608,-556.5"/>
<text text-anchor="middle" x="3623" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node79" class="node"><title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3557.5,-425.5C3557.5,-425.5 3608.5,-425.5 3608.5,-425.5 3614.5,-425.5 3620.5,-431.5 3620.5,-437.5 3620.5,-437.5 3620.5,-449.5 3620.5,-449.5 3620.5,-455.5 3614.5,-461.5 3608.5,-461.5 3608.5,-461.5 3557.5,-461.5 3557.5,-461.5 3551.5,-461.5 3545.5,-455.5 3545.5,-449.5 3545.5,-449.5 3545.5,-437.5 3545.5,-437.5 3545.5,-431.5 3551.5,-425.5 3557.5,-425.5"/>
<text text-anchor="middle" x="3583" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge50" class="edge"><title>system_cpu3_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3617.69,-556.37C3610.96,-534.685 3599.3,-497.078 3591.38,-471.51"/>
<polygon fill="black" stroke="black" points="3594.64,-470.216 3588.33,-461.701 3587.95,-472.289 3594.64,-470.216"/>
</g>
<!-- system_cpu3_interrupts_int_master -->
<g id="node73" class="node"><title>system_cpu3_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M3492.5,-556.5C3492.5,-556.5 3551.5,-556.5 3551.5,-556.5 3557.5,-556.5 3563.5,-562.5 3563.5,-568.5 3563.5,-568.5 3563.5,-580.5 3563.5,-580.5 3563.5,-586.5 3557.5,-592.5 3551.5,-592.5 3551.5,-592.5 3492.5,-592.5 3492.5,-592.5 3486.5,-592.5 3480.5,-586.5 3480.5,-580.5 3480.5,-580.5 3480.5,-568.5 3480.5,-568.5 3480.5,-562.5 3486.5,-556.5 3492.5,-556.5"/>
<text text-anchor="middle" x="3522" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu3_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge51" class="edge"><title>system_cpu3_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M3522.27,-592.676C3521.75,-625.822 3515.31,-698.22 3471,-731 3436.9,-756.224 2075.26,-763.285 1831.24,-764.349"/>
<polygon fill="black" stroke="black" points="1831.09,-760.849 1821.11,-764.392 1831.12,-767.849 1831.09,-760.849"/>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node75" class="node"><title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3426,-425.5C3426,-425.5 3486,-425.5 3486,-425.5 3492,-425.5 3498,-431.5 3498,-437.5 3498,-437.5 3498,-449.5 3498,-449.5 3498,-455.5 3492,-461.5 3486,-461.5 3486,-461.5 3426,-461.5 3426,-461.5 3420,-461.5 3414,-455.5 3414,-449.5 3414,-449.5 3414,-437.5 3414,-437.5 3414,-431.5 3420,-425.5 3426,-425.5"/>
<text text-anchor="middle" x="3456" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side&#45;&gt;system_cpu3_tol2bus_slave -->
<g id="edge52" class="edge"><title>system_cpu3_itb_walker_cache_mem_side&#45;&gt;system_cpu3_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3423.36,-425.434C3417.32,-422.489 3411.01,-419.556 3405,-417 3355.97,-396.159 3332.83,-411.225 3292,-377 3280.31,-367.204 3271.66,-352.588 3265.77,-339.847"/>
<polygon fill="black" stroke="black" points="3268.95,-338.394 3261.8,-330.58 3262.52,-341.151 3268.95,-338.394"/>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node76" class="node"><title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3333.5,-425.5C3333.5,-425.5 3384.5,-425.5 3384.5,-425.5 3390.5,-425.5 3396.5,-431.5 3396.5,-437.5 3396.5,-437.5 3396.5,-449.5 3396.5,-449.5 3396.5,-455.5 3390.5,-461.5 3384.5,-461.5 3384.5,-461.5 3333.5,-461.5 3333.5,-461.5 3327.5,-461.5 3321.5,-455.5 3321.5,-449.5 3321.5,-449.5 3321.5,-437.5 3321.5,-437.5 3321.5,-431.5 3327.5,-425.5 3333.5,-425.5"/>
<text text-anchor="middle" x="3359" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_itb_walker_port -->
<g id="node77" class="node"><title>system_cpu3_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3244,-556.5C3244,-556.5 3274,-556.5 3274,-556.5 3280,-556.5 3286,-562.5 3286,-568.5 3286,-568.5 3286,-580.5 3286,-580.5 3286,-586.5 3280,-592.5 3274,-592.5 3274,-592.5 3244,-592.5 3244,-592.5 3238,-592.5 3232,-586.5 3232,-580.5 3232,-580.5 3232,-568.5 3232,-568.5 3232,-562.5 3238,-556.5 3244,-556.5"/>
<text text-anchor="middle" x="3259" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge53" class="edge"><title>system_cpu3_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3272.44,-556.277C3282.74,-543.077 3297.29,-524.403 3310,-508 3319.75,-495.424 3330.56,-481.424 3339.54,-469.776"/>
<polygon fill="black" stroke="black" points="3342.38,-471.822 3345.71,-461.764 3336.83,-467.549 3342.38,-471.822"/>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node78" class="node"><title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3650,-425.5C3650,-425.5 3710,-425.5 3710,-425.5 3716,-425.5 3722,-431.5 3722,-437.5 3722,-437.5 3722,-449.5 3722,-449.5 3722,-455.5 3716,-461.5 3710,-461.5 3710,-461.5 3650,-461.5 3650,-461.5 3644,-461.5 3638,-455.5 3638,-449.5 3638,-449.5 3638,-437.5 3638,-437.5 3638,-431.5 3644,-425.5 3650,-425.5"/>
<text text-anchor="middle" x="3680" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side&#45;&gt;system_cpu3_tol2bus_slave -->
<g id="edge54" class="edge"><title>system_cpu3_dtb_walker_cache_mem_side&#45;&gt;system_cpu3_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3650.23,-425.477C3643.43,-422.2 3636.11,-419.129 3629,-417 3484.51,-373.741 3417.62,-460.488 3292,-377 3279.05,-368.392 3270.24,-353.444 3264.58,-340.214"/>
<polygon fill="black" stroke="black" points="3267.72,-338.629 3260.85,-330.564 3261.19,-341.154 3267.72,-338.629"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node80" class="node"><title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3226,-425.5C3226,-425.5 3286,-425.5 3286,-425.5 3292,-425.5 3298,-431.5 3298,-437.5 3298,-437.5 3298,-449.5 3298,-449.5 3298,-455.5 3292,-461.5 3286,-461.5 3286,-461.5 3226,-461.5 3226,-461.5 3220,-461.5 3214,-455.5 3214,-449.5 3214,-449.5 3214,-437.5 3214,-437.5 3214,-431.5 3220,-425.5 3226,-425.5"/>
<text text-anchor="middle" x="3256" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_mem_side&#45;&gt;system_cpu3_tol2bus_slave -->
<g id="edge55" class="edge"><title>system_cpu3_icache_mem_side&#45;&gt;system_cpu3_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3256,-425.37C3256,-403.781 3256,-366.412 3256,-340.852"/>
<polygon fill="black" stroke="black" points="3259.5,-340.701 3256,-330.701 3252.5,-340.701 3259.5,-340.701"/>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node82" class="node"><title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3026,-425.5C3026,-425.5 3086,-425.5 3086,-425.5 3092,-425.5 3098,-431.5 3098,-437.5 3098,-437.5 3098,-449.5 3098,-449.5 3098,-455.5 3092,-461.5 3086,-461.5 3086,-461.5 3026,-461.5 3026,-461.5 3020,-461.5 3014,-455.5 3014,-449.5 3014,-449.5 3014,-437.5 3014,-437.5 3014,-431.5 3020,-425.5 3026,-425.5"/>
<text text-anchor="middle" x="3056" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side&#45;&gt;system_cpu3_tol2bus_slave -->
<g id="edge56" class="edge"><title>system_cpu3_dcache_mem_side&#45;&gt;system_cpu3_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3082.56,-425.37C3118.12,-402.432 3181.3,-361.68 3220.8,-336.205"/>
<polygon fill="black" stroke="black" points="3222.83,-339.063 3229.33,-330.701 3219.03,-333.18 3222.83,-339.063"/>
</g>
<!-- system_cpu3_l2cache_mem_side -->
<g id="node84" class="node"><title>system_cpu3_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3212,-163.5C3212,-163.5 3272,-163.5 3272,-163.5 3278,-163.5 3284,-169.5 3284,-175.5 3284,-175.5 3284,-187.5 3284,-187.5 3284,-193.5 3278,-199.5 3272,-199.5 3272,-199.5 3212,-199.5 3212,-199.5 3206,-199.5 3200,-193.5 3200,-187.5 3200,-187.5 3200,-175.5 3200,-175.5 3200,-169.5 3206,-163.5 3212,-163.5"/>
<text text-anchor="middle" x="3242" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_l2cache_mem_side&#45;&gt;system_tol3bus_slave -->
<g id="edge57" class="edge"><title>system_cpu3_l2cache_mem_side&#45;&gt;system_tol3bus_slave</title>
<path fill="none" stroke="black" d="M3221.45,-163.5C3212.62,-157.164 3201.85,-150.634 3191,-147 3087.53,-112.343 2793.45,-172.976 2701,-115 2687.82,-106.737 2679.01,-91.8044 2673.4,-78.495"/>
<polygon fill="black" stroke="black" points="2676.53,-76.883 2669.72,-68.771 2669.99,-79.3624 2676.53,-76.883"/>
</g>
</g>
</svg>
