#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Nov 16 15:39:02 2017
# Process ID: 7356
# Current directory: D:/MDH/DVA452/full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3292 D:\MDH\DVA452\full_adder\full_adder.xpr
# Log file: D:/MDH/DVA452/full_adder/vivado.log
# Journal file: D:/MDH/DVA452/full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MDH/DVA452/full_adder/full_adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
import_files -norecurse D:/MDH/DVA452/or_1/or_1.srcs/sources_1/new/or_1.vhd
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: full_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 891.098 ; gain = 35.699
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'full_adder' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 931.551 ; gain = 76.152
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Thu Nov 16 16:04:00 2017] Launched synth_1...
Run output will be captured here: D:/MDH/DVA452/full_adder/full_adder.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg225-1
Top: full_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 931.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_adder' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-3491] module 'half_adder' declared at 'D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/new/half_adder.vhd:35' bound to instance 'G1' of component 'half_adder' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/new/full_adder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'half_adder' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/new/half_adder.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xor_1' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/sources_1/imports/new/xor_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_1' (1#1) [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/sources_1/imports/new/xor_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'and_1' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/sources_1/new/and_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_1' (2#1) [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/sources_1/new/and_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'half_adder' (3#1) [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/new/half_adder.vhd:42]
INFO: [Synth 8-3491] module 'half_adder' declared at 'D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/new/half_adder.vhd:35' bound to instance 'G2' of component 'half_adder' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/new/full_adder.vhd:60]
INFO: [Synth 8-3491] module 'or_1' declared at 'D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/new/or_1.vhd:34' bound to instance 'G3' of component 'or_1' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/new/full_adder.vhd:61]
INFO: [Synth 8-638] synthesizing module 'or_1' [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/new/or_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'or_1' (4#1) [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/imports/new/or_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (5#1) [D:/MDH/DVA452/full_adder/full_adder.srcs/sources_1/new/full_adder.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 937.262 ; gain = 5.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 937.262 ; gain = 5.711
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1220.719 ; gain = 289.168
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1220.719 ; gain = 289.168
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 16:16:19 2017...
