{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732288017770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732288017770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 12:06:57 2024 " "Processing started: Fri Nov 22 12:06:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732288017770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288017770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maq_refri -c maq_refri " "Command: quartus_map --read_settings_files=on --write_settings_files=off maq_refri -c maq_refri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288017770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732288018111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732288018111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_refri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maq_refri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maq_refri " "Found entity 1: maq_refri" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288025492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288025492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maq_refri " "Elaborating entity \"maq_refri\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732288025527 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "debouncer inst2 " "Block or symbol \"debouncer\" of instance \"inst2\" overlaps another block or symbol" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 120 296 488 232 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1732288025528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "refri.vhd 2 1 " "Using design file refri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refri-main " "Found design unit 1: refri-main" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288025877 ""} { "Info" "ISGN_ENTITY_NAME" "1 refri " "Found entity 1: refri" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288025877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732288025877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refri refri:inst " "Elaborating entity \"refri\" for hierarchy \"refri:inst\"" {  } { { "maq_refri.bdf" "inst" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 120 664 856 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288025881 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado refri.vhd(65) " "VHDL Process Statement warning at refri.vhd(65): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732288025882 "|maq_refri|refri:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "atual refri.vhd(67) " "VHDL Process Statement warning at refri.vhd(67): signal \"atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732288025882 "|maq_refri|refri:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "button_pressed refri.vhd(54) " "VHDL Process Statement warning at refri.vhd(54): inferring latch(es) for signal or variable \"button_pressed\", which holds its previous value in one or more paths through the process" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732288025882 "|maq_refri|refri:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_pressed refri.vhd(54) " "Inferred latch for \"button_pressed\" at refri.vhd(54)" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288025882 "|maq_refri|refri:inst"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "estado " "Can't recognize finite state machine \"estado\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1732288025882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732288025891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1732288025891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst2 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst2\"" {  } { { "maq_refri.bdf" "inst2" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 120 296 488 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288025891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732288025892 "|maq_refri|debouncer:inst2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|estado.retorna refri:inst\|estado.retorna~_emulated refri:inst\|estado.retorna~1 " "Register \"refri:inst\|estado.retorna\" is converted into an equivalent circuit using register \"refri:inst\|estado.retorna~_emulated\" and latch \"refri:inst\|estado.retorna~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|estado.retorna"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|estado.refri refri:inst\|estado.refri~_emulated refri:inst\|estado.refri~1 " "Register \"refri:inst\|estado.refri\" is converted into an equivalent circuit using register \"refri:inst\|estado.refri~_emulated\" and latch \"refri:inst\|estado.refri~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|estado.refri"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|estado.init refri:inst\|estado.init~_emulated refri:inst\|estado.init~1 " "Register \"refri:inst\|estado.init\" is converted into an equivalent circuit using register \"refri:inst\|estado.init~_emulated\" and latch \"refri:inst\|estado.init~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|estado.init"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[0\] refri:inst\|atual\[0\]~_emulated refri:inst\|atual\[0\]~1 " "Register \"refri:inst\|atual\[0\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[0\]~_emulated\" and latch \"refri:inst\|atual\[0\]~1\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[1\] refri:inst\|atual\[1\]~_emulated refri:inst\|atual\[1\]~5 " "Register \"refri:inst\|atual\[1\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[1\]~_emulated\" and latch \"refri:inst\|atual\[1\]~5\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[2\] refri:inst\|atual\[2\]~_emulated refri:inst\|atual\[2\]~9 " "Register \"refri:inst\|atual\[2\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[2\]~_emulated\" and latch \"refri:inst\|atual\[2\]~9\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[3\] refri:inst\|atual\[3\]~_emulated refri:inst\|atual\[3\]~13 " "Register \"refri:inst\|atual\[3\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[3\]~_emulated\" and latch \"refri:inst\|atual\[3\]~13\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[4\] refri:inst\|atual\[4\]~_emulated refri:inst\|atual\[4\]~17 " "Register \"refri:inst\|atual\[4\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[4\]~_emulated\" and latch \"refri:inst\|atual\[4\]~17\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[5\] refri:inst\|atual\[5\]~_emulated refri:inst\|atual\[5\]~21 " "Register \"refri:inst\|atual\[5\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[5\]~_emulated\" and latch \"refri:inst\|atual\[5\]~21\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[6\] refri:inst\|atual\[6\]~_emulated refri:inst\|atual\[6\]~25 " "Register \"refri:inst\|atual\[6\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[6\]~_emulated\" and latch \"refri:inst\|atual\[6\]~25\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "refri:inst\|atual\[7\] refri:inst\|atual\[7\]~_emulated refri:inst\|atual\[7\]~29 " "Register \"refri:inst\|atual\[7\]\" is converted into an equivalent circuit using register \"refri:inst\|atual\[7\]~_emulated\" and latch \"refri:inst\|atual\[7\]~29\"" {  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|refri:inst|atual[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|out_key debouncer:inst2\|out_key~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst2\|out_key~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|debouncer:inst2|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|intermediate debouncer:inst2\|intermediate~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst2\|intermediate~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/15522362/Desktop/maq_refri/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1732288026278 "|maq_refri|debouncer:inst2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1732288026278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[6\] GND " "Pin \"c100\[6\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|c100[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[5\] GND " "Pin \"c100\[5\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|c100[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[4\] GND " "Pin \"c100\[4\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|c100[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[3\] GND " "Pin \"c100\[3\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|c100[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[2\] GND " "Pin \"c100\[2\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|c100[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[1\] GND " "Pin \"c100\[1\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|c100[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c100\[0\] VCC " "Pin \"c100\[0\]\" is stuck at VCC" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 144 960 1136 160 "c100\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|c100[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d10\[0\] GND " "Pin \"d10\[0\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 168 960 1136 184 "d10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|d10[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d10\[1\] GND " "Pin \"d10\[1\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 168 960 1136 184 "d10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|d10[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d10\[2\] GND " "Pin \"d10\[2\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 168 960 1136 184 "d10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|d10[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d10\[3\] GND " "Pin \"d10\[3\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 168 960 1136 184 "d10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|d10[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d10\[4\] GND " "Pin \"d10\[4\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 168 960 1136 184 "d10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|d10[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d10\[5\] GND " "Pin \"d10\[5\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 168 960 1136 184 "d10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|d10[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d10\[6\] VCC " "Pin \"d10\[6\]\" is stuck at VCC" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 168 960 1136 184 "d10\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|d10[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u1\[0\] GND " "Pin \"u1\[0\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 192 960 1136 208 "u1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|u1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u1\[1\] GND " "Pin \"u1\[1\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 192 960 1136 208 "u1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|u1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u1\[2\] GND " "Pin \"u1\[2\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 192 960 1136 208 "u1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|u1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u1\[3\] GND " "Pin \"u1\[3\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 192 960 1136 208 "u1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|u1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u1\[4\] GND " "Pin \"u1\[4\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 192 960 1136 208 "u1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|u1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u1\[5\] GND " "Pin \"u1\[5\]\" is stuck at GND" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 192 960 1136 208 "u1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|u1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "u1\[6\] VCC " "Pin \"u1\[6\]\" is stuck at VCC" {  } { { "maq_refri.bdf" "" { Schematic "C:/Users/15522362/Desktop/maq_refri/maq_refri.bdf" { { 192 960 1136 208 "u1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732288026343 "|maq_refri|u1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732288026343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732288026423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732288026931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732288026931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732288026963 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732288026963 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732288026963 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732288026963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732288026984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 12:07:06 2024 " "Processing ended: Fri Nov 22 12:07:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732288026984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732288026984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732288026984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732288026984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1732288028075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732288028076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 12:07:07 2024 " "Processing started: Fri Nov 22 12:07:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732288028076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732288028076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off maq_refri -c maq_refri " "Command: quartus_fit --read_settings_files=off --write_settings_files=off maq_refri -c maq_refri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732288028076 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732288028164 ""}
{ "Info" "0" "" "Project  = maq_refri" {  } {  } 0 0 "Project  = maq_refri" 0 0 "Fitter" 0 0 1732288028164 ""}
{ "Info" "0" "" "Revision = maq_refri" {  } {  } 0 0 "Revision = maq_refri" 0 0 "Fitter" 0 0 1732288028164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732288028282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732288028283 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "maq_refri 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"maq_refri\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732288028290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732288028324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732288028324 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732288028541 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732288028567 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732288028722 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1732288032606 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Fpga~inputCLKENA0 18 global CLKCTRL_G6 " "Fpga~inputCLKENA0 with 18 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1732288032673 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1732288032673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732288032673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732288032676 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732288032677 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732288032677 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732288032678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732288032678 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732288032678 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1732288033193 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maq_refri.sdc " "Synopsys Design Constraints File file not found: 'maq_refri.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732288033193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732288033194 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado~4\|combout " "Node \"inst\|estado~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.refri~2\|datad " "Node \"inst\|estado.refri~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.refri~2\|combout " "Node \"inst\|estado.refri~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~4\|dataf " "Node \"inst\|estado~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033195 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado~3\|combout " "Node \"inst\|estado~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.retorna~2\|datad " "Node \"inst\|estado.retorna~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.retorna~2\|combout " "Node \"inst\|estado.retorna~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~3\|dataf " "Node \"inst\|estado~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033195 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado.init~2\|combout " "Node \"inst\|estado.init~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~1\|datab " "Node \"inst\|estado~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~1\|combout " "Node \"inst\|estado~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.init~2\|datad " "Node \"inst\|estado.init~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033195 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[6\]~26\|combout " "Node \"inst\|atual\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|datae " "Node \"inst\|atual~57\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|combout " "Node \"inst\|atual~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[2\]~10\|datad " "Node \"inst\|atual\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[2\]~10\|combout " "Node \"inst\|atual\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|dataa " "Node \"inst\|atual~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|Equal0~0\|datac " "Node \"inst\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|Equal0~0\|combout " "Node \"inst\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|datad " "Node \"inst\|atual~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|datac " "Node \"inst\|atual~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|combout " "Node \"inst\|atual~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[5\]~22\|datad " "Node \"inst\|atual\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[5\]~22\|combout " "Node \"inst\|atual\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|datac " "Node \"inst\|atual~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|dataa " "Node \"inst\|atual~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|datac " "Node \"inst\|atual~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|combout " "Node \"inst\|atual~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[6\]~26\|datad " "Node \"inst\|atual\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|datad " "Node \"inst\|atual~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|dataa " "Node \"inst\|atual~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|datad " "Node \"inst\|atual~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033195 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033195 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[1\]~6\|combout " "Node \"inst\|atual\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~63\|datab " "Node \"inst\|atual~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~63\|combout " "Node \"inst\|atual~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[1\]~6\|datad " "Node \"inst\|atual\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033196 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[0\]~2\|combout " "Node \"inst\|atual\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~61\|datab " "Node \"inst\|atual~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~61\|combout " "Node \"inst\|atual~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[0\]~2\|datad " "Node \"inst\|atual\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033196 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[7\]~30\|combout " "Node \"inst\|atual\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~49\|datab " "Node \"inst\|atual~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~49\|combout " "Node \"inst\|atual~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[7\]~30\|datad " "Node \"inst\|atual\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033196 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[3\]~14\|combout " "Node \"inst\|atual\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~55\|datab " "Node \"inst\|atual~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~55\|combout " "Node \"inst\|atual~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[3\]~14\|datad " "Node \"inst\|atual\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033196 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[4\]~18\|combout " "Node \"inst\|atual\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|datab " "Node \"inst\|atual~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|combout " "Node \"inst\|atual~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[4\]~18\|datad " "Node \"inst\|atual\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288033196 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1732288033196 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datac  to: combout " "Cell: inst2\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288033200 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1732288033200 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732288033202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732288033203 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732288033203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732288033206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1732288033206 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732288033206 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732288033238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732288035427 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1732288035606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732288036462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732288036971 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732288037907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732288037907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732288038838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/15522362/Desktop/maq_refri/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732288041679 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732288041679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732288046336 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732288046336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732288046339 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.32 " "Total time spent on timing analysis during the Fitter is 1.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732288047657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732288047671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732288048028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732288048028 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732288048379 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732288051285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15522362/Desktop/maq_refri/output_files/maq_refri.fit.smsg " "Generated suppressed messages file C:/Users/15522362/Desktop/maq_refri/output_files/maq_refri.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732288051545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 67 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6237 " "Peak virtual memory: 6237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732288051971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 12:07:31 2024 " "Processing ended: Fri Nov 22 12:07:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732288051971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732288051971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732288051971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732288051971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732288053070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732288053070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 12:07:32 2024 " "Processing started: Fri Nov 22 12:07:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732288053070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732288053070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off maq_refri -c maq_refri " "Command: quartus_asm --read_settings_files=off --write_settings_files=off maq_refri -c maq_refri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732288053070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1732288053710 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732288055940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732288056166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 12:07:36 2024 " "Processing ended: Fri Nov 22 12:07:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732288056166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732288056166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732288056166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732288056166 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732288056788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732288057280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732288057280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 12:07:37 2024 " "Processing started: Fri Nov 22 12:07:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732288057280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732288057280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta maq_refri -c maq_refri " "Command: quartus_sta maq_refri -c maq_refri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732288057280 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732288057370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732288057885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732288057885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288057919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288057919 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732288058194 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maq_refri.sdc " "Synopsys Design Constraints File file not found: 'maq_refri.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1732288058214 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288058214 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name botao botao " "create_clock -period 1.000 -name botao botao" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732288058215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732288058215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Fpga Fpga " "create_clock -period 1.000 -name Fpga Fpga" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732288058215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_d reset_d " "create_clock -period 1.000 -name reset_d reset_d" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1732288058215 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288058215 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado~4\|combout " "Node \"inst\|estado~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.refri~2\|datac " "Node \"inst\|estado.refri~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.refri~2\|combout " "Node \"inst\|estado.refri~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~4\|datac " "Node \"inst\|estado~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058216 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado~3\|combout " "Node \"inst\|estado~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.retorna~2\|datad " "Node \"inst\|estado.retorna~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.retorna~2\|combout " "Node \"inst\|estado.retorna~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~3\|datab " "Node \"inst\|estado~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058216 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|estado.init~2\|combout " "Node \"inst\|estado.init~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~1\|dataf " "Node \"inst\|estado~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado~1\|combout " "Node \"inst\|estado~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|estado.init~2\|datae " "Node \"inst\|estado.init~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058216 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[2\]~10\|combout " "Node \"inst\|atual\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|datad " "Node \"inst\|atual~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|combout " "Node \"inst\|atual~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[2\]~10\|datac " "Node \"inst\|atual\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|Equal0~0\|datad " "Node \"inst\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|Equal0~0\|combout " "Node \"inst\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|datab " "Node \"inst\|atual~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|combout " "Node \"inst\|atual~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[6\]~26\|datad " "Node \"inst\|atual\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[6\]~26\|combout " "Node \"inst\|atual\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|datac " "Node \"inst\|atual~59\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|dataa " "Node \"inst\|atual~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|dataf " "Node \"inst\|atual~51\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|combout " "Node \"inst\|atual~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[5\]~22\|datac " "Node \"inst\|atual\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[5\]~22\|combout " "Node \"inst\|atual\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~59\|datad " "Node \"inst\|atual~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|datab " "Node \"inst\|atual~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|datac " "Node \"inst\|atual~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~57\|datac " "Node \"inst\|atual~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~51\|datab " "Node \"inst\|atual~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058216 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058216 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[0\]~2\|combout " "Node \"inst\|atual\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~61\|datad " "Node \"inst\|atual~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~61\|combout " "Node \"inst\|atual~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[0\]~2\|datad " "Node \"inst\|atual\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058217 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[3\]~14\|combout " "Node \"inst\|atual\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~55\|datac " "Node \"inst\|atual~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~55\|combout " "Node \"inst\|atual~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[3\]~14\|datad " "Node \"inst\|atual\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058217 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[4\]~18\|combout " "Node \"inst\|atual\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|datac " "Node \"inst\|atual~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~53\|combout " "Node \"inst\|atual~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[4\]~18\|datac " "Node \"inst\|atual\[4\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058217 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[7\]~30\|combout " "Node \"inst\|atual\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~49\|datac " "Node \"inst\|atual~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~49\|combout " "Node \"inst\|atual~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[7\]~30\|datac " "Node \"inst\|atual\[7\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058217 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|atual\[1\]~6\|combout " "Node \"inst\|atual\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~63\|datad " "Node \"inst\|atual~63\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual~63\|combout " "Node \"inst\|atual~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""} { "Warning" "WSTA_SCC_NODE" "inst\|atual\[1\]~6\|datad " "Node \"inst\|atual\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732288058217 ""}  } { { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 61 -1 0 } } { "refri.vhd" "" { Text "C:/Users/15522362/Desktop/maq_refri/refri.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1732288058217 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datad  to: combout " "Cell: inst2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288058221 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288058221 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1732288058222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288058225 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732288058225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732288058231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288058257 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288058257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.839 " "Worst-case setup slack is -20.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.839            -251.473 reset_d  " "  -20.839            -251.473 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.827            -247.950 clk  " "  -20.827            -247.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.110            -118.152 botao  " "  -17.110            -118.152 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.865             -56.598 Fpga  " "   -3.865             -56.598 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288058261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.426 " "Worst-case hold slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 Fpga  " "    0.426               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 clk  " "    1.111               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 reset_d  " "    1.119               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.484               0.000 botao  " "    1.484               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288058266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.267 " "Worst-case recovery slack is -4.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.267             -49.340 reset_d  " "   -4.267             -49.340 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.255             -49.196 clk  " "   -4.255             -49.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643             -47.514 Fpga  " "   -2.643             -47.514 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288058271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.164 " "Worst-case removal slack is 1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.164               0.000 Fpga  " "    1.164               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.877               0.000 clk  " "    1.877               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.885               0.000 reset_d  " "    1.885               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288058277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.036 Fpga  " "   -0.538             -14.036 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.178 clk  " "   -0.538             -12.178 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.118 reset_d  " "   -0.538             -12.118 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 botao  " "    0.240               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288058279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288058279 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732288058297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732288058370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732288059230 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datad  to: combout " "Cell: inst2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288059293 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288059293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288059295 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288059304 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288059304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.664 " "Worst-case setup slack is -20.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.664            -248.978 reset_d  " "  -20.664            -248.978 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.659            -245.707 clk  " "  -20.659            -245.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.631            -115.479 botao  " "  -16.631            -115.479 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.676             -54.314 Fpga  " "   -3.676             -54.314 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288059306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 Fpga  " "    0.316               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 clk  " "    0.989               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 reset_d  " "    0.993               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.317               0.000 botao  " "    1.317               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288059316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.037 " "Worst-case recovery slack is -4.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.037             -46.624 reset_d  " "   -4.037             -46.624 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.032             -46.564 clk  " "   -4.032             -46.564 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.414             -43.368 Fpga  " "   -2.414             -43.368 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288059318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.853 " "Worst-case removal slack is 0.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 Fpga  " "    0.853               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.700               0.000 clk  " "    1.700               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 reset_d  " "    1.704               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288059321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.549 " "Worst-case minimum pulse width slack is -0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549             -12.605 reset_d  " "   -0.549             -12.605 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -14.076 Fpga  " "   -0.538             -14.076 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.449 clk  " "   -0.538             -12.449 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 botao  " "    0.199               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288059323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288059323 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732288059337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732288059484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732288060146 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datad  to: combout " "Cell: inst2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288060207 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288060207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288060210 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288060214 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288060214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.065 " "Worst-case setup slack is -11.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.065            -133.006 reset_d  " "  -11.065            -133.006 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.037            -131.286 clk  " "  -11.037            -131.286 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.822             -61.701 botao  " "   -8.822             -61.701 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072             -29.247 Fpga  " "   -2.072             -29.247 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 Fpga  " "    0.086               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 clk  " "    0.572               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603               0.000 botao  " "    0.603               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 reset_d  " "    0.624               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.783 " "Worst-case recovery slack is -2.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783             -32.227 reset_d  " "   -2.783             -32.227 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.755             -31.891 clk  " "   -2.755             -31.891 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570             -28.246 Fpga  " "   -1.570             -28.246 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.342 " "Worst-case removal slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Fpga  " "    0.342               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 clk  " "    1.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.203               0.000 reset_d  " "    1.203               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.479 " "Worst-case minimum pulse width slack is -0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.479              -6.866 clk  " "   -0.479              -6.866 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -6.746 reset_d  " "   -0.474              -6.746 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135              -1.215 botao  " "   -0.135              -1.215 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -1.756 Fpga  " "   -0.098              -1.756 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060247 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732288060258 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|out_key~2  from: datad  to: combout " "Cell: inst2\|out_key~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732288060404 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1732288060404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732288060407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732288060411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732288060411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.881 " "Worst-case setup slack is -9.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.881            -118.459 reset_d  " "   -9.881            -118.459 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.856            -117.000 clk  " "   -9.856            -117.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.843             -54.985 botao  " "   -7.843             -54.985 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.856             -25.443 Fpga  " "   -1.856             -25.443 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 Fpga  " "    0.065               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk  " "    0.451               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 reset_d  " "    0.475               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 botao  " "    0.523               0.000 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.453 " "Worst-case recovery slack is -2.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.453             -28.423 reset_d  " "   -2.453             -28.423 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.428             -28.123 clk  " "   -2.428             -28.123 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348             -24.248 Fpga  " "   -1.348             -24.248 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.199 " "Worst-case removal slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 Fpga  " "    0.199               0.000 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 clk  " "    0.946               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 reset_d  " "    0.970               0.000 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.459 " "Worst-case minimum pulse width slack is -0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -6.475 reset_d  " "   -0.459              -6.475 reset_d " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -6.403 clk  " "   -0.456              -6.403 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -1.205 botao  " "   -0.124              -1.205 botao " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -1.778 Fpga  " "   -0.100              -1.778 Fpga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732288060436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732288060436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732288061863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732288061868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 69 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732288061946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 12:07:41 2024 " "Processing ended: Fri Nov 22 12:07:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732288061946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732288061946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732288061946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732288061946 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Quartus Prime Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732288062705 ""}
