{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691744718477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691744718481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 11 17:05:18 2023 " "Processing started: Fri Aug 11 17:05:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691744718481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744718481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off low_trans_test -c low_trans_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off low_trans_test -c low_trans_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744718482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691744718732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691744718732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_ip_auto_align.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_ip_auto_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_ip_auto_align " "Found entity 1: lvds_ip_auto_align" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_repeat_align.v 1 1 " "Found 1 design units, including 1 entities, in source file data_repeat_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_repeat_align " "Found entity 1: data_repeat_align" {  } { { "data_repeat_align.v" "" { Text "H:/FPGA/low_trans_test/data_repeat_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_tranmit_auto_align .v 1 1 " "Found 1 design units, including 1 entities, in source file data_tranmit_auto_align .v" { { "Info" "ISGN_ENTITY_NAME" "1 data_tranmit_auto_align " "Found entity 1: data_tranmit_auto_align" {  } { { "data_tranmit_auto_align .v" "" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/lvds_ip_test_vlg_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/lvds_ip_test_vlg_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_ip_test_vlg_tst " "Found entity 1: lvds_ip_test_vlg_tst" {  } { { "simulation/modelsim/lvds_ip_test_vlg_tst.v" "" { Text "H:/FPGA/low_trans_test/simulation/modelsim/lvds_ip_test_vlg_tst.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_align.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_align " "Found entity 1: lvds_align" {  } { { "lvds_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_align.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file data_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_receive " "Found entity 1: data_receive" {  } { { "data_receive.v" "" { Text "H:/FPGA/low_trans_test/data_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "H:/FPGA/low_trans_test/decode.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.v 1 1 " "Found 1 design units, including 1 entities, in source file encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "encode.v" "" { Text "H:/FPGA/low_trans_test/encode.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll " "Found entity 1: clk_pll" {  } { { "clk_pll.v" "" { Text "H:/FPGA/low_trans_test/clk_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iserdes.v 1 1 " "Found 1 design units, including 1 entities, in source file iserdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 iserdes " "Found entity 1: iserdes" {  } { { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oserdes.v 1 1 " "Found 1 design units, including 1 entities, in source file oserdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 oserdes " "Found entity 1: oserdes" {  } { { "oserdes.v" "" { Text "H:/FPGA/low_trans_test/oserdes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out data_tranmit_auto_align .v(108) " "Verilog HDL Implicit Net warning at data_tranmit_auto_align .v(108): created implicit net for \"clk_out\"" {  } { { "data_tranmit_auto_align .v" "" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lvds_ip_auto_align " "Elaborating entity \"lvds_ip_auto_align\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691744725469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_tranmit_auto_align data_tranmit_auto_align:trans_inst " "Elaborating entity \"data_tranmit_auto_align\" for hierarchy \"data_tranmit_auto_align:trans_inst\"" {  } { { "lvds_ip_auto_align.v" "trans_inst" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins " "Elaborating entity \"clk_pll\" for hierarchy \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\"" {  } { { "data_tranmit_auto_align .v" "clk_ins" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\"" {  } { { "clk_pll.v" "altpll_component" { Text "H:/FPGA/low_trans_test/clk_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component " "Elaborated megafunction instantiation \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\"" {  } { { "clk_pll.v" "" { Text "H:/FPGA/low_trans_test/clk_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component " "Instantiated megafunction \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725521 ""}  } { { "clk_pll.v" "" { Text "H:/FPGA/low_trans_test/clk_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691744725521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_altpll2 " "Found entity 1: clk_pll_altpll2" {  } { { "db/clk_pll_altpll2.v" "" { Text "H:/FPGA/low_trans_test/db/clk_pll_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll2 data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated " "Elaborating entity \"clk_pll_altpll2\" for hierarchy \"data_tranmit_auto_align:trans_inst\|clk_pll:clk_ins\|altpll:altpll_component\|clk_pll_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode data_tranmit_auto_align:trans_inst\|encode:encoder " "Elaborating entity \"encode\" for hierarchy \"data_tranmit_auto_align:trans_inst\|encode:encoder\"" {  } { { "data_tranmit_auto_align .v" "encoder" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes data_tranmit_auto_align:trans_inst\|oserdes:ser_ins " "Elaborating entity \"oserdes\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\"" {  } { { "data_tranmit_auto_align .v" "ser_ins" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "oserdes.v" "ALTLVDS_TX_component" { Text "H:/FPGA/low_trans_test/oserdes.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "oserdes.v" "" { Text "H:/FPGA/low_trans_test/oserdes.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 163.84 Mbps " "Parameter \"data_rate\" = \"163.84 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 61050 " "Parameter \"inclock_period\" = \"61050\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=oserdes " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=oserdes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 10 " "Parameter \"outclock_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 2 " "Parameter \"outclock_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 163 " "Parameter \"output_data_rate\" = \"163\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input OFF " "Parameter \"registered_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll ON " "Parameter \"use_external_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725606 ""}  } { { "oserdes.v" "" { Text "H:/FPGA/low_trans_test/oserdes.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691744725606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/oserdes_lvds_tx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/oserdes_lvds_tx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 oserdes_lvds_tx1_oserdes_ddio_out " "Found entity 1: oserdes_lvds_tx1_oserdes_ddio_out" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "2 oserdes_lvds_tx1_oserdes_cmpr " "Found entity 2: oserdes_lvds_tx1_oserdes_cmpr" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "3 oserdes_lvds_tx1_oserdes_cmpr1 " "Found entity 3: oserdes_lvds_tx1_oserdes_cmpr1" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "4 oserdes_lvds_tx1_oserdes_cntr " "Found entity 4: oserdes_lvds_tx1_oserdes_cntr" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "5 oserdes_lvds_tx1_oserdes_shift_reg " "Found entity 5: oserdes_lvds_tx1_oserdes_shift_reg" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""} { "Info" "ISGN_ENTITY_NAME" "6 oserdes_lvds_tx1 " "Found entity 6: oserdes_lvds_tx1" {  } { { "db/oserdes_lvds_tx1.v" "" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1 data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated " "Elaborating entity \"oserdes_lvds_tx1\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_ddio_out data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out " "Elaborating entity \"oserdes_lvds_tx1_oserdes_ddio_out\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_ddio_out:ddio_out\"" {  } { { "db/oserdes_lvds_tx1.v" "ddio_out" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_cmpr data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cmpr:cmpr10 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_cmpr\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cmpr:cmpr10\"" {  } { { "db/oserdes_lvds_tx1.v" "cmpr10" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_cntr data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_cntr\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2\"" {  } { { "db/oserdes_lvds_tx1.v" "cntr2" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_cmpr1 data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2\|oserdes_lvds_tx1_oserdes_cmpr1:cmpr14 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_cmpr1\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_cntr:cntr2\|oserdes_lvds_tx1_oserdes_cmpr1:cmpr14\"" {  } { { "db/oserdes_lvds_tx1.v" "cmpr14" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oserdes_lvds_tx1_oserdes_shift_reg data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12 " "Elaborating entity \"oserdes_lvds_tx1_oserdes_shift_reg\" for hierarchy \"data_tranmit_auto_align:trans_inst\|oserdes:ser_ins\|altlvds_tx:ALTLVDS_TX_component\|oserdes_lvds_tx1:auto_generated\|oserdes_lvds_tx1_oserdes_shift_reg:shift_reg12\"" {  } { { "db/oserdes_lvds_tx1.v" "shift_reg12" { Text "H:/FPGA/low_trans_test/db/oserdes_lvds_tx1.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_receive data_receive:rece " "Elaborating entity \"data_receive\" for hierarchy \"data_receive:rece\"" {  } { { "lvds_ip_auto_align.v" "rece" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes data_receive:rece\|iserdes:des_ins " "Elaborating entity \"iserdes\" for hierarchy \"data_receive:rece\|iserdes:des_ins\"" {  } { { "data_receive.v" "des_ins" { Text "H:/FPGA/low_trans_test/data_receive.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "iserdes.v" "ALTLVDS_RX_component" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 80.0 Mbps " "Parameter \"data_rate\" = \"80.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 100000 " "Parameter \"inclock_period\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 80 " "Parameter \"input_data_rate\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=iserdes " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=iserdes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock OFF " "Parameter \"pll_self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output OFF " "Parameter \"registered_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691744725714 ""}  } { { "iserdes.v" "" { Text "H:/FPGA/low_trans_test/iserdes.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691744725714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/iserdes_lvds_rx1.v 6 6 " "Found 6 design units, including 6 entities, in source file db/iserdes_lvds_rx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iserdes_lvds_rx1_iserdes_lvds_ddio_in " "Found entity 1: iserdes_lvds_rx1_iserdes_lvds_ddio_in" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "2 iserdes_lvds_rx1_iserdes_dffpipe " "Found entity 2: iserdes_lvds_rx1_iserdes_dffpipe" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "3 iserdes_lvds_rx1_iserdes_cmpr " "Found entity 3: iserdes_lvds_rx1_iserdes_cmpr" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "4 iserdes_lvds_rx1_iserdes_cntr " "Found entity 4: iserdes_lvds_rx1_iserdes_cntr" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "5 iserdes_lvds_rx1_iserdes_mux " "Found entity 5: iserdes_lvds_rx1_iserdes_mux" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""} { "Info" "ISGN_ENTITY_NAME" "6 iserdes_lvds_rx1 " "Found entity 6: iserdes_lvds_rx1" {  } { { "db/iserdes_lvds_rx1.v" "" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691744725754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744725754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1 data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated " "Elaborating entity \"iserdes_lvds_rx1\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_lvds_ddio_in data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in " "Elaborating entity \"iserdes_lvds_rx1_iserdes_lvds_ddio_in\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_lvds_ddio_in:ddio_in\"" {  } { { "db/iserdes_lvds_rx1.v" "ddio_in" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_dffpipe data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe " "Elaborating entity \"iserdes_lvds_rx1_iserdes_dffpipe\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_dffpipe:h_dffpipe\"" {  } { { "db/iserdes_lvds_rx1.v" "h_dffpipe" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_cntr data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr " "Elaborating entity \"iserdes_lvds_rx1_iserdes_cntr\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr\"" {  } { { "db/iserdes_lvds_rx1.v" "bitslip_cntr" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_cmpr data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr\|iserdes_lvds_rx1_iserdes_cmpr:cmpr9 " "Elaborating entity \"iserdes_lvds_rx1_iserdes_cmpr\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_cntr:bitslip_cntr\|iserdes_lvds_rx1_iserdes_cmpr:cmpr9\"" {  } { { "db/iserdes_lvds_rx1.v" "cmpr9" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iserdes_lvds_rx1_iserdes_mux data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_mux:h_mux5a " "Elaborating entity \"iserdes_lvds_rx1_iserdes_mux\" for hierarchy \"data_receive:rece\|iserdes:des_ins\|altlvds_rx:ALTLVDS_RX_component\|iserdes_lvds_rx1:auto_generated\|iserdes_lvds_rx1_iserdes_mux:h_mux5a\"" {  } { { "db/iserdes_lvds_rx1.v" "h_mux5a" { Text "H:/FPGA/low_trans_test/db/iserdes_lvds_rx1.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode data_receive:rece\|decode:decoder " "Elaborating entity \"decode\" for hierarchy \"data_receive:rece\|decode:decoder\"" {  } { { "data_receive.v" "decoder" { Text "H:/FPGA/low_trans_test/data_receive.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_repeat_align data_repeat_align:align_inst " "Elaborating entity \"data_repeat_align\" for hierarchy \"data_repeat_align:align_inst\"" {  } { { "lvds_ip_auto_align.v" "align_inst" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 data_repeat_align.v(30) " "Verilog HDL assignment warning at data_repeat_align.v(30): truncated value with size 10 to match size of target (1)" {  } { { "data_repeat_align.v" "" { Text "H:/FPGA/low_trans_test/data_repeat_align.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691744725770 "|lvds_ip_auto_align|data_repeat_align:align_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_align lvds_align:inst " "Elaborating entity \"lvds_align\" for hierarchy \"lvds_align:inst\"" {  } { { "lvds_ip_auto_align.v" "inst" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744725771 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "data_tranmit_auto_align .v" "" { Text "H:/FPGA/low_trans_test/data_tranmit_auto_align .v" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1691744726126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1691744726126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out_en VCC " "Pin \"clk_out_en\" is stuck at VCC" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691744726184 "|lvds_ip_auto_align|clk_out_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_in_en GND " "Pin \"clk_in_en\" is stuck at GND" {  } { { "lvds_ip_auto_align.v" "" { Text "H:/FPGA/low_trans_test/lvds_ip_auto_align.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691744726184 "|lvds_ip_auto_align|clk_in_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691744726184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691744726240 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691744726554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691744726668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691744726668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691744726708 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691744726708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691744726708 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1691744726708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691744726708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691744726723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 11 17:05:26 2023 " "Processing ended: Fri Aug 11 17:05:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691744726723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691744726723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691744726723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691744726723 ""}
