# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# Date created = 03:45:19  November 26, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		enemy_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY enemy
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "03:45:19  NOVEMBER 26, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR simulation/modelsim -section_id eda_simulation
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/success.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemyback4.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemyback3.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemyback2.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemyback1.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemy4.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemy3.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemy2.qip
set_global_assignment -name QIP_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemy1.qip
set_global_assignment -name VERILOG_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemy.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/vga_pll.v
set_global_assignment -name VERILOG_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/vga_controller.v
set_global_assignment -name VERILOG_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/vga_address_translator.v
set_global_assignment -name VERILOG_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/vga_adapter.v
set_global_assignment -name VERILOG_FILE //SRVB/Homes\$/houjingw/Desktop/ece241/project/PARTS_testing/enemy/enemyenable.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top