{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714286459430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714286459441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 14:40:59 2024 " "Processing started: Sun Apr 28 14:40:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714286459441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286459441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286459441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714286459846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714286459846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg start_roll.v(6) " "Verilog HDL Port Declaration error at start_roll.v(6): input port(s) cannot be declared with type \"reg\"" {  } { { "../rtl/start_roll.v" "" { Text "D:/study/github/FPGA/snake/rtl/start_roll.v" 6 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714286469840 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "start_roll start_roll.v(1) " "Ignored design unit \"start_roll\" at start_roll.v(1) due to previous errors" {  } { { "../rtl/start_roll.v" "" { Text "D:/study/github/FPGA/snake/rtl/start_roll.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1714286469840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/start_roll.v 0 0 " "Found 0 design units, including 0 entities, in source file /study/github/fpga/snake/rtl/start_roll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_key " "Found entity 1: counter_key" {  } { { "../rtl/counter_key.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/study/github/FPGA/snake/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../rtl/led_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/my_snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/my_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_snake " "Found entity 1: my_snake" {  } { { "../rtl/my_snake.v" "" { Text "D:/study/github/FPGA/snake/rtl/my_snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469849 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ws2812_ctrl.v(4) " "Verilog HDL Declaration warning at ws2812_ctrl.v(4): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714286469856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../rtl/ws2812_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469856 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit test_top.v(28) " "Verilog HDL Declaration warning at test_top.v(28): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 28 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714286469856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "../rtl/test_top.v" "" { Text "D:/study/github/FPGA/snake/rtl/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/paj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/paj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_cfg " "Found entity 1: paj7620_cfg" {  } { { "../rtl/paj7620_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/paj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714286469866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(27) " "Verilog HDL Declaration information at i2c_ctrl.v(27): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714286469866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/study/github/FPGA/snake/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/ges_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ges_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 ges_recognize " "Found entity 1: ges_recognize" {  } { { "../rtl/ges_recognize.v" "" { Text "D:/study/github/FPGA/snake/rtl/ges_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469866 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit data_cfg.v(7) " "Verilog HDL Declaration warning at data_cfg.v(7): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1714286469866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/data_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/data_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cfg " "Found entity 1: data_cfg" {  } { { "../rtl/data_cfg.v" "" { Text "D:/study/github/FPGA/snake/rtl/data_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469866 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(14) " "Verilog HDL information at counter.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714286469875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/github/fpga/snake/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../rtl/counter.v" "" { Text "D:/study/github/FPGA/snake/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714286469876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg " "Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469896 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714286469936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 28 14:41:09 2024 " "Processing ended: Sun Apr 28 14:41:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714286469936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714286469936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714286469936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286469936 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714286470536 ""}
