Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 17 19:28:51 2018
| Host         : DESKTOP-2VOHK5I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWM_Top_control_sets_placed.rpt
| Design       : PWM_Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |              16 |           16 |
| Yes          | No                    | Yes                    |              92 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------+------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG | PWMD/signal_i_1_n_0               | RSTDB/AR[0]      |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | LDDB/duty_compare_value_reg[0][0] |                  |               16 |             16 |
|  clk_100MHz_IBUF_BUFG | LDDB/E[0]                         | RSTDB/AR[0]      |                9 |             32 |
|  clk_100MHz_IBUF_BUFG |                                   | rst_IBUF         |               10 |             33 |
|  clk_5KHz_BUFG        |                                   |                  |               13 |             34 |
|  clk_100MHz_IBUF_BUFG | LDDB/ld_button_db                 | RSTDB/AR[0]      |               23 |             59 |
+-----------------------+-----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


