

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 115181, -- Miss = 95753, rate = 0.8313, -- PendHits = 185, rate = 0.0016-- ResFail = 38192, rate = 0.3316
Error Per = 50 || Flushes = 1915 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 115400, -- Miss = 95707, rate = 0.8294, -- PendHits = 142, rate = 0.0012-- ResFail = 44758, rate = 0.3879
Error Per = 50 || Flushes = 1914 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 115531, -- Miss = 95651, rate = 0.8279, -- PendHits = 118, rate = 0.0010-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1913 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 114962, -- Miss = 95481, rate = 0.8305, -- PendHits = 124, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1909 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 115319, -- Miss = 95974, rate = 0.8322, -- PendHits = 147, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1919 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 115559, -- Miss = 96307, rate = 0.8334, -- PendHits = 124, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1926 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 116940, -- Miss = 95427, rate = 0.8160, -- PendHits = 228, rate = 0.0019-- ResFail = 348, rate = 0.0030
Error Per = 50 || Flushes = 1908 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 115511, -- Miss = 95542, rate = 0.8271, -- PendHits = 144, rate = 0.0012-- ResFail = 309, rate = 0.0027
Error Per = 50 || Flushes = 1910 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 115632, -- Miss = 95728, rate = 0.8279, -- PendHits = 145, rate = 0.0013-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1914 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 115899, -- Miss = 95958, rate = 0.8279, -- PendHits = 120, rate = 0.0010-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1919 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 115521, -- Miss = 95992, rate = 0.8309, -- PendHits = 131, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1919 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 115319, -- Miss = 95803, rate = 0.8308, -- PendHits = 137, rate = 0.0012-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1916 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 115547, -- Miss = 96033, rate = 0.8311, -- PendHits = 109, rate = 0.0009-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1920 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 115773, -- Miss = 96513, rate = 0.8336, -- PendHits = 122, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1930 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 117230, -- Miss = 95490, rate = 0.8146, -- PendHits = 277, rate = 0.0024-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1909 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 115447, -- Miss = 95819, rate = 0.8300, -- PendHits = 134, rate = 0.0012-- ResFail = 944, rate = 0.0082
Error Per = 50 || Flushes = 1916 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 115666, -- Miss = 96152, rate = 0.8313, -- PendHits = 162, rate = 0.0014-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1923 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 115538, -- Miss = 96336, rate = 0.8338, -- PendHits = 106, rate = 0.0009-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1926 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 115200, -- Miss = 95815, rate = 0.8317, -- PendHits = 122, rate = 0.0011-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1916 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 115326, -- Miss = 96004, rate = 0.8325, -- PendHits = 144, rate = 0.0012-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1920 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 115473, -- Miss = 96056, rate = 0.8318, -- PendHits = 116, rate = 0.0010-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1921 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 115582, -- Miss = 96976, rate = 0.8390, -- PendHits = 123, rate = 0.0011-- ResFail = 420, rate = 0.0036
Error Per = 50 || Flushes = 1939 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 116958, -- Miss = 95375, rate = 0.8155, -- PendHits = 314, rate = 0.0027-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 1907 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 115375, -- Miss = 95821, rate = 0.8305, -- PendHits = 136, rate = 0.0012-- ResFail = 1096, rate = 0.0095
Error Per = 50 || Flushes = 1916 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a6/spmv_base_L2_50__scNasasrb
Extracting PTX file and ptxas options    1: spmv_base_L2_50__scNasasrb.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L2_50__scNasasrb
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L2_50__scNasasrb
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L2_50__scNasasrb
Running md5sum using "md5sum /home/pars/Documents/expSetups/a6/spmv_base_L2_50__scNasasrb "
self exe links to: /home/pars/Documents/expSetups/a6/spmv_base_L2_50__scNasasrb
Extracting specific PTX file named spmv_base_L2_50__scNasasrb.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55eb61a7237b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L2_50__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L2_50__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L2_50__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-nasasrb.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 54870 |E| 1311227
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (215 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebf3ae5ec..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebf3ae5e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebf3ae5d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebf3ae5d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebf3ae5c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebf3ae5c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55eb61a7237b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L2_50__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 690320
gpu_sim_insn = 11990230
gpu_ipc =      17.3691
gpu_tot_sim_cycle = 690320
gpu_tot_sim_insn = 11990230
gpu_tot_ipc =      17.3691
gpu_tot_issued_cta = 215
gpu_occupancy = 91.3868% 
gpu_tot_occupancy = 91.3868% 
max_total_param_size = 0
gpu_stall_dramfull = 4820166
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9523
partiton_level_parallism_total  =       3.9523
partiton_level_parallism_util =       4.9554
partiton_level_parallism_util_total  =       4.9554
L2_BW  =     172.6365 GB/Sec
L2_BW_total  =     172.6365 GB/Sec
gpu_total_sim_rate=2287

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 86136, Miss = 76208, Miss_rate = 0.885, Pending_hits = 859, Reservation_fails = 932537
	L1D_cache_core[1]: Access = 98080, Miss = 89722, Miss_rate = 0.915, Pending_hits = 993, Reservation_fails = 1202247
	L1D_cache_core[2]: Access = 84709, Miss = 72020, Miss_rate = 0.850, Pending_hits = 812, Reservation_fails = 923968
	L1D_cache_core[3]: Access = 83266, Miss = 75801, Miss_rate = 0.910, Pending_hits = 686, Reservation_fails = 937997
	L1D_cache_core[4]: Access = 82734, Miss = 75520, Miss_rate = 0.913, Pending_hits = 757, Reservation_fails = 929667
	L1D_cache_core[5]: Access = 86166, Miss = 77676, Miss_rate = 0.901, Pending_hits = 824, Reservation_fails = 944752
	L1D_cache_core[6]: Access = 111861, Miss = 106205, Miss_rate = 0.949, Pending_hits = 1002, Reservation_fails = 1310207
	L1D_cache_core[7]: Access = 82500, Miss = 75157, Miss_rate = 0.911, Pending_hits = 811, Reservation_fails = 939704
	L1D_cache_core[8]: Access = 95766, Miss = 88304, Miss_rate = 0.922, Pending_hits = 902, Reservation_fails = 1156104
	L1D_cache_core[9]: Access = 97050, Miss = 90378, Miss_rate = 0.931, Pending_hits = 866, Reservation_fails = 1191444
	L1D_cache_core[10]: Access = 96726, Miss = 89636, Miss_rate = 0.927, Pending_hits = 800, Reservation_fails = 1183331
	L1D_cache_core[11]: Access = 94010, Miss = 86240, Miss_rate = 0.917, Pending_hits = 932, Reservation_fails = 1173454
	L1D_cache_core[12]: Access = 95354, Miss = 87823, Miss_rate = 0.921, Pending_hits = 846, Reservation_fails = 1171575
	L1D_cache_core[13]: Access = 82509, Miss = 74838, Miss_rate = 0.907, Pending_hits = 786, Reservation_fails = 912912
	L1D_cache_core[14]: Access = 79934, Miss = 70988, Miss_rate = 0.888, Pending_hits = 781, Reservation_fails = 905789
	L1D_cache_core[15]: Access = 97268, Miss = 90681, Miss_rate = 0.932, Pending_hits = 852, Reservation_fails = 1160924
	L1D_cache_core[16]: Access = 95546, Miss = 87847, Miss_rate = 0.919, Pending_hits = 841, Reservation_fails = 1160617
	L1D_cache_core[17]: Access = 93707, Miss = 85714, Miss_rate = 0.915, Pending_hits = 979, Reservation_fails = 1155852
	L1D_cache_core[18]: Access = 110359, Miss = 104450, Miss_rate = 0.946, Pending_hits = 1060, Reservation_fails = 1280879
	L1D_cache_core[19]: Access = 107068, Miss = 100509, Miss_rate = 0.939, Pending_hits = 940, Reservation_fails = 1249117
	L1D_cache_core[20]: Access = 109663, Miss = 103554, Miss_rate = 0.944, Pending_hits = 1104, Reservation_fails = 1285302
	L1D_cache_core[21]: Access = 112436, Miss = 103753, Miss_rate = 0.923, Pending_hits = 1004, Reservation_fails = 1281898
	L1D_cache_core[22]: Access = 110211, Miss = 104354, Miss_rate = 0.947, Pending_hits = 1023, Reservation_fails = 1289902
	L1D_cache_core[23]: Access = 108714, Miss = 102492, Miss_rate = 0.943, Pending_hits = 1060, Reservation_fails = 1280459
	L1D_cache_core[24]: Access = 111064, Miss = 105141, Miss_rate = 0.947, Pending_hits = 1036, Reservation_fails = 1297682
	L1D_cache_core[25]: Access = 109342, Miss = 103393, Miss_rate = 0.946, Pending_hits = 1012, Reservation_fails = 1287558
	L1D_cache_core[26]: Access = 109960, Miss = 103901, Miss_rate = 0.945, Pending_hits = 1139, Reservation_fails = 1287722
	L1D_cache_core[27]: Access = 110705, Miss = 104980, Miss_rate = 0.948, Pending_hits = 953, Reservation_fails = 1291198
	L1D_cache_core[28]: Access = 108824, Miss = 102485, Miss_rate = 0.942, Pending_hits = 1115, Reservation_fails = 1277748
	L1D_cache_core[29]: Access = 95801, Miss = 88582, Miss_rate = 0.925, Pending_hits = 1029, Reservation_fails = 1162411
	L1D_total_cache_accesses = 2947469
	L1D_total_cache_misses = 2728352
	L1D_total_cache_miss_rate = 0.9257
	L1D_total_cache_pending_hits = 27804
	L1D_total_cache_reservation_fails = 34564957
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.151
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 191313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2019435
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 34564928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 702058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 27804
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2940610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 284070
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 34280858
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29
ctas_completed 215, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2053, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 313, 284, 284, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 
gpgpu_n_tot_thrd_icount = 15829760
gpgpu_n_tot_w_icount = 494680
gpgpu_n_stall_shd_mem = 14185435
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2721493
gpgpu_n_mem_write_global = 6859
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4098291
gpgpu_n_store_insn = 54870
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14012232
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 173203
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18633877	W0_Idle:881044	W0_Scoreboard:52299595	W1:406	W2:4321	W3:3134	W4:5993	W5:14662	W6:14933	W7:8055	W8:7806	W9:5990	W10:10084	W11:5364	W12:9447	W13:6087	W14:5518	W15:6077	W16:7215	W17:7193	W18:7716	W19:3441	W20:3719	W21:8583	W22:14563	W23:8273	W24:4974	W25:3826	W26:4961	W27:6921	W28:11993	W29:12283	W30:13282	W31:13588	W32:254272
single_issue_nums: WS0:124085	WS1:122432	WS2:124201	WS3:123962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21771944 {8:2721493,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274360 {40:6859,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108859720 {40:2721493,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 54872 {8:6859,}
maxmflatency = 7982 
max_icnt2mem_latency = 6057 
maxmrqlatency = 5137 
max_icnt2sh_latency = 763 
averagemflatency = 1776 
avg_icnt2mem_latency = 655 
avg_mrq_latency = 196 
avg_icnt2sh_latency = 6 
mrq_lat_table:172006 	9542 	22039 	43184 	88651 	174297 	347883 	648147 	638336 	62694 	1604 	1153 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132157 	315944 	413322 	968098 	721126 	177705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	602089 	343317 	336480 	348726 	464546 	440438 	177728 	15028 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2478225 	82229 	35582 	37792 	42029 	31263 	15029 	3927 	2276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	107 	39 	185 	354 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        62        62        64        64        61        64        64        64        14        13        43        47        48        41 
dram[1]:        64        64        64        64        49        48        46        40        64        64        12        22        48        34        32        41 
dram[2]:        64        64        54        54        36        32        40        40        64        64        14        18        39        42        24        24 
dram[3]:        64        64        64        59        34        32        40        40        64        64        11        14        52        59        37        34 
dram[4]:        64        64        64        64        48        48        35        58        64        64        20        14        47        58        27        29 
dram[5]:        64        64        58        60        43        54        59        61        64        64        13        16        52        46        16        19 
dram[6]:        64        64        42        40        36        40        62        64        61        64        13        15        34        44        30        40 
dram[7]:        64        64        40        40        34        34        59        63        64        64        16        16        36        35        29        35 
dram[8]:        64        64        64        64        64        62        64        64        64        64        13        12        29        36        28        27 
dram[9]:        64        64        64        64        53        45        57        64        64        64        12        16        56        56        21        32 
dram[10]:        64        64        61        64        36        37        63        64        64        64        17        12        32        56        33        32 
dram[11]:        64        64        62        64        49        37        64        64        64        64        15        16        56        64        34        33 
maximum service time to same row:
dram[0]:      7090      7007     56055     73404      6665      6676     63243      6962      7096      7310      6812      6812      7000      7014      6816      6815 
dram[1]:      6888     16277      6765      6771      8128     19325      6800      6799      6931      7130      6827      8076      6854      6823      6807      7481 
dram[2]:     32969     48633      6780     21866      6674      6658      6850      6846      7066      7225     19170      6803      6920      6957      6817      6807 
dram[3]:     66181      6884     39929     56483      6686      6581     20145     38908      6933      7229      6729      6812      6923      6823      6734      6787 
dram[4]:      6846      6773     72040      6661      6638      6627     55595     73682      7203      7335      6662      6658      6787      6787      6705      6699 
dram[5]:      6958      6995      6772      6909      6640     11259      6851      6928      7129      7149      8610     17571      6919      7033      9034      6925 
dram[6]:     22279     40847      6662     10299     20941      6596      6840     21410      7065      7310      6836      6681      6853      6837      6795      6786 
dram[7]:     58179     75296     30392     47329      6638      6637     39875     55880      7079      7294      6768      6757      6889      6884      6839      6825 
dram[8]:      6894      6894     63548      6807      6775      6666     74335      6866      6992      7223      6830      6871      6939      6877      6895     10672 
dram[9]:      6872      6890      6765      6768      6753      7366      6863      7010      7089      7214      6766     11257      6851     10206      6823      6854 
dram[10]:     14075     31205      6781      6841     18753      6757      7018     11838      7078      7188     20937      6922     29636     45891      6872      6968 
dram[11]:     46554     65326     21523     39045      6768      6710      6986      7045      7193      7281      6857      6835     63142      6896      6821      6841 
average row accesses per activate:
dram[0]:  1.488830  1.478130  1.481287  1.494496  1.454415  1.464263  1.431931  1.427833  1.426268  1.436719  1.410767  1.437775  1.484102  1.484399  1.534560  1.502077 
dram[1]:  1.503723  1.486630  1.498116  1.468856  1.483266  1.466214  1.471626  1.447547  1.440015  1.427369  1.432137  1.446657  1.486749  1.516121  1.522456  1.521277 
dram[2]:  1.491016  1.488431  1.481776  1.480688  1.457845  1.460455  1.437316  1.444304  1.424962  1.435575  1.428866  1.429617  1.493239  1.500895  1.519806  1.524094 
dram[3]:  1.488807  1.489986  1.481593  1.474160  1.452588  1.450552  1.431639  1.435914  1.435455  1.440831  1.427532  1.450285  1.481652  1.497026  1.522032  1.517497 
dram[4]:  1.508046  1.499045  1.470426  1.483126  1.459332  1.439649  1.444643  1.441762  1.438243  1.438849  1.426253  1.418620  1.497572  1.496930  1.530007  1.520650 
dram[5]:  1.479343  1.484498  1.480896  1.472716  1.461508  1.453938  1.436031  1.439003  1.435656  1.444329  1.433398  1.435930  1.501727  1.488632  1.535423  1.522586 
dram[6]:  1.493083  1.484333  1.470485  1.466667  1.466772  1.475354  1.438024  1.441393  1.434086  1.432886  1.425083  1.429300  1.493309  1.517742  1.513026  1.518424 
dram[7]:  1.495685  1.502980  1.473691  1.463547  1.468279  1.473049  1.443406  1.428969  1.449848  1.427161  1.414542  1.422866  1.508767  1.489791  1.520273  1.541698 
dram[8]:  1.488039  1.490533  1.484344  1.475214  1.463382  1.495756  1.449546  1.451371  1.432519  1.449818  1.411042  1.423800  1.508269  1.498592  1.533419  1.505672 
dram[9]:  1.487532  1.503056  1.477284  1.465522  1.482307  1.484092  1.431764  1.428626  1.453686  1.438555  1.420709  1.429158  1.513156  1.492098  1.528750  1.537275 
dram[10]:  1.477180  1.487740  1.486188  1.473354  1.456433  1.471901  1.430960  1.437952  1.444747  1.443219  1.418264  1.437000  1.482843  1.491833  1.523355  1.509135 
dram[11]:  1.487064  1.493741  1.481985  1.473098  1.469850  1.467250  1.458552  1.457289  1.437629  1.437195  1.449529  1.442956  1.484104  1.496041  1.499052  1.506856 
average row locality = 2209594/1503125 = 1.470000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11729     11760     11834     11947     11165     11286     11249     11311     11039     11143     10970     11103     11620     11700     12011     11934 
dram[1]:     11914     11786     11925     11720     11388     11237     11498     11285     11291     11176     11241     11179     11776     11749     12000     12012 
dram[2]:     11700     11772     11912     11884     11202     11298     11208     11394     11093     11170     11081     11123     11589     11733     11894     11987 
dram[3]:     11772     11829     11832     11752     11195     11159     11251     11187     11126     11149     11171     11194     11541     11571     11986     11882 
dram[4]:     11808     11772     11759     11822     11139     11137     11271     11273     11116     11184     11064     11132     11715     11699     11804     11893 
dram[5]:     11709     11683     11899     11767     11217     11092     11287     11237     11129     11127     11106     11196     11735     11584     12048     11965 
dram[6]:     11764     11701     11733     11726     11099     11251     11307     11322     11167     11086     11138     11201     11601     11800     11904     11908 
dram[7]:     11958     11851     11847     11824     11291     11229     11410     11270     11403     11113     11195     11142     11698     11596     12035     12126 
dram[8]:     11757     11729     11851     11725     11107     11275     11318     11415     11129     11165     11133     11118     11669     11699     11975     11811 
dram[9]:     11811     11805     11836     11774     11307     11285     11325     11243     11205     11058     11088     11136     11788     11518     11964     12063 
dram[10]:     11652     11771     11836     11750     11080     11208     11280     11328     11110     11104     11017     11120     11579     11594     11969     11895 
dram[11]:     11840     11814     11764     11773     11234     11242     11403     11380     11163     11174     11233     11196     11716     11711     11856     11868 
total dram reads = 2208422
bank skew: 12126/10970 = 1.11
chip skew: 185177/183293 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         8         8        64        64        64        64        40        44         8        12         0         0 
dram[1]:         0         0         0         0         8        12        64        64        64        64        28        32        20        28         0         0 
dram[2]:         0         0         0         0        12        12        64        64        64        64        28        32        24        28         0         0 
dram[3]:         0         0         0         0        12        12        64        64        64        64        32        32        28        28         0         0 
dram[4]:         0         0         0         0        12        12        64        64        64        64        32        28        20        16         0         0 
dram[5]:         0         0         0         0        12        12        64        64        64        64        40        40        16        20         8         4 
dram[6]:         0         0         0         0        12        12        64        64        64        64        36        36        20        20         7         4 
dram[7]:         0         0         0         0        12        12        64        64        64        64        44        36        16        20         4         4 
dram[8]:         0         0         0         0        12        12        64        64        64        64        40        36        20        20         4         4 
dram[9]:         0         0         0         0        12        12        64        64        64        64        48        40         4         4         0         0 
dram[10]:         0         0         0         0         8         8        64        64        64        64        40        44         8        20         0         0 
dram[11]:         0         0         0         0        12        12        64        64        64        64        44        40         4        12         0         0 
total dram writes = 4687
min_bank_accesses = 0!
chip skew: 408/376 = 1.09
average mf latency per bank:
dram[0]:       2651      2417      2449      2240      2512      2269      2481      2240      2618      2377      2543      2304      2636      2371      2745      2514
dram[1]:       2489      1667      2753      1682      2734      1704      2403      1577      2365      1610      2439      1616      2400      1667      2416      1669
dram[2]:       2784      3150      2596      3077      2661      3185      2544      2972      2671      3087      2639      3043      2734      3140      2842      3237
dram[3]:       1605      1535      1530      1497      1549      1505      1513      1453      1544      1487      1495      1482      1614      1529      1646      1565
dram[4]:       1743      1897      1690      1798      1725      1855      1630      1793      1680      1843      1681      1798      1732      1880      1784      1935
dram[5]:       2101      1716      1978      1670      2043      1712      1969      1618      2056      1658      1998      1626      2080      1723      2152      1747
dram[6]:       1920      2143      1885      2185      1939      2250      1792      1992      1831      2077      1831      2065      1880      2135      1918      2156
dram[7]:       4214      3509      3775      3151      3893      3284      3841      3264      4026      3377      3918      3256      4256      3538      4471      3675
dram[8]:       1956      1803      2014      1765      2078      1825      1854      1683      1871      1733      1894      1722      1930      1799      1963      1842
dram[9]:       2036      1655      2027      1614      2113      1623      1936      1552      2001      1623      1972      1589      2043      1648      2091      1695
dram[10]:       1959      2695      1927      2705      1936      2778      1851      2525      1903      2613      1890      2573      1962      2667      2006      2731
dram[11]:       1883      2057      1910      2070      1881      2068      1777      1980      1802      2007      1816      2004      1851      2029      1865      2067
maximum mf latency per bank:
dram[0]:       6462      5698      6188      5602      6105      5530      6193      5616      6183      6171      6252      6190      6503      5702      6512      5711
dram[1]:       5513      3719      5640      3677      5354      3591      5461      3576      5315      3457      5390      5272      5279      4595      5186      3421
dram[2]:       5483      6291      5602      6250      5309      6102      5489      6407      5718      6362      5393      6400      5583      6478      5497      6860
dram[3]:       4025      4347      4059      3921      3870      3749      3958      3638      4240      3633      4064      5209      4019      3906      3937      3852
dram[4]:       4299      5354      4462      5861      4273      5632      4084      5924      4241      5524      4520      5566      4351      5529      4581      5534
dram[5]:       5261      3888      5442      4013      5146      3810      5330      4432      5324      3954      5281      5494      5196      4041      5390      3842
dram[6]:       4575      4199      4402      3972      4377      4129      4461      4003      4446      3950      4652      4080      4517      4206      4618      4047
dram[7]:       7838      6864      7904      6991      7658      7144      7982      6980      7774      7419      7833      6918      7872      6908      7661      6952
dram[8]:       3923      4637      4020      4862      3933      4898      4066      4726      4033      4990      4094      4956      3928      5051      4169      4999
dram[9]:       5038      3983      4847      3807      4786      3958      5188      3845      4917      3956      5289      3756      5129      3817      5272      3752
dram[10]:       4231      5514      4670      5757      4385      5467      4294      5518      4402      5591      5650      5653      4475      5721      4411      5969
dram[11]:       4436      5071      4359      4918      4254      5073      4424      6353      4406      5198      6599      6268      4484      5292      4599      5143

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1411189 n_act=125533 n_pre=125517 n_ref_event=4572360550251980812 n_req=183895 n_rd=183801 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4161
n_activity=1559829 dram_eff=0.4723
bk0: 11729a 378762i bk1: 11760a 367854i bk2: 11834a 362585i bk3: 11947a 364698i bk4: 11165a 414661i bk5: 11286a 406212i bk6: 11249a 380791i bk7: 11311a 380683i bk8: 11039a 384738i bk9: 11143a 384107i bk10: 10970a 392326i bk11: 11103a 376613i bk12: 11620a 381262i bk13: 11700a 371686i bk14: 12011a 389041i bk15: 11934a 373525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.317426
Row_Buffer_Locality_read = 0.317425
Row_Buffer_Locality_write = 0.319149
Bank_Level_Parallism = 14.420051
Bank_Level_Parallism_Col = 2.378346
Bank_Level_Parallism_Ready = 1.108820
write_to_read_ratio_blp_rw_average = 0.012147
GrpLevelPara = 2.047050 

BW Util details:
bwutil = 0.416148 
total_CMD = 1770302 
util_bw = 736708 
Wasted_Col = 808500 
Wasted_Row = 8751 
Idle = 216343 

BW Util Bottlenecks: 
RCDc_limit = 1598206 
RCDWRc_limit = 289 
WTRc_limit = 5135 
RTWc_limit = 32331 
CCDLc_limit = 210944 
rwq = 0 
CCDLc_limit_alone = 208034 
WTRc_limit_alone = 4743 
RTWc_limit_alone = 29813 

Commands details: 
total_CMD = 1770302 
n_nop = 1411189 
Read = 183801 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 125533 
n_pre = 125517 
n_ref = 4572360550251980812 
n_req = 183895 
total_req = 184177 

Dual Bus Interface Util: 
issued_total_row = 251050 
issued_total_col = 184177 
Row_Bus_Util =  0.141812 
CoL_Bus_Util = 0.104037 
Either_Row_CoL_Bus_Util = 0.202854 
Issued_on_Two_Bus_Simul_Util = 0.042995 
issued_two_Eff = 0.211950 
queue_avg = 52.305798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.3058
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1412018 n_act=125512 n_pre=125496 n_ref_event=8388356080511443788 n_req=185273 n_rd=185177 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4193
n_activity=1560629 dram_eff=0.4756
bk0: 11914a 364050i bk1: 11786a 364540i bk2: 11925a 365648i bk3: 11720a 367680i bk4: 11388a 405980i bk5: 11237a 409847i bk6: 11498a 378128i bk7: 11285a 379280i bk8: 11291a 381678i bk9: 11176a 385264i bk10: 11241a 378809i bk11: 11179a 387956i bk12: 11776a 371830i bk13: 11749a 365728i bk14: 12000a 368440i bk15: 12012a 370907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.322610
Row_Buffer_Locality_read = 0.322572
Row_Buffer_Locality_write = 0.395833
Bank_Level_Parallism = 14.457762
Bank_Level_Parallism_Col = 1.610872
Bank_Level_Parallism_Ready = 1.109262
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.419275 
total_CMD = 1770302 
util_bw = 742244 
Wasted_Col = 802429 
Wasted_Row = 9768 
Idle = 215861 

BW Util Bottlenecks: 
RCDc_limit = 1585105 
RCDWRc_limit = 254 
WTRc_limit = 4495 
RTWc_limit = 39799 
CCDLc_limit = 216001 
rwq = 0 
CCDLc_limit_alone = 212384 
WTRc_limit_alone = 4158 
RTWc_limit_alone = 36519 

Commands details: 
total_CMD = 1770302 
n_nop = 1412018 
Read = 185177 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 125512 
n_pre = 125496 
n_ref = 8388356080511443788 
n_req = 185273 
total_req = 185561 

Dual Bus Interface Util: 
issued_total_row = 251008 
issued_total_col = 185561 
Row_Bus_Util =  0.141788 
CoL_Bus_Util = 0.104819 
Either_Row_CoL_Bus_Util = 0.202386 
Issued_on_Two_Bus_Simul_Util = 0.044221 
issued_two_Eff = 0.218500 
queue_avg = 53.080837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.0808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1412486 n_act=125376 n_pre=125360 n_ref_event=8388356080511443788 n_req=184138 n_rd=184040 n_rd_L2_A=0 n_write=0 n_wr_bk=392 bw_util=0.4167
n_activity=1559937 dram_eff=0.4729
bk0: 11700a 378096i bk1: 11772a 368143i bk2: 11912a 350885i bk3: 11884a 361530i bk4: 11202a 417274i bk5: 11298a 400144i bk6: 11208a 386268i bk7: 11394a 372649i bk8: 11093a 377279i bk9: 11170a 374451i bk10: 11081a 386035i bk11: 11123a 378606i bk12: 11589a 383299i bk13: 11733a 363510i bk14: 11894a 378778i bk15: 11987a 368536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319174
Row_Buffer_Locality_read = 0.319115
Row_Buffer_Locality_write = 0.428571
Bank_Level_Parallism = 14.466486
Bank_Level_Parallism_Col = 1.610872
Bank_Level_Parallism_Ready = 1.113214
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.416724 
total_CMD = 1770302 
util_bw = 737728 
Wasted_Col = 806084 
Wasted_Row = 9573 
Idle = 216917 

BW Util Bottlenecks: 
RCDc_limit = 1591901 
RCDWRc_limit = 285 
WTRc_limit = 4536 
RTWc_limit = 19121 
CCDLc_limit = 212177 
rwq = 0 
CCDLc_limit_alone = 210372 
WTRc_limit_alone = 4212 
RTWc_limit_alone = 17640 

Commands details: 
total_CMD = 1770302 
n_nop = 1412486 
Read = 184040 
Write = 0 
L2_Alloc = 0 
L2_WB = 392 
n_act = 125376 
n_pre = 125360 
n_ref = 8388356080511443788 
n_req = 184138 
total_req = 184432 

Dual Bus Interface Util: 
issued_total_row = 250736 
issued_total_col = 184432 
Row_Bus_Util =  0.141635 
CoL_Bus_Util = 0.104181 
Either_Row_CoL_Bus_Util = 0.202121 
Issued_on_Two_Bus_Simul_Util = 0.043694 
issued_two_Eff = 0.216178 
queue_avg = 52.609058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6091
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1413360 n_act=125189 n_pre=125173 n_ref_event=4921664044905100399 n_req=183697 n_rd=183597 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.4157
n_activity=1559502 dram_eff=0.4719
bk0: 11772a 381431i bk1: 11829a 378176i bk2: 11832a 376161i bk3: 11752a 376236i bk4: 11195a 412012i bk5: 11159a 419918i bk6: 11251a 379717i bk7: 11187a 390346i bk8: 11126a 399896i bk9: 11149a 397791i bk10: 11171a 393456i bk11: 11194a 391041i bk12: 11541a 380985i bk13: 11571a 392258i bk14: 11986a 382728i bk15: 11882a 385945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318557
Row_Buffer_Locality_read = 0.318518
Row_Buffer_Locality_write = 0.390000
Bank_Level_Parallism = 14.348497
Bank_Level_Parallism_Col = 0.462158
Bank_Level_Parallism_Ready = 1.102996
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.415742 
total_CMD = 1770302 
util_bw = 735988 
Wasted_Col = 806415 
Wasted_Row = 10354 
Idle = 217545 

BW Util Bottlenecks: 
RCDc_limit = 1591321 
RCDWRc_limit = 328 
WTRc_limit = 5348 
RTWc_limit = 37528 
CCDLc_limit = 212634 
rwq = 0 
CCDLc_limit_alone = 209076 
WTRc_limit_alone = 4975 
RTWc_limit_alone = 34343 

Commands details: 
total_CMD = 1770302 
n_nop = 1413360 
Read = 183597 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 125189 
n_pre = 125173 
n_ref = 4921664044905100399 
n_req = 183697 
total_req = 183997 

Dual Bus Interface Util: 
issued_total_row = 250362 
issued_total_col = 183997 
Row_Bus_Util =  0.141423 
CoL_Bus_Util = 0.103935 
Either_Row_CoL_Bus_Util = 0.201628 
Issued_on_Two_Bus_Simul_Util = 0.043731 
issued_two_Eff = 0.216890 
queue_avg = 51.750721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7507
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1411412 n_act=124996 n_pre=124980 n_ref_event=4921664044905100399 n_req=183682 n_rd=183588 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4157
n_activity=1559531 dram_eff=0.4718
bk0: 11808a 388129i bk1: 11772a 391098i bk2: 11759a 376775i bk3: 11822a 369621i bk4: 11139a 426023i bk5: 11137a 409301i bk6: 11271a 394857i bk7: 11273a 381498i bk8: 11116a 394208i bk9: 11184a 386488i bk10: 11064a 394754i bk11: 11132a 390281i bk12: 11715a 380633i bk13: 11699a 387861i bk14: 11804a 399707i bk15: 11893a 395883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319552
Row_Buffer_Locality_read = 0.319520
Row_Buffer_Locality_write = 0.382979
Bank_Level_Parallism = 14.326272
Bank_Level_Parallism_Col = 0.462158
Bank_Level_Parallism_Ready = 1.109135
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.415667 
total_CMD = 1770302 
util_bw = 735856 
Wasted_Col = 806370 
Wasted_Row = 10871 
Idle = 217205 

BW Util Bottlenecks: 
RCDc_limit = 1590091 
RCDWRc_limit = 226 
WTRc_limit = 3558 
RTWc_limit = 24185 
CCDLc_limit = 208287 
rwq = 0 
CCDLc_limit_alone = 205930 
WTRc_limit_alone = 3363 
RTWc_limit_alone = 22023 

Commands details: 
total_CMD = 1770302 
n_nop = 1411412 
Read = 183588 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 124996 
n_pre = 124980 
n_ref = 4921664044905100399 
n_req = 183682 
total_req = 183964 

Dual Bus Interface Util: 
issued_total_row = 249976 
issued_total_col = 183964 
Row_Bus_Util =  0.141205 
CoL_Bus_Util = 0.103917 
Either_Row_CoL_Bus_Util = 0.202728 
Issued_on_Two_Bus_Simul_Util = 0.042394 
issued_two_Eff = 0.209117 
queue_avg = 51.842747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.8427
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1411916 n_act=125165 n_pre=125149 n_ref_event=7305792151889796404 n_req=183883 n_rd=183781 n_rd_L2_A=0 n_write=0 n_wr_bk=408 bw_util=0.4162
n_activity=1559758 dram_eff=0.4724
bk0: 11709a 383971i bk1: 11683a 387269i bk2: 11899a 366701i bk3: 11767a 373360i bk4: 11217a 423567i bk5: 11092a 433251i bk6: 11287a 390120i bk7: 11237a 390568i bk8: 11129a 393591i bk9: 11127a 400688i bk10: 11106a 393810i bk11: 11196a 385721i bk12: 11735a 391640i bk13: 11584a 385351i bk14: 12048a 387144i bk15: 11965a 389646i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319377
Row_Buffer_Locality_read = 0.319369
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 14.320693
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.109587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.416175 
total_CMD = 1770302 
util_bw = 736756 
Wasted_Col = 806145 
Wasted_Row = 10266 
Idle = 217135 

BW Util Bottlenecks: 
RCDc_limit = 1591111 
RCDWRc_limit = 301 
WTRc_limit = 5376 
RTWc_limit = 31182 
CCDLc_limit = 211898 
rwq = 0 
CCDLc_limit_alone = 209104 
WTRc_limit_alone = 5045 
RTWc_limit_alone = 28719 

Commands details: 
total_CMD = 1770302 
n_nop = 1411916 
Read = 183781 
Write = 0 
L2_Alloc = 0 
L2_WB = 408 
n_act = 125165 
n_pre = 125149 
n_ref = 7305792151889796404 
n_req = 183883 
total_req = 184189 

Dual Bus Interface Util: 
issued_total_row = 250314 
issued_total_col = 184189 
Row_Bus_Util =  0.141396 
CoL_Bus_Util = 0.104044 
Either_Row_CoL_Bus_Util = 0.202443 
Issued_on_Two_Bus_Simul_Util = 0.042997 
issued_two_Eff = 0.212388 
queue_avg = 51.649376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.6494
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1414902 n_act=125156 n_pre=125140 n_ref_event=7305792151889796404 n_req=183809 n_rd=183708 n_rd_L2_A=0 n_write=0 n_wr_bk=403 bw_util=0.416
n_activity=1560118 dram_eff=0.472
bk0: 11764a 386535i bk1: 11701a 386335i bk2: 11733a 376475i bk3: 11726a 369287i bk4: 11099a 437854i bk5: 11251a 425581i bk6: 11307a 376228i bk7: 11322a 374371i bk8: 11167a 392630i bk9: 11086a 399050i bk10: 11138a 388882i bk11: 11201a 379735i bk12: 11601a 386631i bk13: 11800a 380288i bk14: 11904a 373356i bk15: 11908a 385484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319152
Row_Buffer_Locality_read = 0.319142
Row_Buffer_Locality_write = 0.336634
Bank_Level_Parallism = 14.357134
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.104056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.415999 
total_CMD = 1770302 
util_bw = 736444 
Wasted_Col = 805461 
Wasted_Row = 11287 
Idle = 217110 

BW Util Bottlenecks: 
RCDc_limit = 1588187 
RCDWRc_limit = 332 
WTRc_limit = 4819 
RTWc_limit = 29764 
CCDLc_limit = 214616 
rwq = 0 
CCDLc_limit_alone = 211826 
WTRc_limit_alone = 4489 
RTWc_limit_alone = 27304 

Commands details: 
total_CMD = 1770302 
n_nop = 1414902 
Read = 183708 
Write = 0 
L2_Alloc = 0 
L2_WB = 403 
n_act = 125156 
n_pre = 125140 
n_ref = 7305792151889796404 
n_req = 183809 
total_req = 184111 

Dual Bus Interface Util: 
issued_total_row = 250296 
issued_total_col = 184111 
Row_Bus_Util =  0.141386 
CoL_Bus_Util = 0.104000 
Either_Row_CoL_Bus_Util = 0.200757 
Issued_on_Two_Bus_Simul_Util = 0.044629 
issued_two_Eff = 0.222304 
queue_avg = 52.049488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.0495
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1410664 n_act=125898 n_pre=125882 n_ref_event=7305792151889796404 n_req=185089 n_rd=184988 n_rd_L2_A=0 n_write=0 n_wr_bk=404 bw_util=0.4189
n_activity=1559674 dram_eff=0.4755
bk0: 11958a 360638i bk1: 11851a 378140i bk2: 11847a 352775i bk3: 11824a 354751i bk4: 11291a 409910i bk5: 11229a 417744i bk6: 11410a 364764i bk7: 11270a 360458i bk8: 11403a 374982i bk9: 11113a 378916i bk10: 11195a 362264i bk11: 11142a 372352i bk12: 11698a 382390i bk13: 11596a 370509i bk14: 12035a 372375i bk15: 12126a 370540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319852
Row_Buffer_Locality_read = 0.319842
Row_Buffer_Locality_write = 0.336634
Bank_Level_Parallism = 14.503025
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.097462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.418893 
total_CMD = 1770302 
util_bw = 741568 
Wasted_Col = 804587 
Wasted_Row = 7699 
Idle = 216448 

BW Util Bottlenecks: 
RCDc_limit = 1593573 
RCDWRc_limit = 310 
WTRc_limit = 4974 
RTWc_limit = 43057 
CCDLc_limit = 214941 
rwq = 0 
CCDLc_limit_alone = 211252 
WTRc_limit_alone = 4720 
RTWc_limit_alone = 39622 

Commands details: 
total_CMD = 1770302 
n_nop = 1410664 
Read = 184988 
Write = 0 
L2_Alloc = 0 
L2_WB = 404 
n_act = 125898 
n_pre = 125882 
n_ref = 7305792151889796404 
n_req = 185089 
total_req = 185392 

Dual Bus Interface Util: 
issued_total_row = 251780 
issued_total_col = 185392 
Row_Bus_Util =  0.142224 
CoL_Bus_Util = 0.104723 
Either_Row_CoL_Bus_Util = 0.203151 
Issued_on_Two_Bus_Simul_Util = 0.043797 
issued_two_Eff = 0.215589 
queue_avg = 53.145241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.1452
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1411688 n_act=124948 n_pre=124932 n_ref_event=7305792151889796404 n_req=183977 n_rd=183876 n_rd_L2_A=0 n_write=0 n_wr_bk=404 bw_util=0.4164
n_activity=1559227 dram_eff=0.4727
bk0: 11757a 390514i bk1: 11729a 395373i bk2: 11851a 372407i bk3: 11725a 388490i bk4: 11107a 433345i bk5: 11275a 429314i bk6: 11318a 389598i bk7: 11415a 380318i bk8: 11129a 405116i bk9: 11165a 406818i bk10: 11133a 384051i bk11: 11118a 389545i bk12: 11669a 393864i bk13: 11699a 385424i bk14: 11975a 384847i bk15: 11811a 393819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320904
Row_Buffer_Locality_read = 0.320912
Row_Buffer_Locality_write = 0.306931
Bank_Level_Parallism = 14.291112
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.103005
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.416381 
total_CMD = 1770302 
util_bw = 737120 
Wasted_Col = 804301 
Wasted_Row = 11645 
Idle = 217236 

BW Util Bottlenecks: 
RCDc_limit = 1585929 
RCDWRc_limit = 276 
WTRc_limit = 5398 
RTWc_limit = 26732 
CCDLc_limit = 209982 
rwq = 0 
CCDLc_limit_alone = 207449 
WTRc_limit_alone = 5061 
RTWc_limit_alone = 24536 

Commands details: 
total_CMD = 1770302 
n_nop = 1411688 
Read = 183876 
Write = 0 
L2_Alloc = 0 
L2_WB = 404 
n_act = 124948 
n_pre = 124932 
n_ref = 7305792151889796404 
n_req = 183977 
total_req = 184280 

Dual Bus Interface Util: 
issued_total_row = 249880 
issued_total_col = 184280 
Row_Bus_Util =  0.141151 
CoL_Bus_Util = 0.104095 
Either_Row_CoL_Bus_Util = 0.202572 
Issued_on_Two_Bus_Simul_Util = 0.042674 
issued_two_Eff = 0.210661 
queue_avg = 51.571381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.5714
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1411000 n_act=125101 n_pre=125085 n_ref_event=7305792151889796404 n_req=184300 n_rd=184206 n_rd_L2_A=0 n_write=0 n_wr_bk=376 bw_util=0.4171
n_activity=1560367 dram_eff=0.4732
bk0: 11811a 379634i bk1: 11805a 389318i bk2: 11836a 371873i bk3: 11774a 369246i bk4: 11307a 428581i bk5: 11285a 422395i bk6: 11325a 385072i bk7: 11243a 386694i bk8: 11205a 393817i bk9: 11058a 393569i bk10: 11088a 396593i bk11: 11136a 388819i bk12: 11788a 386525i bk13: 11518a 395141i bk14: 11964a 384026i bk15: 12063a 377143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.321264
Row_Buffer_Locality_read = 0.321216
Row_Buffer_Locality_write = 0.414894
Bank_Level_Parallism = 14.334409
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.105768
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.417063 
total_CMD = 1770302 
util_bw = 738328 
Wasted_Col = 804796 
Wasted_Row = 10498 
Idle = 216680 

BW Util Bottlenecks: 
RCDc_limit = 1587386 
RCDWRc_limit = 248 
WTRc_limit = 3722 
RTWc_limit = 23959 
CCDLc_limit = 208167 
rwq = 0 
CCDLc_limit_alone = 205832 
WTRc_limit_alone = 3519 
RTWc_limit_alone = 21827 

Commands details: 
total_CMD = 1770302 
n_nop = 1411000 
Read = 184206 
Write = 0 
L2_Alloc = 0 
L2_WB = 376 
n_act = 125101 
n_pre = 125085 
n_ref = 7305792151889796404 
n_req = 184300 
total_req = 184582 

Dual Bus Interface Util: 
issued_total_row = 250186 
issued_total_col = 184582 
Row_Bus_Util =  0.141324 
CoL_Bus_Util = 0.104266 
Either_Row_CoL_Bus_Util = 0.202961 
Issued_on_Two_Bus_Simul_Util = 0.042629 
issued_two_Eff = 0.210035 
queue_avg = 51.977531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.9775
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1409155 n_act=125008 n_pre=124992 n_ref_event=7305792151889796404 n_req=183389 n_rd=183293 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.415
n_activity=1560665 dram_eff=0.4708
bk0: 11652a 384410i bk1: 11771a 386416i bk2: 11836a 361173i bk3: 11750a 368457i bk4: 11080a 425736i bk5: 11208a 422156i bk6: 11280a 373822i bk7: 11328a 373279i bk8: 11110a 398300i bk9: 11104a 403891i bk10: 11017a 378350i bk11: 11120a 394780i bk12: 11579a 384951i bk13: 11594a 379272i bk14: 11969a 371010i bk15: 11895a 369076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318400
Row_Buffer_Locality_read = 0.318392
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 14.384798
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.103451
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.415018 
total_CMD = 1770302 
util_bw = 734708 
Wasted_Col = 808082 
Wasted_Row = 10487 
Idle = 217025 

BW Util Bottlenecks: 
RCDc_limit = 1594394 
RCDWRc_limit = 306 
WTRc_limit = 4642 
RTWc_limit = 30033 
CCDLc_limit = 206094 
rwq = 0 
CCDLc_limit_alone = 203342 
WTRc_limit_alone = 4339 
RTWc_limit_alone = 27584 

Commands details: 
total_CMD = 1770302 
n_nop = 1409155 
Read = 183293 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 125008 
n_pre = 124992 
n_ref = 7305792151889796404 
n_req = 183389 
total_req = 183677 

Dual Bus Interface Util: 
issued_total_row = 250000 
issued_total_col = 183677 
Row_Bus_Util =  0.141219 
CoL_Bus_Util = 0.103755 
Either_Row_CoL_Bus_Util = 0.204003 
Issued_on_Two_Bus_Simul_Util = 0.040970 
issued_two_Eff = 0.200832 
queue_avg = 52.184654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1847
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1770302 n_nop=1411309 n_act=125364 n_pre=125348 n_ref_event=7305792151889796404 n_req=184462 n_rd=184367 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.4174
n_activity=1560561 dram_eff=0.4735
bk0: 11840a 375465i bk1: 11814a 378879i bk2: 11764a 378344i bk3: 11773a 368976i bk4: 11234a 429649i bk5: 11242a 420896i bk6: 11403a 386369i bk7: 11380a 372533i bk8: 11163a 389247i bk9: 11174a 393652i bk10: 11233a 381272i bk11: 11196a 368467i bk12: 11716a 379827i bk13: 11711a 378731i bk14: 11856a 386666i bk15: 11868a 389461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.320435
Row_Buffer_Locality_read = 0.320442
Row_Buffer_Locality_write = 0.305263
Bank_Level_Parallism = 14.372887
Bank_Level_Parallism_Col = 2.169703
Bank_Level_Parallism_Ready = 1.115711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.417436 
total_CMD = 1770302 
util_bw = 738988 
Wasted_Col = 805451 
Wasted_Row = 9892 
Idle = 215971 

BW Util Bottlenecks: 
RCDc_limit = 1591031 
RCDWRc_limit = 351 
WTRc_limit = 5225 
RTWc_limit = 45336 
CCDLc_limit = 210362 
rwq = 0 
CCDLc_limit_alone = 206470 
WTRc_limit_alone = 4940 
RTWc_limit_alone = 41729 

Commands details: 
total_CMD = 1770302 
n_nop = 1411309 
Read = 184367 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 125364 
n_pre = 125348 
n_ref = 7305792151889796404 
n_req = 184462 
total_req = 184747 

Dual Bus Interface Util: 
issued_total_row = 250712 
issued_total_col = 184747 
Row_Bus_Util =  0.141621 
CoL_Bus_Util = 0.104359 
Either_Row_CoL_Bus_Util = 0.202786 
Issued_on_Two_Bus_Simul_Util = 0.043194 
issued_two_Eff = 0.213001 
queue_avg = 52.546875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.5469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 113279, Miss = 91901, Miss_rate = 0.811, Pending_hits = 149, Reservation_fails = 3897
L2_cache_bank[1]: Access = 113318, Miss = 92468, Miss_rate = 0.816, Pending_hits = 114, Reservation_fails = 2901
L2_cache_bank[2]: Access = 113962, Miss = 93321, Miss_rate = 0.819, Pending_hits = 100, Reservation_fails = 33
L2_cache_bank[3]: Access = 113346, Miss = 92432, Miss_rate = 0.815, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[4]: Access = 113303, Miss = 91967, Miss_rate = 0.812, Pending_hits = 140, Reservation_fails = 159
L2_cache_bank[5]: Access = 113636, Miss = 92649, Miss_rate = 0.815, Pending_hits = 96, Reservation_fails = 254
L2_cache_bank[6]: Access = 114870, Miss = 92162, Miss_rate = 0.802, Pending_hits = 187, Reservation_fails = 75
L2_cache_bank[7]: Access = 113462, Miss = 92011, Miss_rate = 0.811, Pending_hits = 122, Reservation_fails = 441
L2_cache_bank[8]: Access = 113448, Miss = 91964, Miss_rate = 0.811, Pending_hits = 188, Reservation_fails = 3
L2_cache_bank[9]: Access = 113503, Miss = 92200, Miss_rate = 0.812, Pending_hits = 142, Reservation_fails = 404
L2_cache_bank[10]: Access = 113743, Miss = 92418, Miss_rate = 0.813, Pending_hits = 98, Reservation_fails = 409
L2_cache_bank[11]: Access = 113218, Miss = 91939, Miss_rate = 0.812, Pending_hits = 77, Reservation_fails = 652
L2_cache_bank[12]: Access = 113473, Miss = 92000, Miss_rate = 0.811, Pending_hits = 130, Reservation_fails = 262
L2_cache_bank[13]: Access = 113456, Miss = 92279, Miss_rate = 0.813, Pending_hits = 119, Reservation_fails = 168
L2_cache_bank[14]: Access = 115324, Miss = 93121, Miss_rate = 0.807, Pending_hits = 271, Reservation_fails = 1805
L2_cache_bank[15]: Access = 113340, Miss = 92435, Miss_rate = 0.816, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[16]: Access = 113534, Miss = 92223, Miss_rate = 0.812, Pending_hits = 124, Reservation_fails = 79
L2_cache_bank[17]: Access = 113593, Miss = 92221, Miss_rate = 0.812, Pending_hits = 81, Reservation_fails = 2089
L2_cache_bank[18]: Access = 113730, Miss = 92608, Miss_rate = 0.814, Pending_hits = 94, Reservation_fails = 191
L2_cache_bank[19]: Access = 113247, Miss = 92166, Miss_rate = 0.814, Pending_hits = 97, Reservation_fails = 239
L2_cache_bank[20]: Access = 113414, Miss = 91807, Miss_rate = 0.809, Pending_hits = 85, Reservation_fails = 1
L2_cache_bank[21]: Access = 113553, Miss = 92054, Miss_rate = 0.811, Pending_hits = 86, Reservation_fails = 95
L2_cache_bank[22]: Access = 115161, Miss = 92493, Miss_rate = 0.803, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[23]: Access = 113439, Miss = 92442, Miss_rate = 0.815, Pending_hits = 125, Reservation_fails = 269
L2_total_cache_accesses = 2728352
L2_total_cache_misses = 2215281
L2_total_cache_miss_rate = 0.8119
L2_total_cache_pending_hits = 3094
L2_total_cache_reservation_fails = 14426
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 509977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3094
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1614124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 594298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3094
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2721493
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 14426
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=2728352
icnt_total_pkts_simt_to_mem=2728352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2728352
Req_Network_cycles = 690320
Req_Network_injected_packets_per_cycle =       3.9523 
Req_Network_conflicts_per_cycle =       6.7954
Req_Network_conflicts_per_cycle_util =       7.7204
Req_Bank_Level_Parallism =       4.4903
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      11.9273
Req_Network_out_buffer_full_per_cycle =       0.2565
Req_Network_out_buffer_avg_util =      53.7945

Reply_Network_injected_packets_num = 2728352
Reply_Network_cycles = 690320
Reply_Network_injected_packets_per_cycle =        3.9523
Reply_Network_conflicts_per_cycle =        0.8777
Reply_Network_conflicts_per_cycle_util =       1.0026
Reply_Bank_Level_Parallism =       4.5145
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.6991
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1317
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 21 sec (5241 sec)
gpgpu_simulation_rate = 2287 (inst/sec)
gpgpu_simulation_rate = 131 (cycle/sec)
gpgpu_silicon_slowdown = 10419847x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 5237974.7410 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.170198]
Verifying...
	runtime [serial] = 7.714000 ms.
Total element = 54870, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 9173 || total err Element = 9173
	[max error  0.999802, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
