| units: 5 tech: c035u format: SU
p SDI Vdd! leftbuf_1/nSDO 7 48 24415 989
n SDI GND! leftbuf_1/nSDO 7 30 24415 889
p ALUDecoder_new_0/nand4_5/Y Vdd! ShOut 7 48 22924 1106
p ALUDecoder_new_0/nand3_11/B ShOut Vdd! 7 48 22951 1106
p ALUDecoder_new_0/nand4_4/Y Vdd! ShOut 7 48 22978 1106
n ALUDecoder_new_0/nand4_5/Y GND! ALUDecoder_new_0/nand3_11/active_35_333# 7 30 22924 890
n ALUDecoder_new_0/nand3_11/B ALUDecoder_new_0/nand3_11/active_35_333# ALUDecoder_new_0/nand3_11/active_62_333# 7 30 22951 890
n ALUDecoder_new_0/nand4_4/Y ALUDecoder_new_0/nand3_11/active_62_333# ShOut 7 30 22978 890
p AOp0 Vdd! ALUDecoder_new_0/nand4_5/Y 7 48 22780 1104
p AOp1 ALUDecoder_new_0/nand4_5/Y Vdd! 7 48 22807 1104
p AOp2 Vdd! ALUDecoder_new_0/nand4_5/Y 7 48 22834 1104
p AOp4 ALUDecoder_new_0/nand4_5/Y Vdd! 7 48 22861 1104
n AOp0 GND! ALUDecoder_new_0/nand4_5/active_35_292# 7 30 22780 849
n AOp1 ALUDecoder_new_0/nand4_5/active_35_292# ALUDecoder_new_0/nand4_5/active_62_292# 7 30 22807 849
n AOp2 ALUDecoder_new_0/nand4_5/active_62_292# ALUDecoder_new_0/nand4_5/active_89_292# 7 30 22834 849
n AOp4 ALUDecoder_new_0/nand4_5/active_89_292# ALUDecoder_new_0/nand4_5/Y 7 30 22861 849
p AOp0 Vdd! ALUDecoder_new_0/nand3_11/B 7 48 22660 1106
p AOp2 ALUDecoder_new_0/nand3_11/B Vdd! 7 48 22687 1106
p ALUDecoder_new_0/nD Vdd! ALUDecoder_new_0/nand3_11/B 7 48 22714 1106
n AOp0 GND! ALUDecoder_new_0/nand3_10/active_35_333# 7 30 22660 890
n AOp2 ALUDecoder_new_0/nand3_10/active_35_333# ALUDecoder_new_0/nand3_10/active_62_333# 7 30 22687 890
n ALUDecoder_new_0/nD ALUDecoder_new_0/nand3_10/active_62_333# ALUDecoder_new_0/nand3_11/B 7 30 22714 890
p AOp0 Vdd! ALUDecoder_new_0/nand4_4/Y 7 48 22516 1104
p AOp1 ALUDecoder_new_0/nand4_4/Y Vdd! 7 48 22543 1104
p ALUDecoder_new_0/nD Vdd! ALUDecoder_new_0/nand4_4/Y 7 48 22570 1104
p ALUDecoder_new_0/nC ALUDecoder_new_0/nand4_4/Y Vdd! 7 48 22597 1104
n AOp0 GND! ALUDecoder_new_0/nand4_4/active_35_292# 7 30 22516 849
n AOp1 ALUDecoder_new_0/nand4_4/active_35_292# ALUDecoder_new_0/nand4_4/active_62_292# 7 30 22543 849
n ALUDecoder_new_0/nD ALUDecoder_new_0/nand4_4/active_62_292# ALUDecoder_new_0/nand4_4/active_89_292# 7 30 22570 849
n ALUDecoder_new_0/nC ALUDecoder_new_0/nand4_4/active_89_292# ALUDecoder_new_0/nand4_4/Y 7 30 22597 849
p ALUDecoder_new_0/and2_2/A Vdd! ALUDecoder_new_0/and2_2/active_10_331# 7 48 22396 1108
p Ir[0] ALUDecoder_new_0/and2_2/active_10_331# Vdd! 7 48 22423 1108
p ALUDecoder_new_0/and2_2/active_10_331# Vdd! Sh1 7 48 22450 1108
n ALUDecoder_new_0/and2_2/A ALUDecoder_new_0/and2_2/active_10_331# ALUDecoder_new_0/and2_2/active_35_331# 7 30 22396 888
n Ir[0] ALUDecoder_new_0/and2_2/active_35_331# GND! 7 30 22423 888
n ALUDecoder_new_0/and2_2/active_10_331# GND! Sh1 7 30 22450 888
p ALUDecoder_new_0/and2_2/A Vdd! ALUDecoder_new_0/and2_1/active_10_331# 7 48 22276 1108
p Ir[1] ALUDecoder_new_0/and2_1/active_10_331# Vdd! 7 48 22303 1108
p ALUDecoder_new_0/and2_1/active_10_331# Vdd! Sh2 7 48 22330 1108
n ALUDecoder_new_0/and2_2/A ALUDecoder_new_0/and2_1/active_10_331# ALUDecoder_new_0/and2_1/active_35_331# 7 30 22276 888
n Ir[1] ALUDecoder_new_0/and2_1/active_35_331# GND! 7 30 22303 888
n ALUDecoder_new_0/and2_1/active_10_331# GND! Sh2 7 30 22330 888
p ALUDecoder_new_0/and2_2/A Vdd! ALUDecoder_new_0/and2_0/active_10_331# 7 48 22156 1108
p Ir[2] ALUDecoder_new_0/and2_0/active_10_331# Vdd! 7 48 22183 1108
p ALUDecoder_new_0/and2_0/active_10_331# Vdd! Sh4 7 48 22210 1108
n ALUDecoder_new_0/and2_2/A ALUDecoder_new_0/and2_0/active_10_331# ALUDecoder_new_0/and2_0/active_35_331# 7 30 22156 888
n Ir[2] ALUDecoder_new_0/and2_0/active_35_331# GND! 7 30 22183 888
n ALUDecoder_new_0/and2_0/active_10_331# GND! Sh4 7 30 22210 888
p ALUDecoder_new_0/nand2_6/A Vdd! Sh8 7 48 22060 1104
p ALUDecoder_new_0/nand3_9/Y Sh8 Vdd! 7 48 22087 1104
n ALUDecoder_new_0/nand2_6/A GND! ALUDecoder_new_0/nand2_6/active_35_309# 7 30 22060 866
n ALUDecoder_new_0/nand3_9/Y ALUDecoder_new_0/nand2_6/active_35_309# Sh8 7 30 22087 866
p ALUDecoder_new_0/and2_2/A Vdd! ALUDecoder_new_0/nand2_6/A 7 48 21964 1104
p Ir[3] ALUDecoder_new_0/nand2_6/A Vdd! 7 48 21991 1104
n ALUDecoder_new_0/and2_2/A GND! ALUDecoder_new_0/nand2_5/active_35_309# 7 30 21964 866
n Ir[3] ALUDecoder_new_0/nand2_5/active_35_309# ALUDecoder_new_0/nand2_6/A 7 30 21991 866
p ALUDecoder_new_0/nor3_1/Y Vdd! ALUDecoder_new_0/nand3_9/Y 7 48 21844 1106
p ALUDecoder_new_0/nD ALUDecoder_new_0/nand3_9/Y Vdd! 7 48 21871 1106
p ALUDecoder_new_0/nE Vdd! ALUDecoder_new_0/nand3_9/Y 7 48 21898 1106
n ALUDecoder_new_0/nor3_1/Y GND! ALUDecoder_new_0/nand3_9/active_35_333# 7 30 21844 890
n ALUDecoder_new_0/nD ALUDecoder_new_0/nand3_9/active_35_333# ALUDecoder_new_0/nand3_9/active_62_333# 7 30 21871 890
n ALUDecoder_new_0/nE ALUDecoder_new_0/nand3_9/active_62_333# ALUDecoder_new_0/nand3_9/Y 7 30 21898 890
p ALUDecoder_new_0/nA Vdd! ALUDecoder_new_0/nor3_1/active_46_442# 7 48 21711 999
p ALUDecoder_new_0/nC ALUDecoder_new_0/nor3_1/active_46_442# ALUDecoder_new_0/nor3_1/active_73_442# 7 48 21738 999
p AOp1 ALUDecoder_new_0/nor3_1/active_73_442# ALUDecoder_new_0/nor3_1/Y 7 48 21765 999
n ALUDecoder_new_0/nA GND! ALUDecoder_new_0/nor3_1/Y 7 30 21711 818
n ALUDecoder_new_0/nC ALUDecoder_new_0/nor3_1/Y GND! 7 30 21738 818
n AOp1 GND! ALUDecoder_new_0/nor3_1/Y 7 30 21765 818
p ALUDecoder_new_0/nand4_3/Y Vdd! ALUDecoder_new_0/and2_2/A 7 48 21604 1104
p ALUDecoder_new_0/nand4_2/Y ALUDecoder_new_0/and2_2/A Vdd! 7 48 21631 1104
n ALUDecoder_new_0/nand4_3/Y GND! ALUDecoder_new_0/nand2_4/active_35_309# 7 30 21604 866
n ALUDecoder_new_0/nand4_2/Y ALUDecoder_new_0/nand2_4/active_35_309# ALUDecoder_new_0/and2_2/A 7 30 21631 866
p AOp0 Vdd! ALUDecoder_new_0/nand4_3/Y 7 48 21460 1104
p AOp1 ALUDecoder_new_0/nand4_3/Y Vdd! 7 48 21487 1104
p AOp2 Vdd! ALUDecoder_new_0/nand4_3/Y 7 48 21514 1104
p ALUDecoder_new_0/nD ALUDecoder_new_0/nand4_3/Y Vdd! 7 48 21541 1104
n AOp0 GND! ALUDecoder_new_0/nand4_3/active_35_292# 7 30 21460 849
n AOp1 ALUDecoder_new_0/nand4_3/active_35_292# ALUDecoder_new_0/nand4_3/active_62_292# 7 30 21487 849
n AOp2 ALUDecoder_new_0/nand4_3/active_62_292# ALUDecoder_new_0/nand4_3/active_89_292# 7 30 21514 849
n ALUDecoder_new_0/nD ALUDecoder_new_0/nand4_3/active_89_292# ALUDecoder_new_0/nand4_3/Y 7 30 21541 849
p AOp0 Vdd! ALUDecoder_new_0/nand4_2/Y 7 48 21316 1104
p AOp1 ALUDecoder_new_0/nand4_2/Y Vdd! 7 48 21343 1104
p AOp2 Vdd! ALUDecoder_new_0/nand4_2/Y 7 48 21370 1104
p AOp4 ALUDecoder_new_0/nand4_2/Y Vdd! 7 48 21397 1104
n AOp0 GND! ALUDecoder_new_0/nand4_2/active_35_292# 7 30 21316 849
n AOp1 ALUDecoder_new_0/nand4_2/active_35_292# ALUDecoder_new_0/nand4_2/active_62_292# 7 30 21343 849
n AOp2 ALUDecoder_new_0/nand4_2/active_62_292# ALUDecoder_new_0/nand4_2/active_89_292# 7 30 21370 849
n AOp4 ALUDecoder_new_0/nand4_2/active_89_292# ALUDecoder_new_0/nand4_2/Y 7 30 21397 849
p ASign Vdd! ALUDecoder_new_0/and2_3/active_10_331# 7 48 21196 1108
p ALUDecoder_new_0/ShSign ALUDecoder_new_0/and2_3/active_10_331# Vdd! 7 48 21223 1108
p ALUDecoder_new_0/and2_3/active_10_331# Vdd! ShiftIn 7 48 21250 1108
n ASign ALUDecoder_new_0/and2_3/active_10_331# ALUDecoder_new_0/and2_3/active_35_331# 7 30 21196 888
n ALUDecoder_new_0/ShSign ALUDecoder_new_0/and2_3/active_35_331# GND! 7 30 21223 888
n ALUDecoder_new_0/and2_3/active_10_331# GND! ShiftIn 7 30 21250 888
p ALUDecoder_new_0/nor3_4/A Vdd! ALUDecoder_new_0/nor3_4/active_46_442# 7 48 21063 999
p ALUDecoder_new_0/nC ALUDecoder_new_0/nor3_4/active_46_442# ALUDecoder_new_0/nor3_4/active_73_442# 7 48 21090 999
p ALUDecoder_new_0/nA ALUDecoder_new_0/nor3_4/active_73_442# ShL 7 48 21117 999
n ALUDecoder_new_0/nor3_4/A GND! ShL 7 30 21063 818
n ALUDecoder_new_0/nC ShL GND! 7 30 21090 818
n ALUDecoder_new_0/nA GND! ShL 7 30 21117 818
p ALUDecoder_new_0/nor3_3/Y Vdd! ALUDecoder_new_0/nor2_1/active_50_424# 7 48 20947 981
p ALUDecoder_new_0/nor3_2/Y ALUDecoder_new_0/nor2_1/active_50_424# ALUDecoder_new_0/nor3_4/A 7 48 20974 981
n ALUDecoder_new_0/nor3_3/Y GND! ALUDecoder_new_0/nor3_4/A 7 30 20947 833
n ALUDecoder_new_0/nor3_2/Y ALUDecoder_new_0/nor3_4/A GND! 7 30 20974 833
p ALUDecoder_new_0/nB Vdd! ALUDecoder_new_0/nor3_3/active_46_442# 7 48 20799 999
p ALUDecoder_new_0/nE ALUDecoder_new_0/nor3_3/active_46_442# ALUDecoder_new_0/nor3_3/active_73_442# 7 48 20826 999
p ALUDecoder_new_0/nD ALUDecoder_new_0/nor3_3/active_73_442# ALUDecoder_new_0/nor3_3/Y 7 48 20853 999
n ALUDecoder_new_0/nB GND! ALUDecoder_new_0/nor3_3/Y 7 30 20799 818
n ALUDecoder_new_0/nE ALUDecoder_new_0/nor3_3/Y GND! 7 30 20826 818
n ALUDecoder_new_0/nD GND! ALUDecoder_new_0/nor3_3/Y 7 30 20853 818
p AOp1 Vdd! ALUDecoder_new_0/nor3_2/active_46_442# 7 48 20655 999
p AOp4 ALUDecoder_new_0/nor3_2/active_46_442# ALUDecoder_new_0/nor3_2/active_73_442# 7 48 20682 999
p AOp3 ALUDecoder_new_0/nor3_2/active_73_442# ALUDecoder_new_0/nor3_2/Y 7 48 20709 999
n AOp1 GND! ALUDecoder_new_0/nor3_2/Y 7 30 20655 818
n AOp4 ALUDecoder_new_0/nor3_2/Y GND! 7 30 20682 818
n AOp3 GND! ALUDecoder_new_0/nor3_2/Y 7 30 20709 818
p ALUDecoder_new_0/AnBC Vdd! ALUDecoder_new_0/nor3_16/active_46_442# 7 48 20511 999
p ALUDecoder_new_0/nE ALUDecoder_new_0/nor3_16/active_46_442# ALUDecoder_new_0/nor3_16/active_73_442# 7 48 20538 999
p AOp3 ALUDecoder_new_0/nor3_16/active_73_442# LLI 7 48 20565 999
n ALUDecoder_new_0/AnBC GND! LLI 7 30 20511 818
n ALUDecoder_new_0/nE LLI GND! 7 30 20538 818
n AOp3 GND! LLI 7 30 20565 818
p ALUDecoder_new_0/ABC Vdd! ALUDecoder_new_0/nor3_15/active_46_442# 7 48 20367 999
p AOp4 ALUDecoder_new_0/nor3_15/active_46_442# ALUDecoder_new_0/nor3_15/active_73_442# 7 48 20394 999
p AOp3 ALUDecoder_new_0/nor3_15/active_73_442# ALUDecoder_new_0/ShSign 7 48 20421 999
n ALUDecoder_new_0/ABC GND! ALUDecoder_new_0/ShSign 7 30 20367 818
n AOp4 ALUDecoder_new_0/ShSign GND! 7 30 20394 818
n AOp3 GND! ALUDecoder_new_0/ShSign 7 30 20421 818
p ALUDecoder_new_0/ABC Vdd! ALUDecoder_new_0/nor2_0/active_50_424# 7 48 20251 981
p AOp3 ALUDecoder_new_0/nor2_0/active_50_424# ShR 7 48 20278 981
n ALUDecoder_new_0/ABC GND! ShR 7 30 20251 833
n AOp3 ShR GND! 7 30 20278 833
p AOp0 Vdd! ALUDecoder_new_0/AnBnC 7 48 20116 1106
p ALUDecoder_new_0/nB ALUDecoder_new_0/AnBnC Vdd! 7 48 20143 1106
p ALUDecoder_new_0/nC Vdd! ALUDecoder_new_0/AnBnC 7 48 20170 1106
n AOp0 GND! ALUDecoder_new_0/nand3_7/active_35_333# 7 30 20116 890
n ALUDecoder_new_0/nB ALUDecoder_new_0/nand3_7/active_35_333# ALUDecoder_new_0/nand3_7/active_62_333# 7 30 20143 890
n ALUDecoder_new_0/nC ALUDecoder_new_0/nand3_7/active_62_333# ALUDecoder_new_0/AnBnC 7 30 20170 890
p AOp0 Vdd! ALUDecoder_new_0/AnBC 7 48 19996 1106
p ALUDecoder_new_0/nB ALUDecoder_new_0/AnBC Vdd! 7 48 20023 1106
p AOp2 Vdd! ALUDecoder_new_0/AnBC 7 48 20050 1106
n AOp0 GND! ALUDecoder_new_0/nand3_6/active_35_333# 7 30 19996 890
n ALUDecoder_new_0/nB ALUDecoder_new_0/nand3_6/active_35_333# ALUDecoder_new_0/nand3_6/active_62_333# 7 30 20023 890
n AOp2 ALUDecoder_new_0/nand3_6/active_62_333# ALUDecoder_new_0/AnBC 7 30 20050 890
p AOp0 Vdd! ALUDecoder_new_0/ABC 7 48 19876 1106
p AOp1 ALUDecoder_new_0/ABC Vdd! 7 48 19903 1106
p AOp2 Vdd! ALUDecoder_new_0/ABC 7 48 19930 1106
n AOp0 GND! ALUDecoder_new_0/nand3_5/active_35_333# 7 30 19876 890
n AOp1 ALUDecoder_new_0/nand3_5/active_35_333# ALUDecoder_new_0/nand3_5/active_62_333# 7 30 19903 890
n AOp2 ALUDecoder_new_0/nand3_5/active_62_333# ALUDecoder_new_0/ABC 7 30 19930 890
p AOp0 Vdd! ALUDecoder_new_0/ABnC 7 48 19756 1106
p AOp1 ALUDecoder_new_0/ABnC Vdd! 7 48 19783 1106
p ALUDecoder_new_0/nC Vdd! ALUDecoder_new_0/ABnC 7 48 19810 1106
n AOp0 GND! ALUDecoder_new_0/nand3_4/active_35_333# 7 30 19756 890
n AOp1 ALUDecoder_new_0/nand3_4/active_35_333# ALUDecoder_new_0/nand3_4/active_62_333# 7 30 19783 890
n ALUDecoder_new_0/nC ALUDecoder_new_0/nand3_4/active_62_333# ALUDecoder_new_0/ABnC 7 30 19810 890
p ALUDecoder_new_0/AnBC Vdd! ALUDecoder_new_0/nor3_13/active_46_442# 7 48 19623 999
p AOp4 ALUDecoder_new_0/nor3_13/active_46_442# ALUDecoder_new_0/nor3_13/active_73_442# 7 48 19650 999
p AOp3 ALUDecoder_new_0/nor3_13/active_73_442# ShB 7 48 19677 999
n ALUDecoder_new_0/AnBC GND! ShB 7 30 19623 818
n AOp4 ShB GND! 7 30 19650 818
n AOp3 GND! ShB 7 30 19677 818
p ALUDecoder_new_0/AnBC Vdd! ALUDecoder_new_0/nor3_12/active_46_442# 7 48 19479 999
p ALUDecoder_new_0/nE ALUDecoder_new_0/nor3_12/active_46_442# ALUDecoder_new_0/nor3_12/active_73_442# 7 48 19506 999
p ALUDecoder_new_0/nD ALUDecoder_new_0/nor3_12/active_73_442# NOR 7 48 19533 999
n ALUDecoder_new_0/AnBC GND! NOR 7 30 19479 818
n ALUDecoder_new_0/nE NOR GND! 7 30 19506 818
n ALUDecoder_new_0/nD GND! NOR 7 30 19533 818
p ALUDecoder_new_0/AnBC Vdd! ALUDecoder_new_0/nor3_11/active_46_442# 7 48 19335 999
p AOp4 ALUDecoder_new_0/nor3_11/active_46_442# ALUDecoder_new_0/nor3_11/active_73_442# 7 48 19362 999
p ALUDecoder_new_0/nD ALUDecoder_new_0/nor3_11/active_73_442# NAND 7 48 19389 999
n ALUDecoder_new_0/AnBC GND! NAND 7 30 19335 818
n AOp4 NAND GND! 7 30 19362 818
n ALUDecoder_new_0/nD GND! NAND 7 30 19389 818
p ALUDecoder_new_0/AnBnC Vdd! ALUDecoder_new_0/nor3_10/active_46_442# 7 48 19191 999
p AOp4 ALUDecoder_new_0/nor3_10/active_46_442# ALUDecoder_new_0/nor3_10/active_73_442# 7 48 19218 999
p ALUDecoder_new_0/nD ALUDecoder_new_0/nor3_10/active_73_442# NOT 7 48 19245 999
n ALUDecoder_new_0/AnBnC GND! NOT 7 30 19191 818
n AOp4 NOT GND! 7 30 19218 818
n ALUDecoder_new_0/nD GND! NOT 7 30 19245 818
p ALUDecoder_new_0/AnBnC Vdd! ALUDecoder_new_0/nor3_9/active_46_442# 7 48 19047 999
p ALUDecoder_new_0/nE ALUDecoder_new_0/nor3_9/active_46_442# ALUDecoder_new_0/nor3_9/active_73_442# 7 48 19074 999
p ALUDecoder_new_0/nD ALUDecoder_new_0/nor3_9/active_73_442# XOR 7 48 19101 999
n ALUDecoder_new_0/AnBnC GND! XOR 7 30 19047 818
n ALUDecoder_new_0/nE XOR GND! 7 30 19074 818
n ALUDecoder_new_0/nD GND! XOR 7 30 19101 818
p ALUDecoder_new_0/AnBnC Vdd! ALUDecoder_new_0/nor3_8/active_46_442# 7 48 18903 999
p ALUDecoder_new_0/nE ALUDecoder_new_0/nor3_8/active_46_442# ALUDecoder_new_0/nor3_8/active_73_442# 7 48 18930 999
p AOp3 ALUDecoder_new_0/nor3_8/active_73_442# OR 7 48 18957 999
n ALUDecoder_new_0/AnBnC GND! OR 7 30 18903 818
n ALUDecoder_new_0/nE OR GND! 7 30 18930 818
n AOp3 GND! OR 7 30 18957 818
p ALUDecoder_new_0/AnBnC Vdd! ALUDecoder_new_0/nor3_7/active_46_442# 7 48 18759 999
p AOp4 ALUDecoder_new_0/nor3_7/active_46_442# ALUDecoder_new_0/nor3_7/active_73_442# 7 48 18786 999
p AOp3 ALUDecoder_new_0/nor3_7/active_73_442# AND 7 48 18813 999
n ALUDecoder_new_0/AnBnC GND! AND 7 30 18759 818
n AOp4 AND GND! 7 30 18786 818
n AOp3 GND! AND 7 30 18813 818
p ALUDecoder_new_0/ABnC Vdd! ALUDecoder_new_0/nor3_6/active_46_442# 7 48 18615 999
p AOp4 ALUDecoder_new_0/nor3_6/active_46_442# ALUDecoder_new_0/nor3_6/active_73_442# 7 48 18642 999
p ALUDecoder_new_0/nD ALUDecoder_new_0/nor3_6/active_73_442# ZeroA 7 48 18669 999
n ALUDecoder_new_0/ABnC GND! ZeroA 7 30 18615 818
n AOp4 ZeroA GND! 7 30 18642 818
n ALUDecoder_new_0/nD GND! ZeroA 7 30 18669 818
p AOp0 Vdd! ALUDecoder_new_0/nor3_0/active_46_442# 7 48 18471 999
p ALUDecoder_new_0/nC ALUDecoder_new_0/nor3_0/active_46_442# ALUDecoder_new_0/nor3_0/active_73_442# 7 48 18498 999
p AOp3 ALUDecoder_new_0/nor3_0/active_73_442# ALUDecoder_new_0/UseC 7 48 18525 999
n AOp0 GND! ALUDecoder_new_0/UseC 7 30 18471 818
n ALUDecoder_new_0/nC ALUDecoder_new_0/UseC GND! 7 30 18498 818
n AOp3 GND! ALUDecoder_new_0/UseC 7 30 18525 818
p ALUDecoder_new_0/nand2_18/A Vdd! SUB 7 48 18364 1104
p ALUDecoder_new_0/nand3_2/Y SUB Vdd! 7 48 18391 1104
n ALUDecoder_new_0/nand2_18/A GND! ALUDecoder_new_0/nand2_18/active_35_309# 7 30 18364 866
n ALUDecoder_new_0/nand3_2/Y ALUDecoder_new_0/nand2_18/active_35_309# SUB 7 30 18391 866
p ALUDecoder_new_0/nA Vdd! ALUDecoder_new_0/nand3_2/Y 7 48 18244 1106
p AOp1 ALUDecoder_new_0/nand3_2/Y Vdd! 7 48 18271 1106
p ALUDecoder_new_0/nand3_2/C Vdd! ALUDecoder_new_0/nand3_2/Y 7 48 18298 1106
n ALUDecoder_new_0/nA GND! ALUDecoder_new_0/nand3_2/active_35_333# 7 30 18244 890
n AOp1 ALUDecoder_new_0/nand3_2/active_35_333# ALUDecoder_new_0/nand3_2/active_62_333# 7 30 18271 890
n ALUDecoder_new_0/nand3_2/C ALUDecoder_new_0/nand3_2/active_62_333# ALUDecoder_new_0/nand3_2/Y 7 30 18298 890
p ALUDecoder_new_0/nand2_1/Y Vdd! ALUDecoder_new_0/nand2_18/A 7 48 18148 1104
p AOp3 ALUDecoder_new_0/nand2_18/A Vdd! 7 48 18175 1104
n ALUDecoder_new_0/nand2_1/Y GND! ALUDecoder_new_0/nand2_17/active_35_309# 7 30 18148 866
n AOp3 ALUDecoder_new_0/nand2_17/active_35_309# ALUDecoder_new_0/nand2_18/A 7 30 18175 866
p ALUDecoder_new_0/nC Vdd! ALUDecoder_new_0/nand3_2/C 7 48 18052 1104
p ALUDecoder_new_0/nand2_0/Y ALUDecoder_new_0/nand3_2/C Vdd! 7 48 18079 1104
n ALUDecoder_new_0/nC GND! ALUDecoder_new_0/nand2_16/active_35_309# 7 30 18052 866
n ALUDecoder_new_0/nand2_0/Y ALUDecoder_new_0/nand2_16/active_35_309# ALUDecoder_new_0/nand3_2/C 7 30 18079 866
p ALUDecoder_new_0/nand3_0/Y Vdd! ALUDecoder_new_0/nand2_1/Y 7 48 17956 1104
p ALUDecoder_new_0/nand3_1/Y ALUDecoder_new_0/nand2_1/Y Vdd! 7 48 17983 1104
n ALUDecoder_new_0/nand3_0/Y GND! ALUDecoder_new_0/nand2_1/active_35_309# 7 30 17956 866
n ALUDecoder_new_0/nand3_1/Y ALUDecoder_new_0/nand2_1/active_35_309# ALUDecoder_new_0/nand2_1/Y 7 30 17983 866
p ALUDecoder_new_0/nC Vdd! ALUDecoder_new_0/nand2_0/Y 7 48 17860 1104
p AOp4 ALUDecoder_new_0/nand2_0/Y Vdd! 7 48 17887 1104
n ALUDecoder_new_0/nC GND! ALUDecoder_new_0/nand2_0/active_35_309# 7 30 17860 866
n AOp4 ALUDecoder_new_0/nand2_0/active_35_309# ALUDecoder_new_0/nand2_0/Y 7 30 17887 866
p ALUDecoder_new_0/nA Vdd! ALUDecoder_new_0/nand3_1/Y 7 48 17740 1106
p AOp2 ALUDecoder_new_0/nand3_1/Y Vdd! 7 48 17767 1106
p AOp4 Vdd! ALUDecoder_new_0/nand3_1/Y 7 48 17794 1106
n ALUDecoder_new_0/nA GND! ALUDecoder_new_0/nand3_1/active_35_333# 7 30 17740 890
n AOp2 ALUDecoder_new_0/nand3_1/active_35_333# ALUDecoder_new_0/nand3_1/active_62_333# 7 30 17767 890
n AOp4 ALUDecoder_new_0/nand3_1/active_62_333# ALUDecoder_new_0/nand3_1/Y 7 30 17794 890
p AOp1 Vdd! ALUDecoder_new_0/nand3_0/Y 7 48 17620 1106
p ALUDecoder_new_0/nC ALUDecoder_new_0/nand3_0/Y Vdd! 7 48 17647 1106
p ALUDecoder_new_0/nE Vdd! ALUDecoder_new_0/nand3_0/Y 7 48 17674 1106
n AOp1 GND! ALUDecoder_new_0/nand3_0/active_35_333# 7 30 17620 890
n ALUDecoder_new_0/nC ALUDecoder_new_0/nand3_0/active_35_333# ALUDecoder_new_0/nand3_0/active_62_333# 7 30 17647 890
n ALUDecoder_new_0/nE ALUDecoder_new_0/nand3_0/active_62_333# ALUDecoder_new_0/nand3_0/Y 7 30 17674 890
p ALUDecoder_new_0/nand3_3/Y Vdd! FAOut 7 48 17524 1104
p AOp0 FAOut Vdd! 7 48 17551 1104
n ALUDecoder_new_0/nand3_3/Y GND! ALUDecoder_new_0/nand2_2/active_35_309# 7 30 17524 866
n AOp0 ALUDecoder_new_0/nand2_2/active_35_309# FAOut 7 30 17551 866
p AOp1 Vdd! ALUDecoder_new_0/nand3_3/Y 7 48 17404 1106
p AOp3 ALUDecoder_new_0/nand3_3/Y Vdd! 7 48 17431 1106
p ALUDecoder_new_0/nE Vdd! ALUDecoder_new_0/nand3_3/Y 7 48 17458 1106
n AOp1 GND! ALUDecoder_new_0/nand3_3/active_35_333# 7 30 17404 890
n AOp3 ALUDecoder_new_0/nand3_3/active_35_333# ALUDecoder_new_0/nand3_3/active_62_333# 7 30 17431 890
n ALUDecoder_new_0/nE ALUDecoder_new_0/nand3_3/active_62_333# ALUDecoder_new_0/nand3_3/Y 7 30 17458 890
p nZ Vdd! Flags[0] 7 48 17311 978
n nZ GND! Flags[0] 7 30 17311 867
p SUB Vdd! ALUDecoder_new_0/xor2_5/active_42_582# 7 48 17051 1139
p COut ALUDecoder_new_0/xor2_5/active_42_582# Vdd! 7 48 17078 1139
p ALUDecoder_new_0/xor2_5/active_42_582# Vdd! ALUDecoder_new_0/xor2_5/active_100_263# 7 48 17109 1139
p SUB Vdd! ALUDecoder_new_0/xor2_5/active_42_457# 7 48 17051 1014
p COut ALUDecoder_new_0/xor2_5/active_42_457# ALUDecoder_new_0/xor2_5/active_42_263# 7 48 17078 1014
p ALUDecoder_new_0/xor2_5/active_42_263# Flags[1] ALUDecoder_new_0/xor2_5/active_134_457# 7 48 17143 1014
p ALUDecoder_new_0/xor2_5/active_100_263# ALUDecoder_new_0/xor2_5/active_134_457# Vdd! 7 48 17173 1014
n SUB GND! ALUDecoder_new_0/xor2_5/active_42_336# 7 30 17051 893
n COut ALUDecoder_new_0/xor2_5/active_42_336# ALUDecoder_new_0/xor2_5/active_42_582# 7 30 17078 893
n ALUDecoder_new_0/xor2_5/active_42_263# GND! Flags[1] 7 30 17143 862
n ALUDecoder_new_0/xor2_5/active_100_263# Flags[1] GND! 7 30 17173 862
n SUB GND! ALUDecoder_new_0/xor2_5/active_42_263# 7 30 17051 820
n COut ALUDecoder_new_0/xor2_5/active_42_263# GND! 7 30 17078 820
n ALUDecoder_new_0/xor2_5/active_42_582# GND! ALUDecoder_new_0/xor2_5/active_100_263# 7 30 17109 820
p LastCIn Vdd! ALUDecoder_new_0/xor2_4/active_42_582# 7 48 16859 1139
p Flags[1] ALUDecoder_new_0/xor2_4/active_42_582# Vdd! 7 48 16886 1139
p ALUDecoder_new_0/xor2_4/active_42_582# Vdd! ALUDecoder_new_0/xor2_4/active_100_263# 7 48 16917 1139
p LastCIn Vdd! ALUDecoder_new_0/xor2_4/active_42_457# 7 48 16859 1014
p Flags[1] ALUDecoder_new_0/xor2_4/active_42_457# ALUDecoder_new_0/xor2_4/active_42_263# 7 48 16886 1014
p ALUDecoder_new_0/xor2_4/active_42_263# Flags[2] ALUDecoder_new_0/xor2_4/active_134_457# 7 48 16951 1014
p ALUDecoder_new_0/xor2_4/active_100_263# ALUDecoder_new_0/xor2_4/active_134_457# Vdd! 7 48 16981 1014
n LastCIn GND! ALUDecoder_new_0/xor2_4/active_42_336# 7 30 16859 893
n Flags[1] ALUDecoder_new_0/xor2_4/active_42_336# ALUDecoder_new_0/xor2_4/active_42_582# 7 30 16886 893
n ALUDecoder_new_0/xor2_4/active_42_263# GND! Flags[2] 7 30 16951 862
n ALUDecoder_new_0/xor2_4/active_100_263# Flags[2] GND! 7 30 16981 862
n LastCIn GND! ALUDecoder_new_0/xor2_4/active_42_263# 7 30 16859 820
n Flags[1] ALUDecoder_new_0/xor2_4/active_42_263# GND! 7 30 16886 820
n ALUDecoder_new_0/xor2_4/active_42_582# GND! ALUDecoder_new_0/xor2_4/active_100_263# 7 30 16917 820
p ALUDecoder_new_0/xor2_3/A Vdd! ALUDecoder_new_0/xor2_3/active_42_582# 7 48 16667 1139
p SUB ALUDecoder_new_0/xor2_3/active_42_582# Vdd! 7 48 16694 1139
p ALUDecoder_new_0/xor2_3/active_42_582# Vdd! ALUDecoder_new_0/xor2_3/active_100_263# 7 48 16725 1139
p ALUDecoder_new_0/xor2_3/A Vdd! ALUDecoder_new_0/xor2_3/active_42_457# 7 48 16667 1014
p SUB ALUDecoder_new_0/xor2_3/active_42_457# ALUDecoder_new_0/xor2_3/active_42_263# 7 48 16694 1014
p ALUDecoder_new_0/xor2_3/active_42_263# CIn_slice ALUDecoder_new_0/xor2_3/active_134_457# 7 48 16759 1014
p ALUDecoder_new_0/xor2_3/active_100_263# ALUDecoder_new_0/xor2_3/active_134_457# Vdd! 7 48 16789 1014
n ALUDecoder_new_0/xor2_3/A GND! ALUDecoder_new_0/xor2_3/active_42_336# 7 30 16667 893
n SUB ALUDecoder_new_0/xor2_3/active_42_336# ALUDecoder_new_0/xor2_3/active_42_582# 7 30 16694 893
n ALUDecoder_new_0/xor2_3/active_42_263# GND! CIn_slice 7 30 16759 862
n ALUDecoder_new_0/xor2_3/active_100_263# CIn_slice GND! 7 30 16789 862
n ALUDecoder_new_0/xor2_3/A GND! ALUDecoder_new_0/xor2_3/active_42_263# 7 30 16667 820
n SUB ALUDecoder_new_0/xor2_3/active_42_263# GND! 7 30 16694 820
n ALUDecoder_new_0/xor2_3/active_42_582# GND! ALUDecoder_new_0/xor2_3/active_100_263# 7 30 16725 820
p ACin Vdd! ALUDecoder_new_0/and2_4/active_10_331# 7 48 16540 1108
p ALUDecoder_new_0/UseC ALUDecoder_new_0/and2_4/active_10_331# Vdd! 7 48 16567 1108
p ALUDecoder_new_0/and2_4/active_10_331# Vdd! ALUDecoder_new_0/xor2_3/A 7 48 16594 1108
n ACin ALUDecoder_new_0/and2_4/active_10_331# ALUDecoder_new_0/and2_4/active_35_331# 7 30 16540 888
n ALUDecoder_new_0/UseC ALUDecoder_new_0/and2_4/active_35_331# GND! 7 30 16567 888
n ALUDecoder_new_0/and2_4/active_10_331# GND! ALUDecoder_new_0/xor2_3/A 7 30 16594 888
p AOp4 Vdd! ALUDecoder_new_0/nE 7 48 16447 978
n AOp4 GND! ALUDecoder_new_0/nE 7 30 16447 867
p AOp3 Vdd! ALUDecoder_new_0/nD 7 48 16327 978
n AOp3 GND! ALUDecoder_new_0/nD 7 30 16327 867
p AOp2 Vdd! ALUDecoder_new_0/nC 7 48 16207 978
n AOp2 GND! ALUDecoder_new_0/nC 7 30 16207 867
p AOp1 Vdd! ALUDecoder_new_0/nB 7 48 16087 978
n AOp1 GND! ALUDecoder_new_0/nB 7 30 16087 867
p AOp0 Vdd! ALUDecoder_new_0/nA 7 48 15967 978
n AOp0 GND! ALUDecoder_new_0/nA 7 30 15967 867
p AluOR[1] Vdd! regBlock_decoder_0/mux2_1/active_41_643# 7 48 15131 1200
p regBlock_decoder_0/mux2_1/active_41_252# regBlock_decoder_0/mux2_1/active_41_643# regBlock_decoder_0/mux2_1/active_41_317# 7 48 15161 1200
p Cin regBlock_decoder_0/mux2_1/active_41_317# regBlock_decoder_0/mux2_1/active_41_643# 7 48 15188 1200
p Vdd! regBlock_decoder_0/mux2_1/active_41_643# Vdd! 7 48 15215 1200
p regBlock_decoder_0/mux2_1/active_41_317# Vdd! ACin 7 48 15246 1200
p AluOR[1] Vdd! regBlock_decoder_0/mux2_1/active_41_252# 7 48 15131 1121
n AluOR[1] regBlock_decoder_0/mux2_1/active_16_317# regBlock_decoder_0/mux2_1/active_41_317# 7 30 15131 874
n regBlock_decoder_0/mux2_1/active_41_252# regBlock_decoder_0/mux2_1/active_41_317# regBlock_decoder_0/mux2_1/active_71_317# 7 30 15161 874
n Cin regBlock_decoder_0/mux2_1/active_71_317# GND! 7 30 15188 874
n Vdd! GND! regBlock_decoder_0/mux2_1/active_16_317# 7 30 15215 874
n AluOR[1] GND! regBlock_decoder_0/mux2_1/active_41_252# 7 30 15131 809
n regBlock_decoder_0/mux2_1/active_41_317# GND! ACin 7 30 15246 809
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[0]/active_41_643# 7 48 14171 1200
p regBlock_decoder_0/mux2_0[0]/active_41_252# regBlock_decoder_0/mux2_0[0]/active_41_643# regBlock_decoder_0/mux2_0[0]/active_41_317# 7 48 14201 1200
p Ir[15] regBlock_decoder_0/mux2_0[0]/active_41_317# regBlock_decoder_0/mux2_0[0]/active_41_643# 7 48 14228 1200
p GND! regBlock_decoder_0/mux2_0[0]/active_41_643# Vdd! 7 48 14255 1200
p regBlock_decoder_0/mux2_0[0]/active_41_317# Vdd! AOp0 7 48 14286 1200
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[0]/active_41_252# 7 48 14171 1121
n AluOR[1] regBlock_decoder_0/mux2_0[0]/active_16_317# regBlock_decoder_0/mux2_0[0]/active_41_317# 7 30 14171 874
n regBlock_decoder_0/mux2_0[0]/active_41_252# regBlock_decoder_0/mux2_0[0]/active_41_317# regBlock_decoder_0/mux2_0[0]/active_71_317# 7 30 14201 874
n Ir[15] regBlock_decoder_0/mux2_0[0]/active_71_317# GND! 7 30 14228 874
n GND! GND! regBlock_decoder_0/mux2_0[0]/active_16_317# 7 30 14255 874
n AluOR[1] GND! regBlock_decoder_0/mux2_0[0]/active_41_252# 7 30 14171 809
n regBlock_decoder_0/mux2_0[0]/active_41_317# GND! AOp0 7 30 14286 809
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[1]/active_41_643# 7 48 14363 1200
p regBlock_decoder_0/mux2_0[1]/active_41_252# regBlock_decoder_0/mux2_0[1]/active_41_643# regBlock_decoder_0/mux2_0[1]/active_41_317# 7 48 14393 1200
p Ir[14] regBlock_decoder_0/mux2_0[1]/active_41_317# regBlock_decoder_0/mux2_0[1]/active_41_643# 7 48 14420 1200
p AluOR[0] regBlock_decoder_0/mux2_0[1]/active_41_643# Vdd! 7 48 14447 1200
p regBlock_decoder_0/mux2_0[1]/active_41_317# Vdd! AOp1 7 48 14478 1200
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[1]/active_41_252# 7 48 14363 1121
n AluOR[1] regBlock_decoder_0/mux2_0[1]/active_16_317# regBlock_decoder_0/mux2_0[1]/active_41_317# 7 30 14363 874
n regBlock_decoder_0/mux2_0[1]/active_41_252# regBlock_decoder_0/mux2_0[1]/active_41_317# regBlock_decoder_0/mux2_0[1]/active_71_317# 7 30 14393 874
n Ir[14] regBlock_decoder_0/mux2_0[1]/active_71_317# GND! 7 30 14420 874
n AluOR[0] GND! regBlock_decoder_0/mux2_0[1]/active_16_317# 7 30 14447 874
n AluOR[1] GND! regBlock_decoder_0/mux2_0[1]/active_41_252# 7 30 14363 809
n regBlock_decoder_0/mux2_0[1]/active_41_317# GND! AOp1 7 30 14478 809
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[2]/active_41_643# 7 48 14555 1200
p regBlock_decoder_0/mux2_0[2]/active_41_252# regBlock_decoder_0/mux2_0[2]/active_41_643# regBlock_decoder_0/mux2_0[2]/active_41_317# 7 48 14585 1200
p Ir[13] regBlock_decoder_0/mux2_0[2]/active_41_317# regBlock_decoder_0/mux2_0[2]/active_41_643# 7 48 14612 1200
p Vdd! regBlock_decoder_0/mux2_0[2]/active_41_643# Vdd! 7 48 14639 1200
p regBlock_decoder_0/mux2_0[2]/active_41_317# Vdd! AOp2 7 48 14670 1200
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[2]/active_41_252# 7 48 14555 1121
n AluOR[1] regBlock_decoder_0/mux2_0[2]/active_16_317# regBlock_decoder_0/mux2_0[2]/active_41_317# 7 30 14555 874
n regBlock_decoder_0/mux2_0[2]/active_41_252# regBlock_decoder_0/mux2_0[2]/active_41_317# regBlock_decoder_0/mux2_0[2]/active_71_317# 7 30 14585 874
n Ir[13] regBlock_decoder_0/mux2_0[2]/active_71_317# GND! 7 30 14612 874
n Vdd! GND! regBlock_decoder_0/mux2_0[2]/active_16_317# 7 30 14639 874
n AluOR[1] GND! regBlock_decoder_0/mux2_0[2]/active_41_252# 7 30 14555 809
n regBlock_decoder_0/mux2_0[2]/active_41_317# GND! AOp2 7 30 14670 809
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[3]/active_41_643# 7 48 14747 1200
p regBlock_decoder_0/mux2_0[3]/active_41_252# regBlock_decoder_0/mux2_0[3]/active_41_643# regBlock_decoder_0/mux2_0[3]/active_41_317# 7 48 14777 1200
p Ir[12] regBlock_decoder_0/mux2_0[3]/active_41_317# regBlock_decoder_0/mux2_0[3]/active_41_643# 7 48 14804 1200
p GND! regBlock_decoder_0/mux2_0[3]/active_41_643# Vdd! 7 48 14831 1200
p regBlock_decoder_0/mux2_0[3]/active_41_317# Vdd! AOp3 7 48 14862 1200
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[3]/active_41_252# 7 48 14747 1121
n AluOR[1] regBlock_decoder_0/mux2_0[3]/active_16_317# regBlock_decoder_0/mux2_0[3]/active_41_317# 7 30 14747 874
n regBlock_decoder_0/mux2_0[3]/active_41_252# regBlock_decoder_0/mux2_0[3]/active_41_317# regBlock_decoder_0/mux2_0[3]/active_71_317# 7 30 14777 874
n Ir[12] regBlock_decoder_0/mux2_0[3]/active_71_317# GND! 7 30 14804 874
n GND! GND! regBlock_decoder_0/mux2_0[3]/active_16_317# 7 30 14831 874
n AluOR[1] GND! regBlock_decoder_0/mux2_0[3]/active_41_252# 7 30 14747 809
n regBlock_decoder_0/mux2_0[3]/active_41_317# GND! AOp3 7 30 14862 809
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[4]/active_41_643# 7 48 14939 1200
p regBlock_decoder_0/mux2_0[4]/active_41_252# regBlock_decoder_0/mux2_0[4]/active_41_643# regBlock_decoder_0/mux2_0[4]/active_41_317# 7 48 14969 1200
p Ir[11] regBlock_decoder_0/mux2_0[4]/active_41_317# regBlock_decoder_0/mux2_0[4]/active_41_643# 7 48 14996 1200
p Vdd! regBlock_decoder_0/mux2_0[4]/active_41_643# Vdd! 7 48 15023 1200
p regBlock_decoder_0/mux2_0[4]/active_41_317# Vdd! AOp4 7 48 15054 1200
p AluOR[1] Vdd! regBlock_decoder_0/mux2_0[4]/active_41_252# 7 48 14939 1121
n AluOR[1] regBlock_decoder_0/mux2_0[4]/active_16_317# regBlock_decoder_0/mux2_0[4]/active_41_317# 7 30 14939 874
n regBlock_decoder_0/mux2_0[4]/active_41_252# regBlock_decoder_0/mux2_0[4]/active_41_317# regBlock_decoder_0/mux2_0[4]/active_71_317# 7 30 14969 874
n Ir[11] regBlock_decoder_0/mux2_0[4]/active_71_317# GND! 7 30 14996 874
n Vdd! GND! regBlock_decoder_0/mux2_0[4]/active_16_317# 7 30 15023 874
n AluOR[1] GND! regBlock_decoder_0/mux2_0[4]/active_41_252# 7 30 14939 809
n regBlock_decoder_0/mux2_0[4]/active_41_317# GND! AOp4 7 30 15054 809
p regBlock_decoder_0/and2_9/A Vdd! regBlock_decoder_0/and2_9/active_10_331# 7 48 13949 1108
p Ir[4] regBlock_decoder_0/and2_9/active_10_331# Vdd! 7 48 13976 1108
p regBlock_decoder_0/and2_9/active_10_331# Vdd! Rs2[7] 7 48 14003 1108
n regBlock_decoder_0/and2_9/A regBlock_decoder_0/and2_9/active_10_331# regBlock_decoder_0/and2_9/active_35_331# 7 30 13949 888
n Ir[4] regBlock_decoder_0/and2_9/active_35_331# GND! 7 30 13976 888
n regBlock_decoder_0/and2_9/active_10_331# GND! Rs2[7] 7 30 14003 888
p Ir[2] Vdd! regBlock_decoder_0/and2_8/active_10_331# 7 48 13829 1108
p Ir[3] regBlock_decoder_0/and2_8/active_10_331# Vdd! 7 48 13856 1108
p regBlock_decoder_0/and2_8/active_10_331# Vdd! regBlock_decoder_0/and2_9/A 7 48 13883 1108
n Ir[2] regBlock_decoder_0/and2_8/active_10_331# regBlock_decoder_0/and2_8/active_35_331# 7 30 13829 888
n Ir[3] regBlock_decoder_0/and2_8/active_35_331# GND! 7 30 13856 888
n regBlock_decoder_0/and2_8/active_10_331# GND! regBlock_decoder_0/and2_9/A 7 30 13883 888
p regBlock_decoder_0/and2_4/A Vdd! regBlock_decoder_0/and2_4/active_10_331# 7 48 13709 1108
p mux2_7/Y regBlock_decoder_0/and2_4/active_10_331# Vdd! 7 48 13736 1108
p regBlock_decoder_0/and2_4/active_10_331# Vdd! Rs1[7] 7 48 13763 1108
n regBlock_decoder_0/and2_4/A regBlock_decoder_0/and2_4/active_10_331# regBlock_decoder_0/and2_4/active_35_331# 7 30 13709 888
n mux2_7/Y regBlock_decoder_0/and2_4/active_35_331# GND! 7 30 13736 888
n regBlock_decoder_0/and2_4/active_10_331# GND! Rs1[7] 7 30 13763 888
p mux2_11/Y Vdd! regBlock_decoder_0/and2_3/active_10_331# 7 48 13589 1108
p mux2_9/Y regBlock_decoder_0/and2_3/active_10_331# Vdd! 7 48 13616 1108
p regBlock_decoder_0/and2_3/active_10_331# Vdd! regBlock_decoder_0/and2_4/A 7 48 13643 1108
n mux2_11/Y regBlock_decoder_0/and2_3/active_10_331# regBlock_decoder_0/and2_3/active_35_331# 7 30 13589 888
n mux2_9/Y regBlock_decoder_0/and2_3/active_35_331# GND! 7 30 13616 888
n regBlock_decoder_0/and2_3/active_10_331# GND! regBlock_decoder_0/and2_4/A 7 30 13643 888
p regBlock_decoder_0/and2_22/A Vdd! regBlock_decoder_0/and2_22/active_10_331# 7 48 13469 1108
p RegWe regBlock_decoder_0/and2_22/active_10_331# Vdd! 7 48 13496 1108
p regBlock_decoder_0/and2_22/active_10_331# Vdd! Rw[7] 7 48 13523 1108
n regBlock_decoder_0/and2_22/A regBlock_decoder_0/and2_22/active_10_331# regBlock_decoder_0/and2_22/active_35_331# 7 30 13469 888
n RegWe regBlock_decoder_0/and2_22/active_35_331# GND! 7 30 13496 888
n regBlock_decoder_0/and2_22/active_10_331# GND! Rw[7] 7 30 13523 888
p regBlock_decoder_0/and2_21/A Vdd! regBlock_decoder_0/and2_21/active_10_331# 7 48 13349 1108
p Rw2 regBlock_decoder_0/and2_21/active_10_331# Vdd! 7 48 13376 1108
p regBlock_decoder_0/and2_21/active_10_331# Vdd! regBlock_decoder_0/and2_22/A 7 48 13403 1108
n regBlock_decoder_0/and2_21/A regBlock_decoder_0/and2_21/active_10_331# regBlock_decoder_0/and2_21/active_35_331# 7 30 13349 888
n Rw2 regBlock_decoder_0/and2_21/active_35_331# GND! 7 30 13376 888
n regBlock_decoder_0/and2_21/active_10_331# GND! regBlock_decoder_0/and2_22/A 7 30 13403 888
p Rw0 Vdd! regBlock_decoder_0/and2_20/active_10_331# 7 48 13229 1108
p Rw1 regBlock_decoder_0/and2_20/active_10_331# Vdd! 7 48 13256 1108
p regBlock_decoder_0/and2_20/active_10_331# Vdd! regBlock_decoder_0/and2_21/A 7 48 13283 1108
n Rw0 regBlock_decoder_0/and2_20/active_10_331# regBlock_decoder_0/and2_20/active_35_331# 7 30 13229 888
n Rw1 regBlock_decoder_0/and2_20/active_35_331# GND! 7 30 13256 888
n regBlock_decoder_0/and2_20/active_10_331# GND! regBlock_decoder_0/and2_21/A 7 30 13283 888
p regBlock_decoder_0/nor2_11/A Vdd! regBlock_decoder_0/nor2_11/active_50_424# 7 48 13124 981
p Ir[2] regBlock_decoder_0/nor2_11/active_50_424# Rs2[6] 7 48 13151 981
n regBlock_decoder_0/nor2_11/A GND! Rs2[6] 7 30 13124 833
n Ir[2] Rs2[6] GND! 7 30 13151 833
p Ir[3] Vdd! regBlock_decoder_0/nor2_11/A 7 48 13013 1104
p Ir[4] regBlock_decoder_0/nor2_11/A Vdd! 7 48 13040 1104
n Ir[3] GND! regBlock_decoder_0/nand2_5/active_35_309# 7 30 13013 866
n Ir[4] regBlock_decoder_0/nand2_5/active_35_309# regBlock_decoder_0/nor2_11/A 7 30 13040 866
p regBlock_decoder_0/nor2_5/A Vdd! regBlock_decoder_0/nor2_5/active_50_424# 7 48 12908 981
p mux2_11/Y regBlock_decoder_0/nor2_5/active_50_424# Rs1[6] 7 48 12935 981
n regBlock_decoder_0/nor2_5/A GND! Rs1[6] 7 30 12908 833
n mux2_11/Y Rs1[6] GND! 7 30 12935 833
p mux2_9/Y Vdd! regBlock_decoder_0/nor2_5/A 7 48 12797 1104
p mux2_7/Y regBlock_decoder_0/nor2_5/A Vdd! 7 48 12824 1104
n mux2_9/Y GND! regBlock_decoder_0/nand2_2/active_35_309# 7 30 12797 866
n mux2_7/Y regBlock_decoder_0/nand2_2/active_35_309# regBlock_decoder_0/nor2_5/A 7 30 12824 866
p regBlock_decoder_0/nor2_17/Y Vdd! regBlock_decoder_0/and2_19/active_10_331# 7 48 12677 1108
p RegWe regBlock_decoder_0/and2_19/active_10_331# Vdd! 7 48 12704 1108
p regBlock_decoder_0/and2_19/active_10_331# Vdd! Rw[6] 7 48 12731 1108
n regBlock_decoder_0/nor2_17/Y regBlock_decoder_0/and2_19/active_10_331# regBlock_decoder_0/and2_19/active_35_331# 7 30 12677 888
n RegWe regBlock_decoder_0/and2_19/active_35_331# GND! 7 30 12704 888
n regBlock_decoder_0/and2_19/active_10_331# GND! Rw[6] 7 30 12731 888
p regBlock_decoder_0/nor2_17/A Vdd! regBlock_decoder_0/nor2_17/active_50_424# 7 48 12572 981
p Rw0 regBlock_decoder_0/nor2_17/active_50_424# regBlock_decoder_0/nor2_17/Y 7 48 12599 981
n regBlock_decoder_0/nor2_17/A GND! regBlock_decoder_0/nor2_17/Y 7 30 12572 833
n Rw0 regBlock_decoder_0/nor2_17/Y GND! 7 30 12599 833
p Rw1 Vdd! regBlock_decoder_0/nor2_17/A 7 48 12461 1104
p Rw2 regBlock_decoder_0/nor2_17/A Vdd! 7 48 12488 1104
n Rw1 GND! regBlock_decoder_0/nand2_8/active_35_309# 7 30 12461 866
n Rw2 regBlock_decoder_0/nand2_8/active_35_309# regBlock_decoder_0/nor2_17/A 7 30 12488 866
p regBlock_decoder_0/nor2_10/A Vdd! regBlock_decoder_0/nor2_10/active_50_424# 7 48 12356 981
p Ir[3] regBlock_decoder_0/nor2_10/active_50_424# Rs2[5] 7 48 12383 981
n regBlock_decoder_0/nor2_10/A GND! Rs2[5] 7 30 12356 833
n Ir[3] Rs2[5] GND! 7 30 12383 833
p Ir[2] Vdd! regBlock_decoder_0/nor2_10/A 7 48 12245 1104
p Ir[4] regBlock_decoder_0/nor2_10/A Vdd! 7 48 12272 1104
n Ir[2] GND! regBlock_decoder_0/nand2_4/active_35_309# 7 30 12245 866
n Ir[4] regBlock_decoder_0/nand2_4/active_35_309# regBlock_decoder_0/nor2_10/A 7 30 12272 866
p regBlock_decoder_0/nor2_4/A Vdd! regBlock_decoder_0/nor2_4/active_50_424# 7 48 12140 981
p mux2_9/Y regBlock_decoder_0/nor2_4/active_50_424# Rs1[5] 7 48 12167 981
n regBlock_decoder_0/nor2_4/A GND! Rs1[5] 7 30 12140 833
n mux2_9/Y Rs1[5] GND! 7 30 12167 833
p mux2_11/Y Vdd! regBlock_decoder_0/nor2_4/A 7 48 12029 1104
p mux2_7/Y regBlock_decoder_0/nor2_4/A Vdd! 7 48 12056 1104
n mux2_11/Y GND! regBlock_decoder_0/nand2_1/active_35_309# 7 30 12029 866
n mux2_7/Y regBlock_decoder_0/nand2_1/active_35_309# regBlock_decoder_0/nor2_4/A 7 30 12056 866
p regBlock_decoder_0/nor2_16/Y Vdd! regBlock_decoder_0/and2_18/active_10_331# 7 48 11909 1108
p RegWe regBlock_decoder_0/and2_18/active_10_331# Vdd! 7 48 11936 1108
p regBlock_decoder_0/and2_18/active_10_331# Vdd! Rw[5] 7 48 11963 1108
n regBlock_decoder_0/nor2_16/Y regBlock_decoder_0/and2_18/active_10_331# regBlock_decoder_0/and2_18/active_35_331# 7 30 11909 888
n RegWe regBlock_decoder_0/and2_18/active_35_331# GND! 7 30 11936 888
n regBlock_decoder_0/and2_18/active_10_331# GND! Rw[5] 7 30 11963 888
p regBlock_decoder_0/nor2_16/A Vdd! regBlock_decoder_0/nor2_16/active_50_424# 7 48 11804 981
p Rw1 regBlock_decoder_0/nor2_16/active_50_424# regBlock_decoder_0/nor2_16/Y 7 48 11831 981
n regBlock_decoder_0/nor2_16/A GND! regBlock_decoder_0/nor2_16/Y 7 30 11804 833
n Rw1 regBlock_decoder_0/nor2_16/Y GND! 7 30 11831 833
p Rw0 Vdd! regBlock_decoder_0/nor2_16/A 7 48 11693 1104
p Rw2 regBlock_decoder_0/nor2_16/A Vdd! 7 48 11720 1104
n Rw0 GND! regBlock_decoder_0/nand2_7/active_35_309# 7 30 11693 866
n Rw2 regBlock_decoder_0/nand2_7/active_35_309# regBlock_decoder_0/nor2_16/A 7 30 11720 866
p regBlock_decoder_0/nor2_9/Y Vdd! regBlock_decoder_0/and2_7/active_10_331# 7 48 11573 1108
p Ir[4] regBlock_decoder_0/and2_7/active_10_331# Vdd! 7 48 11600 1108
p regBlock_decoder_0/and2_7/active_10_331# Vdd! Rs2[4] 7 48 11627 1108
n regBlock_decoder_0/nor2_9/Y regBlock_decoder_0/and2_7/active_10_331# regBlock_decoder_0/and2_7/active_35_331# 7 30 11573 888
n Ir[4] regBlock_decoder_0/and2_7/active_35_331# GND! 7 30 11600 888
n regBlock_decoder_0/and2_7/active_10_331# GND! Rs2[4] 7 30 11627 888
p Ir[2] Vdd! regBlock_decoder_0/nor2_9/active_50_424# 7 48 11468 981
p Ir[3] regBlock_decoder_0/nor2_9/active_50_424# regBlock_decoder_0/nor2_9/Y 7 48 11495 981
n Ir[2] GND! regBlock_decoder_0/nor2_9/Y 7 30 11468 833
n Ir[3] regBlock_decoder_0/nor2_9/Y GND! 7 30 11495 833
p regBlock_decoder_0/nor2_3/Y Vdd! regBlock_decoder_0/and2_2/active_10_331# 7 48 11333 1108
p mux2_7/Y regBlock_decoder_0/and2_2/active_10_331# Vdd! 7 48 11360 1108
p regBlock_decoder_0/and2_2/active_10_331# Vdd! Rs1[4] 7 48 11387 1108
n regBlock_decoder_0/nor2_3/Y regBlock_decoder_0/and2_2/active_10_331# regBlock_decoder_0/and2_2/active_35_331# 7 30 11333 888
n mux2_7/Y regBlock_decoder_0/and2_2/active_35_331# GND! 7 30 11360 888
n regBlock_decoder_0/and2_2/active_10_331# GND! Rs1[4] 7 30 11387 888
p mux2_11/Y Vdd! regBlock_decoder_0/nor2_3/active_50_424# 7 48 11228 981
p mux2_9/Y regBlock_decoder_0/nor2_3/active_50_424# regBlock_decoder_0/nor2_3/Y 7 48 11255 981
n mux2_11/Y GND! regBlock_decoder_0/nor2_3/Y 7 30 11228 833
n mux2_9/Y regBlock_decoder_0/nor2_3/Y GND! 7 30 11255 833
p regBlock_decoder_0/and2_17/A Vdd! regBlock_decoder_0/and2_17/active_10_331# 7 48 10928 1108
p RegWe regBlock_decoder_0/and2_17/active_10_331# Vdd! 7 48 10955 1108
p regBlock_decoder_0/and2_17/active_10_331# Vdd! Rw[4] 7 48 10982 1108
n regBlock_decoder_0/and2_17/A regBlock_decoder_0/and2_17/active_10_331# regBlock_decoder_0/and2_17/active_35_331# 7 30 10928 888
n RegWe regBlock_decoder_0/and2_17/active_35_331# GND! 7 30 10955 888
n regBlock_decoder_0/and2_17/active_10_331# GND! Rw[4] 7 30 10982 888
p regBlock_decoder_0/nor2_15/Y Vdd! regBlock_decoder_0/and2_16/active_10_331# 7 48 10808 1108
p Rw2 regBlock_decoder_0/and2_16/active_10_331# Vdd! 7 48 10835 1108
p regBlock_decoder_0/and2_16/active_10_331# Vdd! regBlock_decoder_0/and2_17/A 7 48 10862 1108
n regBlock_decoder_0/nor2_15/Y regBlock_decoder_0/and2_16/active_10_331# regBlock_decoder_0/and2_16/active_35_331# 7 30 10808 888
n Rw2 regBlock_decoder_0/and2_16/active_35_331# GND! 7 30 10835 888
n regBlock_decoder_0/and2_16/active_10_331# GND! regBlock_decoder_0/and2_17/A 7 30 10862 888
p Rw0 Vdd! regBlock_decoder_0/nor2_15/active_50_424# 7 48 10703 981
p Rw1 regBlock_decoder_0/nor2_15/active_50_424# regBlock_decoder_0/nor2_15/Y 7 48 10730 981
n Rw0 GND! regBlock_decoder_0/nor2_15/Y 7 30 10703 833
n Rw1 regBlock_decoder_0/nor2_15/Y GND! 7 30 10730 833
p regBlock_decoder_0/nor2_8/A Vdd! regBlock_decoder_0/nor2_8/active_50_424# 7 48 10583 981
p Ir[4] regBlock_decoder_0/nor2_8/active_50_424# Rs2[3] 7 48 10610 981
n regBlock_decoder_0/nor2_8/A GND! Rs2[3] 7 30 10583 833
n Ir[4] Rs2[3] GND! 7 30 10610 833
p Ir[2] Vdd! regBlock_decoder_0/nor2_8/A 7 48 10472 1104
p Ir[3] regBlock_decoder_0/nor2_8/A Vdd! 7 48 10499 1104
n Ir[2] GND! regBlock_decoder_0/nand2_3/active_35_309# 7 30 10472 866
n Ir[3] regBlock_decoder_0/nand2_3/active_35_309# regBlock_decoder_0/nor2_8/A 7 30 10499 866
p regBlock_decoder_0/nor2_2/A Vdd! regBlock_decoder_0/nor2_2/active_50_424# 7 48 10367 981
p mux2_7/Y regBlock_decoder_0/nor2_2/active_50_424# Rs1[3] 7 48 10394 981
n regBlock_decoder_0/nor2_2/A GND! Rs1[3] 7 30 10367 833
n mux2_7/Y Rs1[3] GND! 7 30 10394 833
p mux2_11/Y Vdd! regBlock_decoder_0/nor2_2/A 7 48 10256 1104
p mux2_9/Y regBlock_decoder_0/nor2_2/A Vdd! 7 48 10283 1104
n mux2_11/Y GND! regBlock_decoder_0/nand2_0/active_35_309# 7 30 10256 866
n mux2_9/Y regBlock_decoder_0/nand2_0/active_35_309# regBlock_decoder_0/nor2_2/A 7 30 10283 866
p regBlock_decoder_0/nor2_14/Y Vdd! regBlock_decoder_0/and2_15/active_10_331# 7 48 9501 1108
p RegWe regBlock_decoder_0/and2_15/active_10_331# Vdd! 7 48 9528 1108
p regBlock_decoder_0/and2_15/active_10_331# Vdd! Rw[3] 7 48 9555 1108
n regBlock_decoder_0/nor2_14/Y regBlock_decoder_0/and2_15/active_10_331# regBlock_decoder_0/and2_15/active_35_331# 7 30 9501 888
n RegWe regBlock_decoder_0/and2_15/active_35_331# GND! 7 30 9528 888
n regBlock_decoder_0/and2_15/active_10_331# GND! Rw[3] 7 30 9555 888
p regBlock_decoder_0/nor2_14/A Vdd! regBlock_decoder_0/nor2_14/active_50_424# 7 48 9396 981
p Rw2 regBlock_decoder_0/nor2_14/active_50_424# regBlock_decoder_0/nor2_14/Y 7 48 9423 981
n regBlock_decoder_0/nor2_14/A GND! regBlock_decoder_0/nor2_14/Y 7 30 9396 833
n Rw2 regBlock_decoder_0/nor2_14/Y GND! 7 30 9423 833
p Rw0 Vdd! regBlock_decoder_0/nor2_14/A 7 48 9285 1104
p Rw1 regBlock_decoder_0/nor2_14/A Vdd! 7 48 9312 1104
n Rw0 GND! regBlock_decoder_0/nand2_6/active_35_309# 7 30 9285 866
n Rw1 regBlock_decoder_0/nand2_6/active_35_309# regBlock_decoder_0/nor2_14/A 7 30 9312 866
p regBlock_decoder_0/nor2_7/Y Vdd! regBlock_decoder_0/and2_6/active_10_331# 7 48 9165 1108
p Ir[3] regBlock_decoder_0/and2_6/active_10_331# Vdd! 7 48 9192 1108
p regBlock_decoder_0/and2_6/active_10_331# Vdd! Rs2[2] 7 48 9219 1108
n regBlock_decoder_0/nor2_7/Y regBlock_decoder_0/and2_6/active_10_331# regBlock_decoder_0/and2_6/active_35_331# 7 30 9165 888
n Ir[3] regBlock_decoder_0/and2_6/active_35_331# GND! 7 30 9192 888
n regBlock_decoder_0/and2_6/active_10_331# GND! Rs2[2] 7 30 9219 888
p Ir[2] Vdd! regBlock_decoder_0/nor2_7/active_50_424# 7 48 9060 981
p Ir[4] regBlock_decoder_0/nor2_7/active_50_424# regBlock_decoder_0/nor2_7/Y 7 48 9087 981
n Ir[2] GND! regBlock_decoder_0/nor2_7/Y 7 30 9060 833
n Ir[4] regBlock_decoder_0/nor2_7/Y GND! 7 30 9087 833
p regBlock_decoder_0/nor2_1/Y Vdd! regBlock_decoder_0/and2_1/active_10_331# 7 48 8925 1108
p mux2_9/Y regBlock_decoder_0/and2_1/active_10_331# Vdd! 7 48 8952 1108
p regBlock_decoder_0/and2_1/active_10_331# Vdd! Rs1[2] 7 48 8979 1108
n regBlock_decoder_0/nor2_1/Y regBlock_decoder_0/and2_1/active_10_331# regBlock_decoder_0/and2_1/active_35_331# 7 30 8925 888
n mux2_9/Y regBlock_decoder_0/and2_1/active_35_331# GND! 7 30 8952 888
n regBlock_decoder_0/and2_1/active_10_331# GND! Rs1[2] 7 30 8979 888
p mux2_11/Y Vdd! regBlock_decoder_0/nor2_1/active_50_424# 7 48 8820 981
p mux2_7/Y regBlock_decoder_0/nor2_1/active_50_424# regBlock_decoder_0/nor2_1/Y 7 48 8847 981
n mux2_11/Y GND! regBlock_decoder_0/nor2_1/Y 7 30 8820 833
n mux2_7/Y regBlock_decoder_0/nor2_1/Y GND! 7 30 8847 833
p regBlock_decoder_0/and2_14/A Vdd! regBlock_decoder_0/and2_14/active_10_331# 7 48 8685 1108
p RegWe regBlock_decoder_0/and2_14/active_10_331# Vdd! 7 48 8712 1108
p regBlock_decoder_0/and2_14/active_10_331# Vdd! Rw[2] 7 48 8739 1108
n regBlock_decoder_0/and2_14/A regBlock_decoder_0/and2_14/active_10_331# regBlock_decoder_0/and2_14/active_35_331# 7 30 8685 888
n RegWe regBlock_decoder_0/and2_14/active_35_331# GND! 7 30 8712 888
n regBlock_decoder_0/and2_14/active_10_331# GND! Rw[2] 7 30 8739 888
p regBlock_decoder_0/nor2_13/Y Vdd! regBlock_decoder_0/and2_13/active_10_331# 7 48 8565 1108
p Rw1 regBlock_decoder_0/and2_13/active_10_331# Vdd! 7 48 8592 1108
p regBlock_decoder_0/and2_13/active_10_331# Vdd! regBlock_decoder_0/and2_14/A 7 48 8619 1108
n regBlock_decoder_0/nor2_13/Y regBlock_decoder_0/and2_13/active_10_331# regBlock_decoder_0/and2_13/active_35_331# 7 30 8565 888
n Rw1 regBlock_decoder_0/and2_13/active_35_331# GND! 7 30 8592 888
n regBlock_decoder_0/and2_13/active_10_331# GND! regBlock_decoder_0/and2_14/A 7 30 8619 888
p Rw0 Vdd! regBlock_decoder_0/nor2_13/active_50_424# 7 48 8460 981
p Rw2 regBlock_decoder_0/nor2_13/active_50_424# regBlock_decoder_0/nor2_13/Y 7 48 8487 981
n Rw0 GND! regBlock_decoder_0/nor2_13/Y 7 30 8460 833
n Rw2 regBlock_decoder_0/nor2_13/Y GND! 7 30 8487 833
p regBlock_decoder_0/nor2_6/Y Vdd! regBlock_decoder_0/and2_5/active_10_331# 7 48 8325 1108
p Ir[2] regBlock_decoder_0/and2_5/active_10_331# Vdd! 7 48 8352 1108
p regBlock_decoder_0/and2_5/active_10_331# Vdd! Rs2[1] 7 48 8379 1108
n regBlock_decoder_0/nor2_6/Y regBlock_decoder_0/and2_5/active_10_331# regBlock_decoder_0/and2_5/active_35_331# 7 30 8325 888
n Ir[2] regBlock_decoder_0/and2_5/active_35_331# GND! 7 30 8352 888
n regBlock_decoder_0/and2_5/active_10_331# GND! Rs2[1] 7 30 8379 888
p Ir[3] Vdd! regBlock_decoder_0/nor2_6/active_50_424# 7 48 8220 981
p Ir[4] regBlock_decoder_0/nor2_6/active_50_424# regBlock_decoder_0/nor2_6/Y 7 48 8247 981
n Ir[3] GND! regBlock_decoder_0/nor2_6/Y 7 30 8220 833
n Ir[4] regBlock_decoder_0/nor2_6/Y GND! 7 30 8247 833
p regBlock_decoder_0/nor2_0/Y Vdd! regBlock_decoder_0/and2_0/active_10_331# 7 48 7376 1108
p mux2_11/Y regBlock_decoder_0/and2_0/active_10_331# Vdd! 7 48 7403 1108
p regBlock_decoder_0/and2_0/active_10_331# Vdd! Rs1[1] 7 48 7430 1108
n regBlock_decoder_0/nor2_0/Y regBlock_decoder_0/and2_0/active_10_331# regBlock_decoder_0/and2_0/active_35_331# 7 30 7376 888
n mux2_11/Y regBlock_decoder_0/and2_0/active_35_331# GND! 7 30 7403 888
n regBlock_decoder_0/and2_0/active_10_331# GND! Rs1[1] 7 30 7430 888
p mux2_9/Y Vdd! regBlock_decoder_0/nor2_0/active_50_424# 7 48 7271 981
p mux2_7/Y regBlock_decoder_0/nor2_0/active_50_424# regBlock_decoder_0/nor2_0/Y 7 48 7298 981
n mux2_9/Y GND! regBlock_decoder_0/nor2_0/Y 7 30 7271 833
n mux2_7/Y regBlock_decoder_0/nor2_0/Y GND! 7 30 7298 833
p regBlock_decoder_0/and2_12/A Vdd! regBlock_decoder_0/and2_12/active_10_331# 7 48 7136 1108
p RegWe regBlock_decoder_0/and2_12/active_10_331# Vdd! 7 48 7163 1108
p regBlock_decoder_0/and2_12/active_10_331# Vdd! Rw[1] 7 48 7190 1108
n regBlock_decoder_0/and2_12/A regBlock_decoder_0/and2_12/active_10_331# regBlock_decoder_0/and2_12/active_35_331# 7 30 7136 888
n RegWe regBlock_decoder_0/and2_12/active_35_331# GND! 7 30 7163 888
n regBlock_decoder_0/and2_12/active_10_331# GND! Rw[1] 7 30 7190 888
p regBlock_decoder_0/nor2_12/Y Vdd! regBlock_decoder_0/and2_11/active_10_331# 7 48 7016 1108
p Rw0 regBlock_decoder_0/and2_11/active_10_331# Vdd! 7 48 7043 1108
p regBlock_decoder_0/and2_11/active_10_331# Vdd! regBlock_decoder_0/and2_12/A 7 48 7070 1108
n regBlock_decoder_0/nor2_12/Y regBlock_decoder_0/and2_11/active_10_331# regBlock_decoder_0/and2_11/active_35_331# 7 30 7016 888
n Rw0 regBlock_decoder_0/and2_11/active_35_331# GND! 7 30 7043 888
n regBlock_decoder_0/and2_11/active_10_331# GND! regBlock_decoder_0/and2_12/A 7 30 7070 888
p Rw1 Vdd! regBlock_decoder_0/nor2_12/active_50_424# 7 48 6911 981
p Rw2 regBlock_decoder_0/nor2_12/active_50_424# regBlock_decoder_0/nor2_12/Y 7 48 6938 981
n Rw1 GND! regBlock_decoder_0/nor2_12/Y 7 30 6911 833
n Rw2 regBlock_decoder_0/nor2_12/Y GND! 7 30 6938 833
p Ir[2] Vdd! regBlock_decoder_0/nor3_1/active_46_442# 7 48 6763 999
p Ir[4] regBlock_decoder_0/nor3_1/active_46_442# regBlock_decoder_0/nor3_1/active_73_442# 7 48 6790 999
p Ir[3] regBlock_decoder_0/nor3_1/active_73_442# Rs2[0] 7 48 6817 999
n Ir[2] GND! Rs2[0] 7 30 6763 818
n Ir[4] Rs2[0] GND! 7 30 6790 818
n Ir[3] GND! Rs2[0] 7 30 6817 818
p mux2_11/Y Vdd! regBlock_decoder_0/nor3_0/active_46_442# 7 48 6619 999
p mux2_7/Y regBlock_decoder_0/nor3_0/active_46_442# regBlock_decoder_0/nor3_0/active_73_442# 7 48 6646 999
p mux2_9/Y regBlock_decoder_0/nor3_0/active_73_442# Rs1[0] 7 48 6673 999
n mux2_11/Y GND! Rs1[0] 7 30 6619 818
n mux2_7/Y Rs1[0] GND! 7 30 6646 818
n mux2_9/Y GND! Rs1[0] 7 30 6673 818
p regBlock_decoder_0/nor3_2/Y Vdd! regBlock_decoder_0/and2_10/active_10_331# 7 48 6244 1108
p RegWe regBlock_decoder_0/and2_10/active_10_331# Vdd! 7 48 6271 1108
p regBlock_decoder_0/and2_10/active_10_331# Vdd! Rw[0] 7 48 6298 1108
n regBlock_decoder_0/nor3_2/Y regBlock_decoder_0/and2_10/active_10_331# regBlock_decoder_0/and2_10/active_35_331# 7 30 6244 888
n RegWe regBlock_decoder_0/and2_10/active_35_331# GND! 7 30 6271 888
n regBlock_decoder_0/and2_10/active_10_331# GND! Rw[0] 7 30 6298 888
p Rw0 Vdd! regBlock_decoder_0/nor3_2/active_46_442# 7 48 6111 999
p Rw2 regBlock_decoder_0/nor3_2/active_46_442# regBlock_decoder_0/nor3_2/active_73_442# 7 48 6138 999
p Rw1 regBlock_decoder_0/nor3_2/active_73_442# regBlock_decoder_0/nor3_2/Y 7 48 6165 999
n Rw0 GND! regBlock_decoder_0/nor3_2/Y 7 30 6111 818
n Rw2 regBlock_decoder_0/nor3_2/Y GND! 7 30 6138 818
n Rw1 GND! regBlock_decoder_0/nor3_2/Y 7 30 6165 818
p RwSel[1] Vdd! mux2_0/active_41_643# 7 48 5914 1200
p mux2_0/active_41_252# mux2_0/active_41_643# mux2_0/active_41_317# 7 48 5944 1200
p mux2_1/Y mux2_0/active_41_317# mux2_0/active_41_643# 7 48 5971 1200
p Vdd! mux2_0/active_41_643# Vdd! 7 48 5998 1200
p mux2_0/active_41_317# Vdd! Rw0 7 48 6029 1200
p RwSel[1] Vdd! mux2_0/active_41_252# 7 48 5914 1121
n RwSel[1] mux2_0/active_16_317# mux2_0/active_41_317# 7 30 5914 874
n mux2_0/active_41_252# mux2_0/active_41_317# mux2_0/active_71_317# 7 30 5944 874
n mux2_1/Y mux2_0/active_71_317# GND! 7 30 5971 874
n Vdd! GND! mux2_0/active_16_317# 7 30 5998 874
n RwSel[1] GND! mux2_0/active_41_252# 7 30 5914 809
n mux2_0/active_41_317# GND! Rw0 7 30 6029 809
p RwSel[0] Vdd! mux2_1/active_41_643# 7 48 5722 1200
p mux2_1/active_41_252# mux2_1/active_41_643# mux2_1/active_41_317# 7 48 5752 1200
p Ir[5] mux2_1/active_41_317# mux2_1/active_41_643# 7 48 5779 1200
p Ir[8] mux2_1/active_41_643# Vdd! 7 48 5806 1200
p mux2_1/active_41_317# Vdd! mux2_1/Y 7 48 5837 1200
p RwSel[0] Vdd! mux2_1/active_41_252# 7 48 5722 1121
n RwSel[0] mux2_1/active_16_317# mux2_1/active_41_317# 7 30 5722 874
n mux2_1/active_41_252# mux2_1/active_41_317# mux2_1/active_71_317# 7 30 5752 874
n Ir[5] mux2_1/active_71_317# GND! 7 30 5779 874
n Ir[8] GND! mux2_1/active_16_317# 7 30 5806 874
n RwSel[0] GND! mux2_1/active_41_252# 7 30 5722 809
n mux2_1/active_41_317# GND! mux2_1/Y 7 30 5837 809
p RwSel[1] Vdd! mux2_3/active_41_643# 7 48 5530 1200
p mux2_3/active_41_252# mux2_3/active_41_643# mux2_3/active_41_317# 7 48 5560 1200
p mux2_2/Y mux2_3/active_41_317# mux2_3/active_41_643# 7 48 5587 1200
p Vdd! mux2_3/active_41_643# Vdd! 7 48 5614 1200
p mux2_3/active_41_317# Vdd! Rw1 7 48 5645 1200
p RwSel[1] Vdd! mux2_3/active_41_252# 7 48 5530 1121
n RwSel[1] mux2_3/active_16_317# mux2_3/active_41_317# 7 30 5530 874
n mux2_3/active_41_252# mux2_3/active_41_317# mux2_3/active_71_317# 7 30 5560 874
n mux2_2/Y mux2_3/active_71_317# GND! 7 30 5587 874
n Vdd! GND! mux2_3/active_16_317# 7 30 5614 874
n RwSel[1] GND! mux2_3/active_41_252# 7 30 5530 809
n mux2_3/active_41_317# GND! Rw1 7 30 5645 809
p RwSel[0] Vdd! mux2_2/active_41_643# 7 48 5338 1200
p mux2_2/active_41_252# mux2_2/active_41_643# mux2_2/active_41_317# 7 48 5368 1200
p Ir[6] mux2_2/active_41_317# mux2_2/active_41_643# 7 48 5395 1200
p Ir[9] mux2_2/active_41_643# Vdd! 7 48 5422 1200
p mux2_2/active_41_317# Vdd! mux2_2/Y 7 48 5453 1200
p RwSel[0] Vdd! mux2_2/active_41_252# 7 48 5338 1121
n RwSel[0] mux2_2/active_16_317# mux2_2/active_41_317# 7 30 5338 874
n mux2_2/active_41_252# mux2_2/active_41_317# mux2_2/active_71_317# 7 30 5368 874
n Ir[6] mux2_2/active_71_317# GND! 7 30 5395 874
n Ir[9] GND! mux2_2/active_16_317# 7 30 5422 874
n RwSel[0] GND! mux2_2/active_41_252# 7 30 5338 809
n mux2_2/active_41_317# GND! mux2_2/Y 7 30 5453 809
p RwSel[1] Vdd! mux2_5/active_41_643# 7 48 5146 1200
p mux2_5/active_41_252# mux2_5/active_41_643# mux2_5/active_41_317# 7 48 5176 1200
p mux2_4/Y mux2_5/active_41_317# mux2_5/active_41_643# 7 48 5203 1200
p Vdd! mux2_5/active_41_643# Vdd! 7 48 5230 1200
p mux2_5/active_41_317# Vdd! Rw2 7 48 5261 1200
p RwSel[1] Vdd! mux2_5/active_41_252# 7 48 5146 1121
n RwSel[1] mux2_5/active_16_317# mux2_5/active_41_317# 7 30 5146 874
n mux2_5/active_41_252# mux2_5/active_41_317# mux2_5/active_71_317# 7 30 5176 874
n mux2_4/Y mux2_5/active_71_317# GND! 7 30 5203 874
n Vdd! GND! mux2_5/active_16_317# 7 30 5230 874
n RwSel[1] GND! mux2_5/active_41_252# 7 30 5146 809
n mux2_5/active_41_317# GND! Rw2 7 30 5261 809
p RwSel[0] Vdd! mux2_4/active_41_643# 7 48 4954 1200
p mux2_4/active_41_252# mux2_4/active_41_643# mux2_4/active_41_317# 7 48 4984 1200
p Ir[7] mux2_4/active_41_317# mux2_4/active_41_643# 7 48 5011 1200
p Ir[10] mux2_4/active_41_643# Vdd! 7 48 5038 1200
p mux2_4/active_41_317# Vdd! mux2_4/Y 7 48 5069 1200
p RwSel[0] Vdd! mux2_4/active_41_252# 7 48 4954 1121
n RwSel[0] mux2_4/active_16_317# mux2_4/active_41_317# 7 30 4954 874
n mux2_4/active_41_252# mux2_4/active_41_317# mux2_4/active_71_317# 7 30 4984 874
n Ir[7] mux2_4/active_71_317# GND! 7 30 5011 874
n Ir[10] GND! mux2_4/active_16_317# 7 30 5038 874
n RwSel[0] GND! mux2_4/active_41_252# 7 30 4954 809
n mux2_4/active_41_317# GND! mux2_4/Y 7 30 5069 809
p Rs1Sel[1] Vdd! mux2_11/active_41_643# 7 48 4762 1200
p mux2_11/active_41_252# mux2_11/active_41_643# mux2_11/active_41_317# 7 48 4792 1200
p mux2_10/Y mux2_11/active_41_317# mux2_11/active_41_643# 7 48 4819 1200
p Vdd! mux2_11/active_41_643# Vdd! 7 48 4846 1200
p mux2_11/active_41_317# Vdd! mux2_11/Y 7 48 4877 1200
p Rs1Sel[1] Vdd! mux2_11/active_41_252# 7 48 4762 1121
n Rs1Sel[1] mux2_11/active_16_317# mux2_11/active_41_317# 7 30 4762 874
n mux2_11/active_41_252# mux2_11/active_41_317# mux2_11/active_71_317# 7 30 4792 874
n mux2_10/Y mux2_11/active_71_317# GND! 7 30 4819 874
n Vdd! GND! mux2_11/active_16_317# 7 30 4846 874
n Rs1Sel[1] GND! mux2_11/active_41_252# 7 30 4762 809
n mux2_11/active_41_317# GND! mux2_11/Y 7 30 4877 809
p Rs1Sel[0] Vdd! mux2_10/active_41_643# 7 48 4570 1200
p mux2_10/active_41_252# mux2_10/active_41_643# mux2_10/active_41_317# 7 48 4600 1200
p Ir[8] mux2_10/active_41_317# mux2_10/active_41_643# 7 48 4627 1200
p Ir[5] mux2_10/active_41_643# Vdd! 7 48 4654 1200
p mux2_10/active_41_317# Vdd! mux2_10/Y 7 48 4685 1200
p Rs1Sel[0] Vdd! mux2_10/active_41_252# 7 48 4570 1121
n Rs1Sel[0] mux2_10/active_16_317# mux2_10/active_41_317# 7 30 4570 874
n mux2_10/active_41_252# mux2_10/active_41_317# mux2_10/active_71_317# 7 30 4600 874
n Ir[8] mux2_10/active_71_317# GND! 7 30 4627 874
n Ir[5] GND! mux2_10/active_16_317# 7 30 4654 874
n Rs1Sel[0] GND! mux2_10/active_41_252# 7 30 4570 809
n mux2_10/active_41_317# GND! mux2_10/Y 7 30 4685 809
p Rs1Sel[1] Vdd! mux2_9/active_41_643# 7 48 4378 1200
p mux2_9/active_41_252# mux2_9/active_41_643# mux2_9/active_41_317# 7 48 4408 1200
p mux2_8/Y mux2_9/active_41_317# mux2_9/active_41_643# 7 48 4435 1200
p Vdd! mux2_9/active_41_643# Vdd! 7 48 4462 1200
p mux2_9/active_41_317# Vdd! mux2_9/Y 7 48 4493 1200
p Rs1Sel[1] Vdd! mux2_9/active_41_252# 7 48 4378 1121
n Rs1Sel[1] mux2_9/active_16_317# mux2_9/active_41_317# 7 30 4378 874
n mux2_9/active_41_252# mux2_9/active_41_317# mux2_9/active_71_317# 7 30 4408 874
n mux2_8/Y mux2_9/active_71_317# GND! 7 30 4435 874
n Vdd! GND! mux2_9/active_16_317# 7 30 4462 874
n Rs1Sel[1] GND! mux2_9/active_41_252# 7 30 4378 809
n mux2_9/active_41_317# GND! mux2_9/Y 7 30 4493 809
p Rs1Sel[0] Vdd! mux2_8/active_41_643# 7 48 4186 1200
p mux2_8/active_41_252# mux2_8/active_41_643# mux2_8/active_41_317# 7 48 4216 1200
p Ir[9] mux2_8/active_41_317# mux2_8/active_41_643# 7 48 4243 1200
p Ir[6] mux2_8/active_41_643# Vdd! 7 48 4270 1200
p mux2_8/active_41_317# Vdd! mux2_8/Y 7 48 4301 1200
p Rs1Sel[0] Vdd! mux2_8/active_41_252# 7 48 4186 1121
n Rs1Sel[0] mux2_8/active_16_317# mux2_8/active_41_317# 7 30 4186 874
n mux2_8/active_41_252# mux2_8/active_41_317# mux2_8/active_71_317# 7 30 4216 874
n Ir[9] mux2_8/active_71_317# GND! 7 30 4243 874
n Ir[6] GND! mux2_8/active_16_317# 7 30 4270 874
n Rs1Sel[0] GND! mux2_8/active_41_252# 7 30 4186 809
n mux2_8/active_41_317# GND! mux2_8/Y 7 30 4301 809
p Rs1Sel[1] Vdd! mux2_7/active_41_643# 7 48 3994 1200
p mux2_7/active_41_252# mux2_7/active_41_643# mux2_7/active_41_317# 7 48 4024 1200
p mux2_6/Y mux2_7/active_41_317# mux2_7/active_41_643# 7 48 4051 1200
p Vdd! mux2_7/active_41_643# Vdd! 7 48 4078 1200
p mux2_7/active_41_317# Vdd! mux2_7/Y 7 48 4109 1200
p Rs1Sel[1] Vdd! mux2_7/active_41_252# 7 48 3994 1121
n Rs1Sel[1] mux2_7/active_16_317# mux2_7/active_41_317# 7 30 3994 874
n mux2_7/active_41_252# mux2_7/active_41_317# mux2_7/active_71_317# 7 30 4024 874
n mux2_6/Y mux2_7/active_71_317# GND! 7 30 4051 874
n Vdd! GND! mux2_7/active_16_317# 7 30 4078 874
n Rs1Sel[1] GND! mux2_7/active_41_252# 7 30 3994 809
n mux2_7/active_41_317# GND! mux2_7/Y 7 30 4109 809
p Rs1Sel[0] Vdd! mux2_6/active_41_643# 7 48 3754 1200
p mux2_6/active_41_252# mux2_6/active_41_643# mux2_6/active_41_317# 7 48 3784 1200
p Ir[10] mux2_6/active_41_317# mux2_6/active_41_643# 7 48 3811 1200
p Ir[7] mux2_6/active_41_643# Vdd! 7 48 3838 1200
p mux2_6/active_41_317# Vdd! mux2_6/Y 7 48 3869 1200
p Rs1Sel[0] Vdd! mux2_6/active_41_252# 7 48 3754 1121
n Rs1Sel[0] mux2_6/active_16_317# mux2_6/active_41_317# 7 30 3754 874
n mux2_6/active_41_252# mux2_6/active_41_317# mux2_6/active_71_317# 7 30 3784 874
n Ir[10] mux2_6/active_71_317# GND! 7 30 3811 874
n Ir[7] GND! mux2_6/active_16_317# 7 30 3838 874
n Rs1Sel[0] GND! mux2_6/active_41_252# 7 30 3754 809
n mux2_6/active_41_317# GND! mux2_6/Y 7 30 3869 809
p Clock Vdd! leftbuf_1/active_377_342# 7 58 370 978
p leftbuf_1/active_377_342# Vdd! leftbuf_1/active_432_308# 7 157 425 978
p leftbuf_1/active_432_308# Vdd! leftbuf_1/active_487_216# 7 212 480 978
p leftbuf_1/active_432_308# leftbuf_1/active_487_216# Vdd! 7 212 507 978
p leftbuf_1/active_487_216# Vdd! mux2_9/Clock 7 290 538 978
p leftbuf_1/active_487_216# mux2_9/Clock Vdd! 7 290 565 978
p leftbuf_1/active_487_216# Vdd! mux2_9/Clock 7 290 592 978
p leftbuf_1/active_487_216# mux2_9/Clock Vdd! 7 290 619 978
p Test Vdd! leftbuf_1/active_714_342# 7 58 707 978
p leftbuf_1/active_714_342# Vdd! leftbuf_1/active_769_308# 7 157 762 978
p leftbuf_1/active_769_308# Vdd! leftbuf_1/active_824_216# 7 212 817 978
p leftbuf_1/active_769_308# leftbuf_1/active_824_216# Vdd! 7 212 844 978
p leftbuf_1/active_824_216# Vdd! mux2_9/Test 7 290 875 978
p leftbuf_1/active_824_216# mux2_9/Test Vdd! 7 290 902 978
p leftbuf_1/active_824_216# Vdd! mux2_9/Test 7 290 929 978
p leftbuf_1/active_824_216# mux2_9/Test Vdd! 7 290 956 978
p nReset Vdd! leftbuf_1/active_1051_342# 7 58 1044 978
p leftbuf_1/active_1051_342# Vdd! leftbuf_1/active_1106_308# 7 157 1099 978
p leftbuf_1/active_1106_308# Vdd! leftbuf_1/active_1161_216# 7 212 1154 978
p leftbuf_1/active_1106_308# leftbuf_1/active_1161_216# Vdd! 7 212 1181 978
p leftbuf_1/active_1161_216# Vdd! mux2_9/nReset 7 290 1212 978
p leftbuf_1/active_1161_216# mux2_9/nReset Vdd! 7 290 1239 978
p leftbuf_1/active_1161_216# Vdd! mux2_9/nReset 7 290 1266 978
p leftbuf_1/active_1161_216# mux2_9/nReset Vdd! 7 290 1293 978
p leftbuf_1/nSDO SDO Vdd! 7 48 1389 980
n Clock GND! leftbuf_1/active_377_342# 7 20 370 899
n leftbuf_1/active_377_342# GND! leftbuf_1/active_432_308# 7 54 425 865
n leftbuf_1/active_432_308# GND! leftbuf_1/active_487_216# 7 146 480 773
n leftbuf_1/active_487_216# GND! mux2_9/Clock 7 200 538 719
n leftbuf_1/active_487_216# mux2_9/Clock GND! 7 200 565 719
n Test GND! leftbuf_1/active_714_342# 7 20 707 899
n leftbuf_1/active_714_342# GND! leftbuf_1/active_769_308# 7 54 762 865
n leftbuf_1/active_769_308# GND! leftbuf_1/active_824_216# 7 146 817 773
n leftbuf_1/active_824_216# GND! mux2_9/Test 7 200 875 719
n leftbuf_1/active_824_216# mux2_9/Test GND! 7 200 902 719
n nReset GND! leftbuf_1/active_1051_342# 7 20 1044 899
n leftbuf_1/active_1051_342# GND! leftbuf_1/active_1106_308# 7 54 1099 865
n leftbuf_1/active_1106_308# GND! leftbuf_1/active_1161_216# 7 146 1154 773
n leftbuf_1/active_1161_216# GND! mux2_9/nReset 7 200 1212 719
n leftbuf_1/active_1161_216# mux2_9/nReset GND! 7 200 1239 719
n leftbuf_1/nSDO SDO GND! 7 30 1389 904
