Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" in Library work.
Architecture behavioral of Entity ctrl is up to date.
Compiling vhdl file "C:/workspace/digkon/project/host_cpld2/timer.vhd" in Library work.
Architecture behavioral of Entity timer is up to date.
Compiling vhdl file "C:/workspace/digkon/project/host_cpld2/crypto.vhd" in Library work.
Architecture behavioral of Entity crypto is up to date.
Compiling vhdl file "C:/workspace/digkon/project/host_cpld2/keylookup.vhd" in Library work.
Architecture behavioral of Entity keylookup is up to date.
Compiling verilog file "equals.vf" in library work
Compiling verilog file "checker.vf" in library work
Module <equals> compiled
Module <equals_MUSER_checker> compiled
Compiling verilog file "top.vf" in library work
Module <checker> compiled
Module <equals_MUSER_top> compiled
Module <checker_MUSER_top> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for entity <ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <checker_MUSER_top> in library <work>.

Analyzing hierarchy for entity <timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keylookup> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <crypto> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <equals_MUSER_top> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:852 - "top.vf" line 115: Unconnected input port 'rcvDone' of instance 'XLXI_1' is tied to GND.
WARNING:Xst:852 - "top.vf" line 129: Unconnected input port 'resp' of instance 'XLXI_2' is tied to GND.
Module <top> is correct for synthesis.
 
Analyzing Entity <ctrl> in library <work> (Architecture <behavioral>).
Entity <ctrl> analyzed. Unit <ctrl> generated.

Analyzing module <checker_MUSER_top> in library <work>.
Module <checker_MUSER_top> is correct for synthesis.
 
Analyzing Entity <keylookup> in library <work> (Architecture <behavioral>).
Entity <keylookup> analyzed. Unit <keylookup> generated.

Analyzing Entity <crypto> in library <work> (Architecture <behavioral>).
Entity <crypto> analyzed. Unit <crypto> generated.

Analyzing module <equals_MUSER_top> in library <work>.
Module <equals_MUSER_top> is correct for synthesis.
 
Analyzing Entity <timer> in library <work> (Architecture <behavioral>).
Entity <timer> analyzed. Unit <timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ctrl>.
    Related source file is "C:/workspace/digkon/project/host_cpld2/ctrl.vhd".
WARNING:Xst:1305 - Output <checkRst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <larmOut> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <alarm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State s4 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count$addsub0000> created at line 64.
    Found 1-bit register for signal <nextSig>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ctrl> synthesized.


Synthesizing Unit <timer>.
    Related source file is "C:/workspace/digkon/project/host_cpld2/timer.vhd".
    Found 6-bit up counter for signal <timer>.
    Summary:
	inferred   1 Counter(s).
Unit <timer> synthesized.


Synthesizing Unit <keylookup>.
    Related source file is "C:/workspace/digkon/project/host_cpld2/keylookup.vhd".
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <keylookup> synthesized.


Synthesizing Unit <crypto>.
    Related source file is "C:/workspace/digkon/project/host_cpld2/crypto.vhd".
    Found 4-bit xor2 for signal <enc>.
Unit <crypto> synthesized.


Synthesizing Unit <equals_MUSER_top>.
    Related source file is "top.vf".
Unit <equals_MUSER_top> synthesized.


Synthesizing Unit <checker_MUSER_top>.
    Related source file is "top.vf".
Unit <checker_MUSER_top> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.vf".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 2
 2-bit register                                        : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_1/state/FSM> on signal <state[1:2]> with johnson encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
 s4    | unreached
-------------------
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <state_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <XLXI_12> is unconnected in block <XLXI_2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <keylookup> ...
  implementation constraint: INIT=r	 : state_0

Optimizing unit <crypto> ...

Optimizing unit <equals_MUSER_top> ...

Optimizing unit <ctrl> ...
  implementation constraint: INIT=r	 : state_FSM_FFd1
  implementation constraint: INIT=r	 : state_FSM_FFd2

Optimizing unit <checker_MUSER_top> ...

Optimizing unit <timer> ...
WARNING:Xst:1293 - FF/Latch <state_0> has a constant value of 0 in block <XLXI_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <XLXI_12> is unconnected in block <XLXI_2>.
   It will be removed from the design.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 73
#      AND2                        : 25
#      AND4                        : 1
#      AND6                        : 1
#      GND                         : 2
#      INV                         : 21
#      OR2                         : 13
#      XNOR2                       : 4
#      XOR2                        : 6
# FlipFlops/Latches                : 10
#      FDC                         : 8
#      FDCE                        : 2
# IO Buffers                       : 12
#      IBUF                        : 9
#      OBUF                        : 3
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.63 secs
 
--> 

Total memory usage is 249364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

