(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h41):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(2'h3):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire [(3'h7):(1'h0)] wire17;
  wire signed [(3'h4):(1'h0)] wire12;
  wire [(2'h2):(1'h0)] wire11;
  wire signed [(4'h9):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire9;
  wire [(3'h4):(1'h0)] wire8;
  wire signed [(3'h4):(1'h0)] wire7;
  wire [(2'h2):(1'h0)] wire6;
  wire [(2'h3):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire4;
  reg [(2'h3):(1'h0)] reg16 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg15 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg14 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg13 = (1'h0);
  assign y = {wire17,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 (1'h0)};
  assign wire4 = wire0[(3'h7):(3'h4)];
  assign wire5 = ((!(wire2[(2'h3):(1'h0)] <= wire3)) && $unsigned(((-wire2) < {wire0})));
  assign wire6 = $unsigned(wire2);
  assign wire7 = (wire1 ? {wire2} : $unsigned($signed((~&(8'ha8)))));
  assign wire8 = ($unsigned(wire4[(1'h1):(1'h0)]) ?
                     {wire6} : (((wire5 ? wire1 : (8'hab)) ?
                         (wire7 ?
                             wire6 : wire6) : (wire2 ~^ wire0)) > (wire3[(2'h3):(1'h1)] ?
                         (wire2 ? wire3 : wire1) : $signed(wire7))));
  assign wire9 = wire1;
  assign wire10 = wire5[(2'h2):(1'h0)];
  assign wire11 = {(+$signed(wire4[(1'h0):(1'h0)]))};
  assign wire12 = (+((((8'ha0) ?
                      wire0 : wire0) >> (wire7 >> wire11)) * wire5[(1'h1):(1'h0)]));
  always
    @(posedge clk) begin
      reg13 <= wire11;
      reg14 <= wire0;
      reg15 <= $signed({$signed((wire4 ? wire0 : wire11))});
    end
  always
    @(posedge clk) begin
      reg16 <= ($unsigned($unsigned($signed(wire10))) ?
          $signed(wire6[(1'h0):(1'h0)]) : wire6);
    end
  assign wire17 = reg15[(1'h0):(1'h0)];
endmodule