
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_fork-thread-pending_30a56864_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	b5104603 	ldrlt	r4, [r0, #-1539]	; 0xfffff9fd
   4:	490b4c0a 	stmdbmi	fp, {r1, r3, sl, fp, lr}
   8:	447c2001 	ldrbtmi	r2, [ip], #-1
   c:	4479681a 	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
  10:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  14:	f7ff4620 			; <UNDEFINED> instruction: 0xf7ff4620
  18:	6963fffe 	stmdbvs	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
  1c:	2064b92b 	rsbcs	fp, r4, fp, lsr #18
  20:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  24:	2b006963 	blcs	0x1a5b8
  28:	2000d0f9 	strdcs	sp, [r0], -r9
  2c:	bf00bd10 	svclt	0x0000bd10
  30:	00000022 	andeq	r0, r0, r2, lsr #32
  34:	00000022 	andeq	r0, r0, r2, lsr #32
  38:	b5084c09 	strlt	r4, [r8, #-3081]	; 0xfffff3f7
  3c:	6963447c 	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
  40:	2064b92b 	rsbcs	fp, r4, fp, lsr #18
  44:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  48:	2b006963 	blcs	0x1a5dc
  4c:	4b05d0f9 	blmi	0x174438
  50:	49052225 	stmdbmi	r5, {r0, r2, r5, r9, sp}
  54:	447b4805 	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
  58:	44784479 	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
  5c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  60:	00000020 	andeq	r0, r0, r0, lsr #32
  64:	0000000a 	andeq	r0, r0, sl
  68:	0000000c 	andeq	r0, r0, ip
  6c:	0000000e 	andeq	r0, r0, lr
  70:	c0c8f8df 	ldrdgt	pc, [r8], #143	; 0x8f
  74:	4a324603 	bmi	0xc91888
  78:	44fc2001 	ldrbtmi	r2, [ip], #1
  7c:	4931b510 	ldmdbmi	r1!, {r4, r8, sl, ip, sp, pc}
  80:	b0824c31 	addlt	r4, r2, r1, lsr ip
  84:	2002f85c 	andcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
  88:	447c4479 	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
  8c:	92016812 	andls	r6, r1, #1179648	; 0x120000
  90:	0200f04f 	andeq	pc, r0, #79	; 0x4f
  94:	f7ff681a 			; <UNDEFINED> instruction: 0xf7ff681a
  98:	4620fffe 	qsub8mi	pc, r0, lr	; <UNPREDICTABLE>
  9c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a4:	d0351c43 	eorsle	r1, r5, r3, asr #24
  a8:	4668b188 	strbtmi	fp, [r8], -r8, lsl #3
  ac:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  b0:	23014a26 	movwcs	r4, #6694	; 0x1a26
  b4:	4b226163 	blmi	0x898648
  b8:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  bc:	9b01681a 	blls	0x5a12c
  c0:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  c4:	d1230300 			; <UNDEFINED> instruction: 0xd1230300
  c8:	b0022000 	andlt	r2, r2, r0
  cc:	4a20bd10 	bmi	0x82f514
  d0:	46034601 	strmi	r4, [r3], -r1, lsl #12
  d4:	447a4668 	ldrbtmi	r4, [sl], #-1640	; 0xfffff998
  d8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  dc:	bb184601 	bllt	0x6118e8
  e0:	f7ff9800 			; <UNDEFINED> instruction: 0xf7ff9800
  e4:	b148fffe 	strdlt	pc, [r8, #-254]	; 0xffffff02
  e8:	22514b1a 	subscs	r4, r1, #26624	; 0x6800
  ec:	481b491a 	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
  f0:	4479447b 	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
  f4:	44783308 	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
  f8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  fc:	22534b18 	subscs	r4, r3, #24, 22	; 0x6000
 100:	48194918 	ldmdami	r9, {r3, r4, r8, fp, lr}
 104:	4479447b 	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
 108:	44783308 	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
 10c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 110:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 114:	22484b15 	subcs	r4, r8, #21504	; 0x5400
 118:	48164915 	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
 11c:	4479447b 	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
 120:	44783308 	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
 124:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 128:	224f4b13 	subcs	r4, pc, #19456	; 0x4c00
 12c:	48144913 	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
 130:	4479447b 	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
 134:	44783308 	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
 138:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 13c:	000000be 	strheq	r0, [r0], -lr
 140:	00000000 	andeq	r0, r0, r0
 144:	000000b8 	strheq	r0, [r0], -r8
 148:	000000ba 	strheq	r0, [r0], -sl
 14c:	00000090 	muleq	r0, r0, r0
 150:	00000076 	andeq	r0, r0, r6, ror r0
 154:	00000060 	andeq	r0, r0, r0, rrx
 158:	00000062 	andeq	r0, r0, r2, rrx
 15c:	00000062 	andeq	r0, r0, r2, rrx
 160:	00000058 	andeq	r0, r0, r8, asr r0
 164:	0000005a 	andeq	r0, r0, sl, asr r0
 168:	0000005a 	andeq	r0, r0, sl, asr r0
 16c:	0000004c 	andeq	r0, r0, ip, asr #32
 170:	0000004e 	andeq	r0, r0, lr, asr #32
 174:	0000004e 	andeq	r0, r0, lr, asr #32
 178:	00000044 	andeq	r0, r0, r4, asr #32
 17c:	00000046 	andeq	r0, r0, r6, asr #32
 180:	00000046 	andeq	r0, r0, r6, asr #32

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	f44f4a2a 	vst1.8	{d20-d21}, [pc :128], sl
   4:	4b2a7016 	blmi	0xa9c064
   8:	e92d447a 	push	{r1, r3, r4, r5, r6, sl, lr}
   c:	b09743f0 			; <UNDEFINED> instruction: 0xb09743f0
  10:	681b58d3 	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
  14:	f04f9315 			; <UNDEFINED> instruction: 0xf04f9315
  18:	f7ff0300 			; <UNDEFINED> instruction: 0xf7ff0300
  1c:	4825fffe 	stmdami	r5!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  20:	2100220a 	tstcs	r0, sl, lsl #4
  24:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  28:	bb98fffe 	bllt	0xfe640028
  2c:	8088f8df 	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
  30:	0928f10d 	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
  34:	4604af01 	strmi	sl, [r4], -r1, lsl #30
  38:	464e44f8 			; <UNDEFINED> instruction: 0x464e44f8
  3c:	f846463d 			; <UNDEFINED> instruction: 0xf846463d
  40:	46284f04 	strtmi	r4, [r8], -r4, lsl #30
  44:	21004642 	tstcs	r0, r2, asr #12
  48:	34014633 	strcc	r4, [r1], #-1587	; 0xfffff9cd
  4c:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  50:	2c093504 	cfstr32cs	mvfx3, [r9], {4}
  54:	9414d1f3 	ldrls	sp, [r4], #-499	; 0xfffffe0d
  58:	4a183724 	bmi	0x60dcf0
  5c:	ab14466c 	blge	0x511a14
  60:	447a4648 	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
  64:	f7ff2100 			; <UNDEFINED> instruction: 0xf7ff2100
  68:	f854fffe 			; <UNDEFINED> instruction: 0xf854fffe
  6c:	21000f04 	tstcs	r0, r4, lsl #30
  70:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  74:	d1f842bc 	ldrhle	r4, [r8, #44]!	; 0x2c
  78:	4b0d4a11 	blmi	0x3528c4
  7c:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  80:	9b15681a 	blls	0x55a0f0
  84:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  88:	d10d0300 	mrsle	r0, SP_mon
  8c:	b0172000 	andslt	r2, r7, r0
  90:	83f0e8bd 	mvnshi	lr, #12386304	; 0xbd0000
  94:	22634b0b 	rsbcs	r4, r3, #11264	; 0x2c00
  98:	480c490b 	stmdami	ip, {r0, r1, r3, r8, fp, lr}
  9c:	4479447b 	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
  a0:	44783318 	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
  a4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  a8:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  ac:	000000a0 	andeq	r0, r0, r0, lsr #1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	0000008c 	andeq	r0, r0, ip, lsl #1
  b8:	0000007c 	andeq	r0, r0, ip, ror r0
  bc:	00000056 	andeq	r0, r0, r6, asr r0
  c0:	00000040 	andeq	r0, r0, r0, asr #32
  c4:	00000024 	andeq	r0, r0, r4, lsr #32
  c8:	00000026 	andeq	r0, r0, r6, lsr #32
  cc:	00000026 	andeq	r0, r0, r6, lsr #32
