// Seed: 1730494176
module module_0 (
    output tri1 id_0,
    input  wand id_1
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wor id_2,
    input logic id_3,
    output logic id_4
);
  always @(1 or posedge 1) begin : LABEL_0
    if (1) id_4 <= 1;
    else begin : LABEL_0
      id_2 = id_0;
    end
  end
  assign id_1 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_7 = id_0;
  assign id_4 = id_3;
  tri0 id_8 = 1;
endmodule
