{"Source Block": ["oh/elink/hdl/esaxi.v@205:215@HdlIdDef", "   //addr_lsb is used for addressing 32/64 bit registers/memories\n   //addr_lsb = 2 for 32 bits (n downto 2)\n   //addr_lsb = 3 for 64 bits (n downto 3)\n   //TODO? Do we really need this?\n   localparam integer            addr_lsb = 2;\n   wire [11:0] \t\t\t elinkid=ELINKID;\n\n   //###################################################\n   //#WRITE ADDRESS CHANNEL\n   //###################################################\n\n"], "Clone Blocks": [["oh/elink/hdl/esaxi.v@204:214", "   //local parameter for addressing 32 bit / 64 bit c_s_axi_data_width\n   //addr_lsb is used for addressing 32/64 bit registers/memories\n   //addr_lsb = 2 for 32 bits (n downto 2)\n   //addr_lsb = 3 for 64 bits (n downto 3)\n   //TODO? Do we really need this?\n   localparam integer            addr_lsb = 2;\n   wire [11:0] \t\t\t elinkid=ELINKID;\n\n   //###################################################\n   //#WRITE ADDRESS CHANNEL\n   //###################################################\n"]], "Diff Content": {"Delete": [[210, "   wire [11:0] \t\t\t elinkid=ELINKID;\n"]], "Add": [[210, "   emesh2packet e2p_txwr (\n"], [210, "\t\t     .packet_out\t(txwr_packet[PW-1:0]),\n"], [210, "\t\t     .access_in\t\t(txwr_access),\n"], [210, "\t\t     .write_in\t\t(1'b1),\n"], [210, "\t\t     .datamode_in\t(txwr_datamode[1:0]),\n"], [210, "\t\t     .ctrlmode_in\t(4'b0),\n"], [210, "\t\t     .dstaddr_in\t(txwr_dstaddr[AW-1:0]),\n"], [210, "\t\t     .data_in\t\t(txwr_data[DW-1:0]),\n"], [210, "\t\t     .srcaddr_in\t(32'b0)//only 32b slave write supported\n"], [210, "\t\t     );\n"], [210, "   emesh2packet e2p_txrd (\n"], [210, "\t\t     .packet_out\t(txrd_packet[PW-1:0]),\n"], [210, "\t\t     .access_in\t\t(txrd_access),\n"], [210, "\t\t     .write_in\t\t(txrd_write),\n"], [210, "\t\t     .datamode_in\t(txrd_datamode[1:0]),\n"], [210, "\t\t     .ctrlmode_in\t(4'b0),\n"], [210, "\t\t     .dstaddr_in\t(txrd_dstaddr[AW-1:0]),\n"], [210, "\t\t     .data_in\t\t(32'b0),\n"], [210, "\t\t     .srcaddr_in\t(txrd_srcaddr[AW-1:0])\n"], [210, "\t\t     );   \n"], [210, "   packet2emesh p2e_rxrr (\n"], [210, "\t\t\t  .access_out\t\t(),\n"], [210, "\t\t\t  .write_out\t\t(),\n"], [210, "\t\t\t  .datamode_out\t\t(),\n"], [210, "\t\t\t  .ctrlmode_out\t\t(),\n"], [210, "\t\t\t  .dstaddr_out\t\t(),\n"], [210, "\t\t\t  .data_out\t\t(rxrr_data[DW-1:0]),\n"], [210, "\t\t\t  .srcaddr_out\t\t(),\n"], [210, "\t\t\t  .packet_in\t\t(rxrr_packet[PW-1:0])\n"], [210, "\t\t\t  );\n"]]}}