 
---------------------------------
 
Sat Oct 31 10:19:26 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 10:19:26 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
crosstalk_models
project_client=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
sim_type=Import
user_preferences_dir=C:/Users/010328058/.siauditor/
return_status_file=ipcFiles/0010328058retstat.eng0
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng0
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\logs\crosstalk_models.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\logs\crosstalk_models.dbg
 
 
---------------------------------
 
Sat Oct 31 11:04:14 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 11:04:14 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
crosstalk_models
project_client=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
sim_type=Import
user_preferences_dir=C:/Users/010328058/.siauditor/
return_status_file=ipcFiles/0010328058retstat.eng0
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng0
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\logs\crosstalk_models.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\logs\crosstalk_models.dbg
 
 
---------------------------------
 
Sat Oct 31 12:11:49 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:11:50 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng1
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng1
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     14 total validation errors
 
---------------------------------
 
Sat Oct 31 12:13:08 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:13:09 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng2
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng2
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     14 total validation errors
 
---------------------------------
 
Sat Oct 31 12:14:54 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:14:54 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng3
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng3
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     14 total validation errors
 
---------------------------------
 
Sat Oct 31 12:16:17 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:16:17 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng4
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng4
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     14 total validation errors
 
---------------------------------
 
Sat Oct 31 12:21:55 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:21:55 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng5
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng5
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     10 total validation errors
 
---------------------------------
 
Sat Oct 31 12:24:18 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:24:18 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng6
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng6
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Sat Oct 31 12:24:23 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:24:23 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng7
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng7
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
20 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Sat Oct 31 12:24:49 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:24:49 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng8
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng8
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Sat Oct 31 12:24:56 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:24:57 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng9
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng9
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
2 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Sat Oct 31 12:32:39 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:32:40 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng10
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng10
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     6 total validation errors
 
---------------------------------
 
Sat Oct 31 12:33:17 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:33:18 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng11
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng11
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     2 total validation errors
 
---------------------------------
 
Sat Oct 31 12:34:06 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:34:07 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng12
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng12
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Sat Oct 31 12:34:12 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:34:12 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng13
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng13
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
20 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Sat Oct 31 12:34:28 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:34:28 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng14
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng14
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Sat Oct 31 12:34:35 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:34:35 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng15
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng15
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
2 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Sat Oct 31 12:37:41 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:37:41 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng16
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng16
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Sat Oct 31 12:37:46 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:37:46 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng17
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng17
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
20 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Sat Oct 31 12:38:02 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:38:02 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng18
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng18
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Sat Oct 31 12:38:10 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:38:10 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng19
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng19
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
2 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Sat Oct 31 12:38:45 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:38:45 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng20
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng20
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Sat Oct 31 12:38:50 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:38:50 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng21
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng21
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
20 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Sat Oct 31 12:39:07 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:39:07 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng22
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng22
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Sat Oct 31 12:39:14 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:39:14 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng23
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng23
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
0 warnings generating timing analysis
 
---------------------------------
 
Sat Oct 31 12:48:16 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:48:17 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng24
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng24
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Sat Oct 31 12:48:22 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:48:22 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng25
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng25
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
10 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Sat Oct 31 12:48:33 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:48:33 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng26
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng26
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Sat Oct 31 12:48:40 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:48:40 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng27
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng27
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
1 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Sat Oct 31 12:50:01 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:50:01 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng28
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng28
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Sat Oct 31 12:50:06 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:50:06 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng29
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng29
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
10 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Sat Oct 31 12:50:17 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:50:17 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng30
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng30
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Sat Oct 31 12:50:24 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Sat Oct 31 12:50:24 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng31
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng31
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
0 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 16:11:56 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 16:11:56 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
crosstalk_models
project_client=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
sim_type=Import
user_preferences_dir=C:/Users/010328058/.siauditor/
return_status_file=ipcFiles/0010328058retstat.eng0
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng0
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\logs\crosstalk_models.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\logs\crosstalk_models.dbg
 
 
---------------------------------
 
Thu Nov 05 18:55:32 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 18:55:32 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng1
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng1
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 18:55:38 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 18:55:38 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng2
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng2
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
10 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 18:55:50 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 18:55:50 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng3
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng3
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 18:55:56 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 18:55:57 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng4
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng4
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
0 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:00:53 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:00:53 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng5
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng5
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:00:59 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:00:59 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng6
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng6
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
15 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:01:15 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:01:15 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng7
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng7
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:01:22 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:01:22 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng8
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng8
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
1 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:01:58 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:01:58 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng9
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng9
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:02:03 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:02:03 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng10
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng10
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
15 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:02:19 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:02:19 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng11
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng11
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:02:26 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:02:26 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng12
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng12
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
1 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:03:38 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:03:39 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng13
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng13
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:03:44 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:03:44 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng14
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng14
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
15 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:04:00 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:04:00 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng15
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng15
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:04:07 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:04:07 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng16
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng16
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
1 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:05:24 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:05:24 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng17
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng17
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     1 total validation errors
 
---------------------------------
 
Thu Nov 05 19:06:32 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:06:32 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng18
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng18
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:06:37 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:06:37 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng19
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng19
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
15 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:06:53 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:06:53 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng20
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng20
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:07:00 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:07:00 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng21
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng21
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
1 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:09:56 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:09:56 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng22
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng22
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:10:01 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:10:01 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng23
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng23
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
20 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:10:17 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:10:17 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng24
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng24
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:10:24 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:10:25 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng25
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng25
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
0 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:18:54 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:18:54 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng26
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng26
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:18:59 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:18:59 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng27
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng27
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
30 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:19:16 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:19:16 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng28
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng28
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:19:24 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:19:24 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng29
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng29
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:35:52 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:35:53 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng30
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng30
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     2 total validation errors
 
---------------------------------
 
Thu Nov 05 19:41:34 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:41:34 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project_client=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng31
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng31
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:41:46 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:41:47 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng32
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng32
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:41:52 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:41:52 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng33
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng33
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
30 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:42:23 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:42:23 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng34
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng34
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:42:32 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:42:32 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng35
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng35
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
1 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:46:41 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:46:41 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng36
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng36
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:46:46 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:46:46 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng37
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng37
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
30 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:53:11 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:53:11 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng38
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng38
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:53:16 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:53:17 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng39
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng39
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
30 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:53:48 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:53:48 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng40
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng40
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:53:57 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:53:57 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng41
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng41
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:55:46 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:55:47 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng42
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng42
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:55:52 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:55:52 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng43
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng43
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
40 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 19:56:33 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:56:34 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng44
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng44
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 19:56:44 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:56:44 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng45
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng45
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 19:59:06 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:59:06 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng46
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng46
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 19:59:11 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 19:59:11 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng47
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng47
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
50 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 20:00:03 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:00:03 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng48
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng48
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 20:00:15 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:00:15 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng49
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng49
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 20:21:46 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:21:46 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project_client=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng50
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng50
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 20:21:59 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:21:59 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng51
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng51
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 20:22:04 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:22:05 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng52
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng52
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
50 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 20:23:01 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:23:01 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng53
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng53
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 20:23:14 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:23:15 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng54
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng54
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
1 errors generating timing analysis
1 warnings generating timing analysis
 
---------------------------------
 
Thu Nov 05 20:24:40 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:24:40 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
Validate
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng55
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng55
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\validation.dbg
 
     0 total validation errors
 
---------------------------------
 
Thu Nov 05 20:24:46 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:24:46 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
GENERATE_SPICE
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng56
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng56
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\generate_spice.dbg
 
50 simulation decks generated
0 errors generating simulation decks
0 warnings generating simulation decks
 
---------------------------------
 
Thu Nov 05 20:25:42 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:25:42 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
SURF
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng57
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng57
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\waveform_analysis.dbg
 
0 errors analyzing waveforms
0 warnings analyzing waveforms
 
---------------------------------
 
Thu Nov 05 20:25:55 2015, Generated by: 010328058, Server: None, Windows, INSTALLED_SOFTWARE_VERSION: 2015.07 Build 6, Engine: 2015.07rc1, GUI: 2015.07rc1
Copyright (c) 2000 - 2015 Signal Integrity Software, Inc.
FLEXlm license
Engine Version 2015.07rc1 Windows Thu Nov 05 20:25:56 2015
Engine Arguments
C:\SiSoft\2015.07\bin\siaengine.exe
TIMING
project=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
gui_version=2015.07rc1
user=010328058
user_preferences_dir=C:/Users/010328058/.siauditor/
simulator=IsSpice4
sim_type=all
schematic_set=set1.sset
return_status_file=ipcFiles/0010328058retstat.eng58
"INSTALLED_SOFTWARE_VERSION=2015.07 Build 6"
"Release=2015.07 Build 6"
taxi=yes
units=english
argumentlist=ipcFiles/0010328058args.eng58
interface=C:/Myproject/SDRAM/interfaces/SDRAM1/SDRAM1.edk
Server=None
 
Log   file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.log
Debug file C:\Myproject\SDRAM\interfaces\SDRAM1\pre_sims\set1.sset\logs\timing_analysis.dbg
 
0 errors generating timing analysis
0 warnings generating timing analysis
