Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Thu Oct  3 22:35:27 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_jb_impl_1.twr lab3_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab3/fpga/radiant_project/lab3_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 100000 [get_pins {lf_osc/CLKLF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 70.3125%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
select_i0/Q                             |          No required time
select_i1/Q                             |          No required time
select_i2/Q                             |          No required time
select_i3/Q                             |          No required time
osc_i1/PADDO                            |          No required time
osc_i2/PADDO                            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
{MOD3/counter_218_232__i2/SR   MOD3/counter_218_232__i3/SR}                           
                                        |           No arrival time
MOD3/counter_218_232__i1/SR             |           No arrival time
{MOD3/counter_218_232__i4/SR   MOD3/counter_218_232__i5/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
col[0]                                  |                     input
col[1]                                  |                     input
col[2]                                  |                     input
col[3]                                  |                     input
reset                                   |                     input
osc[0]                                  |                    output
osc[1]                                  |                    output
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 100000 [get_pins {lf_osc/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |       99820.000 ns |          0.010 MHz 
lf_osc/CLKLF (MPW)                      |   (50% duty cycle) |       99820.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/i151/D                              |99976.404 ns 
osc_i1/DO0                               |99989.541 ns 
MOD1/right_i0_i2/SP                      |99991.079 ns 
{MOD1/left_i0_i3/SP   MOD1/left_i0_i2/SP}|99991.079 ns 
{MOD1/left_i0_i0/SP   MOD1/left_i0_i1/SP}|99991.079 ns 
{MOD1/right_i0_i0/SP   MOD1/right_i0_i1/SP}              
                                         |99991.079 ns 
MOD1/right_i0_i0/D                       |99991.369 ns 
MOD1/right_i0_i1/D                       |99991.369 ns 
MOD1/right_i0_i3/D                       |99991.488 ns 
MOD1/right_i0_i2/D                       |99991.885 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i2/Q  (SLICE_R17C4A)
Path End         : MOD1/i151/D  (SLICE_R17C7A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 18
Delay Ratio      : 59.8% (route), 40.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99976.404 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i3/CK   MOD1/state_FSM_i2/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i2/CK->MOD1/state_FSM_i2/Q
                                          SLICE_R17C4A        CLK_TO_Q1_DELAY     1.388                  6.887  4       
MOD1/state[19]                                                NET DELAY           2.353                  9.240  4       
MOD1/i118_4_lut/C->MOD1/i118_4_lut/Z      SLICE_R17C5A        D0_TO_F0_DELAY      0.449                  9.689  4       
MOD1/n234                                                     NET DELAY           2.763                 12.452  4       
MOD1/i121_4_lut/C->MOD1/i121_4_lut/Z      SLICE_R19C5A        D1_TO_F1_DELAY      0.449                 12.901  1       
MOD1/n237                                                     NET DELAY           2.763                 15.664  1       
MOD1/i123_4_lut/A->MOD1/i123_4_lut/Z      SLICE_R17C5B        D0_TO_F0_DELAY      0.476                 16.140  1       
MOD1/n239                                                     NET DELAY           0.304                 16.444  1       
MOD1/i125_4_lut/A->MOD1/i125_4_lut/Z      SLICE_R17C5B        C1_TO_F1_DELAY      0.476                 16.920  1       
MOD1/n241                                                     NET DELAY           0.304                 17.224  1       
MOD1/i127_4_lut/A->MOD1/i127_4_lut/Z      SLICE_R17C5C        C0_TO_F0_DELAY      0.476                 17.700  1       
MOD1/n243                                                     NET DELAY           0.304                 18.004  1       
MOD1/i129_4_lut/A->MOD1/i129_4_lut/Z      SLICE_R17C5C        C1_TO_F1_DELAY      0.476                 18.480  1       
MOD1/n245                                                     NET DELAY           0.304                 18.784  1       
MOD1/i131_4_lut/A->MOD1/i131_4_lut/Z      SLICE_R17C5D        C0_TO_F0_DELAY      0.476                 19.260  1       
MOD1/n247                                                     NET DELAY           0.304                 19.564  1       
MOD1/i133_4_lut/A->MOD1/i133_4_lut/Z      SLICE_R17C5D        C1_TO_F1_DELAY      0.476                 20.040  1       
MOD1/n249                                                     NET DELAY           0.304                 20.344  1       
MOD1/i135_4_lut/A->MOD1/i135_4_lut/Z      SLICE_R17C6A        C0_TO_F0_DELAY      0.476                 20.820  1       
MOD1/n251                                                     NET DELAY           0.304                 21.124  1       
MOD1/i137_4_lut/A->MOD1/i137_4_lut/Z      SLICE_R17C6A        C1_TO_F1_DELAY      0.476                 21.600  1       
MOD1/n253                                                     NET DELAY           0.304                 21.904  1       
MOD1/i139_4_lut/A->MOD1/i139_4_lut/Z      SLICE_R17C6B        C0_TO_F0_DELAY      0.476                 22.380  1       
MOD1/n255                                                     NET DELAY           0.304                 22.684  1       
MOD1/i141_4_lut/A->MOD1/i141_4_lut/Z      SLICE_R17C6B        C1_TO_F1_DELAY      0.476                 23.160  1       
MOD1/n257                                                     NET DELAY           0.304                 23.464  1       
MOD1/i143_4_lut/A->MOD1/i143_4_lut/Z      SLICE_R17C6C        C0_TO_F0_DELAY      0.476                 23.940  1       
MOD1/n259                                                     NET DELAY           0.304                 24.244  1       
MOD1/i145_4_lut/A->MOD1/i145_4_lut/Z      SLICE_R17C6C        C1_TO_F1_DELAY      0.476                 24.720  1       
MOD1/n261                                                     NET DELAY           0.304                 25.024  1       
MOD1/i147_4_lut/A->MOD1/i147_4_lut/Z      SLICE_R17C6D        C0_TO_F0_DELAY      0.476                 25.500  1       
MOD1/n263                                                     NET DELAY           0.304                 25.804  1       
MOD1/i149_4_lut/A->MOD1/i149_4_lut/Z      SLICE_R17C6D        C1_TO_F1_DELAY      0.449                 26.253  1       
MOD1/n265_kb_in                                               NET DELAY           2.168                 28.421  1       
MOD1/i378_2_lut/B->MOD1/i378_2_lut/Z      SLICE_R17C7A        D1_TO_F1_DELAY      0.476                 28.897  1       
MOD1/n547                                                     NET DELAY           0.000                 28.897  1       
MOD1/i151/D                                                   ENDPOINT            0.000                 28.897  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
MOD1/i151/CK                                                  CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(28.897)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99976.404  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD3/counter_218_232__i5/Q  (SLICE_R18C21C)
Path End         : osc_i1/DO0  (IOLOGIC_IOL_L17A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 82.1% (route), 17.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99989.541 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD3/counter_218_232__i4/CK   MOD3/counter_218_232__i5/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD3/counter_218_232__i5/CK->MOD3/counter_218_232__i5/Q
                                          SLICE_R18C21C       CLK_TO_Q1_DELAY     1.388                  6.887  7       
MOD3/counter[4]                                               NET DELAY           6.252                 13.139  7       
i184_1_lut/A->i184_1_lut/Z                SLICE_R17C2B        D0_TO_F0_DELAY      0.449                 13.588  1       
osc_c_0_N_63[0]                                               NET DELAY           2.168                 15.756  1       
osc_i1/DO0                                                    ENDPOINT            0.000                 15.756  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
osc_i1/OUTCLK                                                 CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.202)             100005.297  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.297  
Arrival Time                                                                                         -(15.756)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99989.541  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R16C5C)
Path End         : MOD1/right_i0_i2/SP  (SLICE_R17C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.079 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R16C5C        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                 NET DELAY           3.053                  9.940  9       
i379_2_lut_4_lut/B->i379_2_lut_4_lut/Z    SLICE_R17C3D        C0_TO_F0_DELAY      0.449                 10.389  4       
MOD1/n548                                                     NET DELAY           3.833                 14.222  4       
MOD1/right_i0_i2/SP                                           ENDPOINT            0.000                 14.222  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
MOD1/right_i0_i2/CK                                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(14.222)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.079  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R16C5C)
Path End         : {MOD1/left_i0_i3/SP   MOD1/left_i0_i2/SP}  (SLICE_R15C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.079 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R16C5C        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                 NET DELAY           3.053                  9.940  9       
i379_2_lut_4_lut/B->i379_2_lut_4_lut/Z    SLICE_R17C3D        C0_TO_F0_DELAY      0.449                 10.389  4       
MOD1/n548                                                     NET DELAY           3.833                 14.222  4       
{MOD1/left_i0_i3/SP   MOD1/left_i0_i2/SP}
                                                              ENDPOINT            0.000                 14.222  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(14.222)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.079  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R16C5C)
Path End         : {MOD1/left_i0_i0/SP   MOD1/left_i0_i1/SP}  (SLICE_R15C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.079 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R16C5C        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                 NET DELAY           3.053                  9.940  9       
i379_2_lut_4_lut/B->i379_2_lut_4_lut/Z    SLICE_R17C3D        C0_TO_F0_DELAY      0.449                 10.389  4       
MOD1/n548                                                     NET DELAY           3.833                 14.222  4       
{MOD1/left_i0_i0/SP   MOD1/left_i0_i1/SP}
                                                              ENDPOINT            0.000                 14.222  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(14.222)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.079  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R16C5C)
Path End         : {MOD1/right_i0_i0/SP   MOD1/right_i0_i1/SP}  (SLICE_R15C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.079 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R16C5C        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                 NET DELAY           3.053                  9.940  9       
i379_2_lut_4_lut/B->i379_2_lut_4_lut/Z    SLICE_R17C3D        C0_TO_F0_DELAY      0.449                 10.389  4       
MOD1/n548                                                     NET DELAY           3.833                 14.222  4       
{MOD1/right_i0_i0/SP   MOD1/right_i0_i1/SP}
                                                              ENDPOINT            0.000                 14.222  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
{MOD1/right_i0_i0/CK   MOD1/right_i0_i1/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(14.222)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.079  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i6/Q  (SLICE_R16C5C)
Path End         : MOD1/right_i0_i0/D  (SLICE_R15C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 66.9% (route), 33.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i6/CK->MOD1/state_FSM_i6/Q
                                          SLICE_R16C5C        CLK_TO_Q0_DELAY     1.388                  6.887  13      
MOD1/state[6]                                                 NET DELAY           3.172                 10.059  13      
MOD1/i353_4_lut/C->MOD1/i353_4_lut/Z      SLICE_R16C2C        A0_TO_F0_DELAY      0.476                 10.535  1       
MOD1/n522                                                     NET DELAY           0.304                 10.839  1       
MOD1/i329_4_lut/A->MOD1/i329_4_lut/Z      SLICE_R16C2C        C1_TO_F1_DELAY      0.449                 11.288  1       
MOD1/n498                                                     NET DELAY           2.168                 13.456  1       
MOD1/i324_3_lut/A->MOD1/i324_3_lut/Z      SLICE_R15C3A        D0_TO_F0_DELAY      0.476                 13.932  1       
MOD1/n493                                                     NET DELAY           0.000                 13.932  1       
MOD1/right_i0_i0/D                                            ENDPOINT            0.000                 13.932  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
{MOD1/right_i0_i0/CK   MOD1/right_i0_i1/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(13.932)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.369  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R16C5C)
Path End         : MOD1/right_i0_i1/D  (SLICE_R15C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 66.9% (route), 33.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R16C5C        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                 NET DELAY           3.172                 10.059  9       
MOD1/i347_4_lut/D->MOD1/i347_4_lut/Z      SLICE_R16C3A        A0_TO_F0_DELAY      0.476                 10.535  1       
MOD1/n516                                                     NET DELAY           0.304                 10.839  1       
MOD1/i341_4_lut/A->MOD1/i341_4_lut/Z      SLICE_R16C3A        C1_TO_F1_DELAY      0.449                 11.288  1       
MOD1/n510                                                     NET DELAY           2.168                 13.456  1       
MOD1/i339_3_lut/A->MOD1/i339_3_lut/Z      SLICE_R15C3A        D1_TO_F1_DELAY      0.476                 13.932  1       
MOD1/n508                                                     NET DELAY           0.000                 13.932  1       
MOD1/right_i0_i1/D                                            ENDPOINT            0.000                 13.932  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
{MOD1/right_i0_i0/CK   MOD1/right_i0_i1/CK}
                                                              CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(13.932)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.369  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R16C5C)
Path End         : MOD1/right_i0_i3/D  (SLICE_R17C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 66.5% (route), 33.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.488 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R16C5C        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                 NET DELAY           3.053                  9.940  9       
MOD1/i443_3_lut/B->MOD1/i443_3_lut/Z      SLICE_R17C2A        C0_TO_F0_DELAY      0.476                 10.416  2       
MOD1/n314[3]                                                  NET DELAY           0.304                 10.720  2       
MOD1/i349_3_lut/A->MOD1/i349_3_lut/Z      SLICE_R17C2A        C1_TO_F1_DELAY      0.449                 11.169  1       
MOD1/n511                                                     NET DELAY           2.168                 13.337  1       
MOD1/i345_3_lut_4_lut/D->MOD1/i345_3_lut_4_lut/Z
                                          SLICE_R17C2B        D1_TO_F1_DELAY      0.476                 13.813  1       
MOD1/n504                                                     NET DELAY           0.000                 13.813  1       
MOD1/right_i0_i3/D                                            ENDPOINT            0.000                 13.813  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
MOD1/right_i0_i3/CK                                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(13.813)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.488  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i1/Q  (SLICE_R16C5C)
Path End         : MOD1/right_i0_i2/D  (SLICE_R17C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 70.8% (route), 29.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 100000.000 ns 
Path Slack       : 99991.885 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000                  0.000  24      
MOD1/clk                                                      NET DELAY           5.499                  5.499  24      
{MOD1/state_FSM_i6/CK   MOD1/state_FSM_i1/CK}
                                                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
MOD1/state_FSM_i1/CK->MOD1/state_FSM_i1/Q
                                          SLICE_R16C5C        CLK_TO_Q1_DELAY     1.388                  6.887  9       
MOD1/state[7]                                                 NET DELAY           3.053                  9.940  9       
MOD1/i443_3_lut/B->MOD1/i443_3_lut/Z      SLICE_R17C2A        C0_TO_F0_DELAY      0.449                 10.389  2       
MOD1/n314[3]                                                  NET DELAY           2.551                 12.940  2       
MOD1/mux_189_i3_4_lut/A->MOD1/mux_189_i3_4_lut/Z
                                          SLICE_R17C3C        A1_TO_F1_DELAY      0.476                 13.416  1       
MOD1/button_3__N_18[2]                                        NET DELAY           0.000                 13.416  1       
MOD1/right_i0_i2/D                                            ENDPOINT            0.000                 13.416  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
                                                              CONSTRAINT          0.000             100000.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY       0.000             100000.000  24      
MOD1/clk                                                      NET DELAY           5.499             100005.499  24      
MOD1/right_i0_i2/CK                                           CLOCK PIN           0.000             100005.499  1       
                                                              Uncertainty      -(0.000)             100005.499  
                                                              Setup time       -(0.198)             100005.301  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                       100005.301  
Arrival Time                                                                                         -(13.416)  
----------------------------------------  ------------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                 99991.885  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/state_FSM_i0/D                      |    1.743 ns 
MOD1/state_FSM_i13/D                     |    1.743 ns 
MOD1/state_FSM_i12/D                     |    1.743 ns 
MOD1/state_FSM_i16/D                     |    1.743 ns 
MOD1/state_FSM_i18/D                     |    1.743 ns 
MOD1/state_FSM_i17/D                     |    1.743 ns 
MOD1/state_FSM_i19/D                     |    1.743 ns 
select_i3/D                              |    1.743 ns 
select_i0/D                              |    1.743 ns 
select_i1/D                              |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_FSM_i0/Q  (SLICE_R18C4C)
Path End         : MOD1/state_FSM_i0/D  (SLICE_R18C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i0/CK   MOD1/state_FSM_i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i0/CK->MOD1/state_FSM_i0/Q
                                          SLICE_R18C4C        CLK_TO_Q0_DELAY  0.779                  3.863  5       
MOD1/state[11]                                                NET DELAY        0.712                  4.575  5       
MOD1/i311_3_lut_4_lut/D->MOD1/i311_3_lut_4_lut/Z
                                          SLICE_R18C4C        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n480                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i0/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i0/CK   MOD1/state_FSM_i5/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i14/Q  (SLICE_R18C4A)
Path End         : MOD1/state_FSM_i13/D  (SLICE_R17C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i14/CK->MOD1/state_FSM_i14/Q
                                          SLICE_R18C4A        CLK_TO_Q1_DELAY  0.779                  3.863  8       
MOD1/state[1]                                                 NET DELAY        0.712                  4.575  8       
MOD1.i88_2_lut_3_lut/D->MOD1.i88_2_lut_3_lut/Z
                                          SLICE_R17C4B        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n204                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i13/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i13/CK   MOD1/state_FSM_i12/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i13/Q  (SLICE_R17C4B)
Path End         : MOD1/state_FSM_i12/D  (SLICE_R17C4B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i13/CK   MOD1/state_FSM_i12/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i13/CK->MOD1/state_FSM_i13/Q
                                          SLICE_R17C4B        CLK_TO_Q0_DELAY  0.779                  3.863  7       
MOD1/state[14]                                                NET DELAY        0.712                  4.575  7       
MOD1.SLICE_13/D1->MOD1.SLICE_13/F1        SLICE_R17C4B        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1.state[14].sig_001.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i12/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i13/CK   MOD1/state_FSM_i12/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i19/Q  (SLICE_R18C4A)
Path End         : MOD1/state_FSM_i16/D  (SLICE_R17C4D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i19/CK->MOD1/state_FSM_i19/Q
                                          SLICE_R18C4A        CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/state[0]                                                 NET DELAY        0.712                  4.575  4       
MOD1.i81_2_lut_3_lut/D->MOD1.i81_2_lut_3_lut/Z
                                          SLICE_R17C4D        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n197                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i16/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i16/CK   MOD1/state_FSM_i11/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i19/Q  (SLICE_R18C4A)
Path End         : MOD1/state_FSM_i18/D  (SLICE_R17C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i19/CK->MOD1/state_FSM_i19/Q
                                          SLICE_R18C4A        CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/state[0]                                                 NET DELAY        0.712                  4.575  4       
MOD1.i79_2_lut_3_lut/D->MOD1.i79_2_lut_3_lut/Z
                                          SLICE_R17C4C        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n195                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i18/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i18/Q  (SLICE_R17C4C)
Path End         : MOD1/state_FSM_i17/D  (SLICE_R17C4C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i18/CK->MOD1/state_FSM_i18/Q
                                          SLICE_R17C4C        CLK_TO_Q0_DELAY  0.779                  3.863  4       
MOD1/state[12]                                                NET DELAY        0.712                  4.575  4       
MOD1.SLICE_8/D1->MOD1.SLICE_8/F1          SLICE_R17C4C        D1_TO_F1_DELAY   0.252                  4.827  1       
MOD1.state[12].sig_000.FeedThruLUT                            NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i17/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i18/CK   MOD1/state_FSM_i17/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_FSM_i15/Q  (SLICE_R18C3A)
Path End         : MOD1/state_FSM_i19/D  (SLICE_R18C4A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i15/CK   MOD1/state_FSM_i10/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/state_FSM_i15/CK->MOD1/state_FSM_i15/Q
                                          SLICE_R18C3A        CLK_TO_Q0_DELAY  0.779                  3.863  8       
MOD1/state[8]                                                 NET DELAY        0.712                  4.575  8       
MOD1/reduce_or_77_i1_3_lut_4_lut/C->MOD1/reduce_or_77_i1_3_lut_4_lut/Z
                                          SLICE_R18C4A        D0_TO_F0_DELAY   0.252                  4.827  1       
MOD1/n194                                                     NET DELAY        0.000                  4.827  1       
MOD1/state_FSM_i19/D                                          ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/state_FSM_i19/CK   MOD1/state_FSM_i14/CK}
                                                              CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i3/Q  (SLICE_R15C3B)
Path End         : select_i3/D  (SLICE_R15C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/left_i0_i3/CK   MOD1/left_i0_i2/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i3/CK->MOD1/left_i0_i3/Q     SLICE_R15C3B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[3]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i4_3_lut/B->mux_6_i4_3_lut/Z        SLICE_R15C2D        D1_TO_F1_DELAY   0.252                  4.827  1       
select_3__N_6[3]                                              NET DELAY        0.000                  4.827  1       
select_i3/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{select_i2/CK   select_i3/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i0/Q  (SLICE_R15C3C)
Path End         : select_i0/D  (SLICE_R14C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i0/CK->MOD1/left_i0_i0/Q     SLICE_R15C3C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/left[0]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i1_3_lut/B->mux_6_i1_3_lut/Z        SLICE_R14C3A        D0_TO_F0_DELAY   0.252                  4.827  1       
select_3__N_6[0]                                              NET DELAY        0.000                  4.827  1       
select_i0/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{select_i0/CK   select_i1/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/left_i0_i1/Q  (SLICE_R15C3C)
Path End         : select_i1/D  (SLICE_R14C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{MOD1/left_i0_i0/CK   MOD1/left_i0_i1/CK}
                                                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
MOD1/left_i0_i1/CK->MOD1/left_i0_i1/Q     SLICE_R15C3C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/left[1]                                                  NET DELAY        0.712                  4.575  1       
mux_6_i2_3_lut/B->mux_6_i2_3_lut/Z        SLICE_R14C3A        D1_TO_F1_DELAY   0.252                  4.827  1       
select_3__N_6[1]                                              NET DELAY        0.000                  4.827  1       
select_i1/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name      Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
                                                              CONSTRAINT       0.000                  0.000  1       
lf_osc/CLKLF                              LFOSC_LFOSC_R26C32  CLOCK LATENCY    0.000                  0.000  25      
MOD1/clk                                                      NET DELAY        3.084                  3.084  25      
{select_i0/CK   select_i1/CK}                                 CLOCK PIN        0.000                  3.084  1       
                                                              Uncertainty      0.000                  3.084  
                                                              Hold time        0.000                  3.084  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                        -3.084  
Arrival Time                                                                                          4.827  
----------------------------------------  ------------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                  1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



