

================================================================
== Vivado HLS Report for 'TPG'
================================================================
* Date:           Thu Dec  6 20:13:42 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        NTPG
* Solution:       solution3
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.25|      5.09|        0.78|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      2|        -|       -|
|Expression           |        -|      -|        0|     307|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       1|
|Register             |        -|      -|      274|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      2|      274|     308|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |TPG_am_submul_12nbkb_U1  |TPG_am_submul_12nbkb  | (i0 - i1) * i2 |
    |TPG_mul_mul_7s_18cud_U2  |TPG_mul_mul_7s_18cud  |     i0 * i1    |
    +-------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |addconv_3_i_cast_fu_459_p2  |     +    |      0|  0|   9|          18|          18|
    |addconv_3_i_fu_453_p2       |     +    |      0|  0|   9|          19|          19|
    |tmp2_fu_411_p2              |     +    |      0|  0|   9|          19|          19|
    |tmp3_fu_437_p2              |     +    |      0|  0|   9|          19|          19|
    |tmp4_fu_426_p2              |     +    |      0|  0|   9|          19|          19|
    |tmp_1_i_fu_185_p2           |     +    |      0|  0|   5|           2|           5|
    |tmp_8_fu_432_p2             |     +    |      0|  0|  18|          18|          18|
    |tmp_9_fu_442_p2             |     +    |      0|  0|   9|          18|          18|
    |tmp_s_fu_447_p2             |     +    |      0|  0|  18|          18|          18|
    |p_neg_i_fu_230_p2           |     -    |      0|  0|  24|           1|          24|
    |r_V_2_fu_252_p2             |     -    |      0|  0|  25|          25|          25|
    |r_V_4_2_i_fu_388_p2         |     -    |      0|  0|  24|          24|          24|
    |r_V_4_3_i_fu_294_p2         |     -    |      0|  0|  24|          24|          24|
    |out_0_peakOut               |    and   |      0|  0|   1|           1|           1|
    |tmp_2_i_fu_195_p2           |   ashr   |      0|  0|  55|          21|          21|
    |icmp_fu_130_p2              |   icmp   |      0|  0|   3|           8|           1|
    |tmp_17_i_fu_485_p2          |   icmp   |      0|  0|   7|          18|          18|
    |tmp_18_i_fu_494_p2          |   icmp   |      0|  0|   7|          18|          18|
    |o_filOut_V_fu_473_p3        |  select  |      0|  0|  18|           1|           1|
    |p_lincoeff_V_i_fu_136_p3    |  select  |      0|  0|  24|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 307|         292|         311|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |base_V_reg_532              |  12|   0|   12|          0|
    |linearizerOutput_V_reg_552  |  18|   0|   18|          0|
    |mult_reg_542                |   8|   0|    8|          0|
    |o_filOut_V_reg_579          |  18|   0|   18|          0|
    |r_V_1_reg_547               |  21|   0|   21|          0|
    |r_V_4_i_reg_562             |  25|   0|   25|          0|
    |reg_peak_reg_V_0_0          |  18|   0|   18|          0|
    |reg_peak_reg_V_0_1          |  18|   0|   18|          0|
    |reg_shift_reg_V_0_0         |  18|   0|   18|          0|
    |reg_shift_reg_V_0_1         |  18|   0|   18|          0|
    |reg_shift_reg_V_0_2         |  18|   0|   18|          0|
    |reg_shift_reg_V_0_3         |  18|   0|   18|          0|
    |shiftlin_V_reg_537          |   4|   0|    4|          0|
    |tmp_13_i_reg_557            |  19|   0|   19|          0|
    |tmp_4_reg_568               |  18|   0|   18|          0|
    |tmp_7_reg_574               |  18|   0|   18|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 274|   0|  274|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |        TPG        | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |        TPG        | return value |
|ap_start               |  in |    1| ap_ctrl_hs |        TPG        | return value |
|ap_done                | out |    1| ap_ctrl_hs |        TPG        | return value |
|ap_idle                | out |    1| ap_ctrl_hs |        TPG        | return value |
|ap_ready               | out |    1| ap_ctrl_hs |        TPG        | return value |
|in_0_data_input_V      |  in |   14|   ap_none  | in_0_data_input_V |    pointer   |
|in_0_lincoeff_V        |  in |   24|   ap_none  |  in_0_lincoeff_V  |    pointer   |
|out_0_filOut_V         | out |   18|   ap_vld   |   out_0_filOut_V  |    pointer   |
|out_0_filOut_V_ap_vld  | out |    1|   ap_vld   |   out_0_filOut_V  |    pointer   |
|out_0_peakOut          | out |    1|   ap_vld   |   out_0_peakOut   |    pointer   |
|out_0_peakOut_ap_vld   | out |    1|   ap_vld   |   out_0_peakOut   |    pointer   |
+-----------------------+-----+-----+------------+-------------------+--------------+

