name: LCD
description: Address block description
groupName: LCDC
source: STM32U073 SVD v1.0
registers:
  - name: CR
    displayName: CR
    description: Control register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LCDEN
        description: "LCD controller enable\nThis bit is set by software to enable the LCD controller/driver. It is cleared by software to turn off the LCD at the beginning of the next frame. When the LCD is disabled, all COM and SEG pins are driven to V<sub>SS</sub>."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LCD controller disabled
            value: 0
          - name: B_0x1
            description: LCD controller enabled
            value: 1
      - name: VSEL
        description: "Voltage source selection\nThis bit determines the voltage source for the LCD."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal source (voltage stepup converter)
            value: 0
          - name: B_0x1
            description: External source (VLCD pin)
            value: 1
      - name: DUTY
        description: "Duty selection\nThese bits determine the duty cycle. Values 101, 110 and 111 are forbidden.\nOthers: Reserved"
        bitOffset: 2
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Static duty
            value: 0
          - name: B_0x1
            description: 1/2 duty
            value: 1
          - name: B_0x2
            description: 1/3 duty
            value: 2
          - name: B_0x3
            description: 1/4 duty
            value: 3
          - name: B_0x4
            description: 1/8 duty
            value: 4
      - name: BIAS
        description: "Bias selector\nThese bits determine the bias used. Value 11 is forbidden."
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bias 1/4
            value: 0
          - name: B_0x1
            description: Bias 1/2
            value: 1
          - name: B_0x2
            description: Bias 1/3
            value: 2
      - name: MUX_SEG
        description: "Mux segment enable\nThis bit is used to enable SEG pin remapping. Four SEG pins can be multiplexed with1SEG[31:28] or SEG[15:12]. See Section118.3.7."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SEG pin multiplexing disabled
            value: 0
          - name: B_0x1
            description: SEG[31:28] multiplexed with SEG[43:40]
            value: 1
      - name: BUFEN
        description: "Voltage output buffer enable\nThis bit is used to enable/disable the voltage output buffer for higher driving capability."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Output buffer disabled
            value: 0
          - name: B_0x1
            description: Output buffer enabled
            value: 1
  - name: FCR
    displayName: FCR
    description: Frame control register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HD
        description: "High drive enable\nThis bit is written by software to enable a low resistance divider. Displays with high internal resistance may need a longer drive time to achieve satisfactory contrast. This bit is useful in this case if some additional power consumption can be tolerated."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Permanent high drive disabled
            value: 0
          - name: B_0x1
            description: Permanent high drive enabled. When HD = 1, PON[2:0] must be programmed to 001.
            value: 1
      - name: SOFIE
        description: "Start of frame interrupt enable\nThis bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LCD start-of-frame interrupt disabled
            value: 0
          - name: B_0x1
            description: LCD start-of-frame interrupt enabled
            value: 1
      - name: UDDIE
        description: "Update display done interrupt enable\nThis bit is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LCD update display done interrupt disabled
            value: 0
          - name: B_0x1
            description: LCD update display done interrupt enabled
            value: 1
      - name: PON
        description: "Pulse ON duration\nThese bits are written by software to define the pulse duration in terms of ck_ps pulses. A1short pulse leads to lower power consumption, but displays with high internal resistance may need a longer pulse to achieve satisfactory contrast.\nNote that the pulse is never longer than one half prescaled LCD clock period.\nPON duration example with LCDCLK = 32.7681kHz and PS=0x03:"
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 0 1s
            value: 0
          - name: B_0x1
            description: 244 1s
            value: 1
          - name: B_0x2
            description: 488 1s
            value: 2
          - name: B_0x3
            description: 782 1s
            value: 3
          - name: B_0x4
            description: 976 1s
            value: 4
          - name: B_0x5
            description: 1.22 ms
            value: 5
          - name: B_0x6
            description: 1.46 ms
            value: 6
          - name: B_0x7
            description: 1.71 ms
            value: 7
      - name: DEAD
        description: "Dead time duration\nThese bits are written by software to configure the length of the dead time between frames. During the dead time the COM and SEG voltage levels are held at 0 V to reduce the contrast without modifying the frame rate.\n......"
        bitOffset: 7
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No dead time
            value: 0
          - name: B_0x1
            description: 1 phase period dead time
            value: 1
          - name: B_0x2
            description: 2 phase period dead time
            value: 2
          - name: B_0x7
            description: 7 phase period dead time
            value: 7
      - name: CC
        description: "Contrast control\nThese bits specify one of the V<sub>LCD </sub>maximum voltages (independent of V<sub>DD</sub>). It ranges from12.60 V to 3.51V.\nNote: Refer to the datasheet for the V<sub>LCDx</sub> values."
        bitOffset: 10
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: V<sub>LCD0</sub>
            value: 0
          - name: B_0x1
            description: V<sub>LCD1</sub>
            value: 1
          - name: B_0x2
            description: V<sub>LCD2</sub>
            value: 2
          - name: B_0x3
            description: V<sub>LCD3</sub>
            value: 3
          - name: B_0x4
            description: V<sub>LCD4</sub>
            value: 4
          - name: B_0x5
            description: V<sub>LCD5</sub>
            value: 5
          - name: B_0x6
            description: V<sub>LCD6</sub>
            value: 6
          - name: B_0x7
            description: V<sub>LCD7</sub>
            value: 7
      - name: BLINKF
        description: Blink frequency selection
        bitOffset: 13
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: f<sub>LCD</sub>/8
            value: 0
          - name: B_0x1
            description: f<sub>LCD</sub>/16
            value: 1
          - name: B_0x2
            description: f<sub>LCD</sub>/32
            value: 2
          - name: B_0x3
            description: f<sub>LCD</sub>/64
            value: 3
          - name: B_0x4
            description: f<sub>LCD</sub>/128
            value: 4
          - name: B_0x5
            description: f<sub>LCD</sub>/256
            value: 5
          - name: B_0x6
            description: f<sub>LCD</sub>/512
            value: 6
          - name: B_0x7
            description: f<sub>LCD</sub>/1024
            value: 7
      - name: BLINK
        description: Blink mode selection
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Blink disabled
            value: 0
          - name: B_0x1
            description: Blink enabled on SEG[0], COM[0] (1 pixel)
            value: 1
          - name: B_0x2
            description: Blink enabled on SEG[0], all COMs (up to 8 pixels depending on the programmed duty)
            value: 2
          - name: B_0x3
            description: Blink enabled on all SEGs and all COMs (all pixels)
            value: 3
      - name: DIV
        description: "DIV clock divider\nThese bits are written by software to define the division factor of the DIV divider (see1Section118.3.2.)\n..."
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ck_div = ck_ps/16
            value: 0
          - name: B_0x1
            description: ck_div = ck_ps/17
            value: 1
          - name: B_0xF
            description: ck_div = ck_ps/31
            value: 15
      - name: PS
        description: "PS 16-bit prescaler\nThese bits are written by software to define the division factor of the PS 16-bit prescaler. \nck_ps = LCDCLK/(2<sup>PS[3:0]</sup>). See<sub> </sub>Section118.3.2.\n..."
        bitOffset: 22
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ck_ps = LCDCLK
            value: 0
          - name: B_0x1
            description: ck_ps = LCDCLK/2
            value: 1
          - name: B_0xF
            description: ck_ps = LCDCLK/32768
            value: 15
  - name: SR
    displayName: SR
    description: Status register
    addressOffset: 8
    size: 32
    resetValue: 32
    resetMask: 4294967295
    fields:
      - name: ENS
        description: "LCD enabled status\nThis bit is set and cleared by hardware. It indicates the LCD controller status.\nNote: This bit is set immediately when LCDEN in LCD_CR goes from 0 to 1. On deactivation, it reflects the real LCD status. It becomes 0 at the end of the last displayed frame."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LCD controller disabled
            value: 0
          - name: B_0x1
            description: LCD controller enabled
            value: 1
      - name: SOF
        description: "Start-of-frame flag\nThis bit is set by hardware at the beginning of a new frame, at the same time as the display data is updated. It is cleared by writing a 1 to SOFC in LCD_CLR. The bit clear has priority over the set."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No event
            value: 0
          - name: B_0x1
            description: Start-of-frame event occurred. An LCD SOF interrupt is generated if SOFIE is set.
            value: 1
      - name: UDR
        description: "Update display request\nEach time software modifies the LCD_RAM, it must set this bit to transfer the updated data to the second level buffer. This bit stays set until the end of the update. During this time, \nthe LCD_RAM is write protected. \nWhen the display is disabled, the update is performed for all LCD_DISPLAY locations. When the display is enabled, the update is performed only for locations for which commons are active (depending on DUTY). For example if DUTY = 1/2, \nNote: only the LCD_DISPLAY of COM0 and COM1 are updated.\nNote: Writing 0 on this bit or writing 1 when it is already 1 has no effect. This bit can be cleared by hardware only. It can be cleared only when LCDEN = 1"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Update display request
            value: 1
      - name: UDD
        description: "Update display done\nThis bit is set by hardware. It is cleared by writing 1 to UDDC in LCD_CLR. The bit set has priority over the clear.\nNote: If the device is in Stop mode (PCLK not provided), UDD does not generate an interrupt even if UDDIE = 1. If the display is not enabled, the UDD interrupt never occurs."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No event
            value: 0
          - name: B_0x1
            description: Update display request done. A UDD interrupt is generated if UDDIE = 1 in LCD_FCR.
            value: 1
      - name: RDY
        description: "Ready flag\nThis bit is set and cleared by hardware. It indicates the status of the stepup converter."
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Not ready
            value: 0
          - name: B_0x1
            description: Stepup converter enabled and ready to provide the correct voltage
            value: 1
      - name: FCRSF
        description: "LCD frame control register synchronization flag\nThis bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK domain. It is cleared by hardware when writing to the LCD_FCR register."
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LCD frame control register not yet synchronized
            value: 0
          - name: B_0x1
            description: LCD frame control register synchronized
            value: 1
  - name: CLR
    displayName: CLR
    description: Clear register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SOFC
        description: "Start-of-frame flag clear\nThis bit is written by software to clear SOF in LCD_SR."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear SOF flag.
            value: 1
      - name: UDDC
        description: "Update display done clear\nThis bit is written by software to clear UDD in LCD_SR."
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Clear UDD flag.
            value: 1
  - name: RAM0
    displayName: RAM0
    description: Display memory
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM1
    displayName: RAM1
    description: Display memory
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 20
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM2
    displayName: RAM2
    description: Display memory
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM3
    displayName: RAM3
    description: Display memory
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 20
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM4
    displayName: RAM4
    description: Display memory
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM5
    displayName: RAM5
    description: Display memory
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 20
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM6
    displayName: RAM6
    description: Display memory
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM7
    displayName: RAM7
    description: Display memory
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 20
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM8
    displayName: RAM8
    description: Display memory
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM9
    displayName: RAM9
    description: Display memory
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 16
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM10
    displayName: RAM10
    description: Display memory
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM11
    displayName: RAM11
    description: Display memory
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 16
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM12
    displayName: RAM12
    description: Display memory
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM13
    displayName: RAM13
    description: Display memory
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 16
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM14
    displayName: RAM14
    description: Display memory
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
  - name: RAM15
    displayName: RAM15
    description: Display memory
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEGMENT_DATA
        description: Each bit corresponds to one pixel of the LCD display.
        bitOffset: 0
        bitWidth: 16
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pixel inactive
            value: 0
          - name: B_0x1
            description: Pixel active
            value: 1
addressBlocks:
  - offset: 0
    size: 84
    usage: registers
interrupts:
  - name: INTR
    description: LCD global interrupt (combined with EXTI line 32)
