$version Generated by VerilatedVcd $end
$date Sun May 26 15:46:45 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 w clk $end
  $var wire 32 y instruction [31:0] $end
  $var wire  1 x rst $end
  $scope module core $end
   $var wire  1 \ DM_Load $end
   $var wire 32 W DM_alu_res_out [31:0] $end
   $var wire 32 F DM_load_data_in [31:0] $end
   $var wire 32 X DM_store_data_out [31:0] $end
   $var wire 32 | INSTRUCTION [31:0] $end
   $var wire  1 w clk $end
   $var wire  4 ] data_mem_mask [3:0] $end
   $var wire  1 Z data_mem_request $end
   $var wire  1 $ data_mem_valid $end
   $var wire  1 [ data_mem_we_re $end
   $var wire 32 y instruction [31:0] $end
   $var wire  4 ~ instruction_mem_mask [3:0] $end
   $var wire  1 Y instruction_mem_request $end
   $var wire  1 } instruction_mem_we_re $end
   $var wire 32 E instruction_o [31:0] $end
   $var wire 32 V pc_address [31:0] $end
   $var wire  1 x rst $end
   $var wire  1 # valid $end
   $scope module u_Core10 $end
    $var wire 32 | ADDRESS [31:0] $end
    $var wire 32 "! ALU_CONTROL [31:0] $end
    $var wire  1 f Branch $end
    $var wire 32 | DATA_WIDTH [31:0] $end
    $var wire  1 \ DM_Load $end
    $var wire 32 W DM_alu_res_out [31:0] $end
    $var wire 32 F DM_load_data_in [31:0] $end
    $var wire 32 X DM_store_data_out [31:0] $end
    $var wire  1 $ DM_valid $end
    $var wire 32 | INSTRUCTION [31:0] $end
    $var wire  1 d Jalr $end
    $var wire  1 \ Load $end
    $var wire  1 [ Store $end
    $var wire 32 V address_out [31:0] $end
    $var wire  5 c alu_control [4:0] $end
    $var wire 32 W alu_res_out [31:0] $end
    $var wire  1 g branch_result $end
    $var wire  1 w clk $end
    $var wire  4 ] data_mem_mask [3:0] $end
    $var wire  1 Z data_mem_request $end
    $var wire  1 [ data_mem_we_re $end
    $var wire 32 E instruction [31:0] $end
    $var wire 32 H instruction_fetch_pp [31:0] $end
    $var wire  4 ~ instruction_mem_mask [3:0] $end
    $var wire  1 Y instruction_mem_request $end
    $var wire  1 } instruction_mem_we_re $end
    $var wire 32 E instruction_out [31:0] $end
    $var wire  1 [ mem_en $end
    $var wire  2 h mem_to_reg [1:0] $end
    $var wire  1 e next_sel $end
    $var wire 32 G next_sel_address [31:0] $end
    $var wire 32 ` opa_mux_out [31:0] $end
    $var wire 32 _ opb_mux_out [31:0] $end
    $var wire 32 a pre_pc [31:0] $end
    $var wire 32 I pre_pc_fetch_pp [31:0] $end
    $var wire 32 z rd_wb_data [31:0] $end
    $var wire  1 x rst $end
    $var wire 32 b wrap_load_out [31:0] $end
    $scope module u_Decode_stage0 $end
     $var wire 32 "! ALU_CONTROL [31:0] $end
     $var wire  1 f Branch $end
     $var wire 32 | DATA_WIDTH [31:0] $end
     $var wire  1 $ DM_valid $end
     $var wire 32 | INSTRUCTION [31:0] $end
     $var wire  1 d Jalr $end
     $var wire  1 \ Load $end
     $var wire  1 [ Store $end
     $var wire  5 c alu_control [4:0] $end
     $var wire  1 f branch $end
     $var wire  1 g branch_result $end
     $var wire  1 w clk $end
     $var wire 32 K i_imme [31:0] $end
     $var wire 32 n imm_mux_out [31:0] $end
     $var wire  3 m imm_sel [2:0] $end
     $var wire 32 H instruction [31:0] $end
     $var wire  1 [ mem_en $end
     $var wire  2 h mem_to_reg [1:0] $end
     $var wire  1 e next_sel $end
     $var wire 32 k op_a [31:0] $end
     $var wire 32 l op_b [31:0] $end
     $var wire 32 ` opa_mux_out [31:0] $end
     $var wire 32 _ opb_mux_out [31:0] $end
     $var wire  1 i operand_a $end
     $var wire  1 j operand_b $end
     $var wire 32 I pc [31:0] $end
     $var wire  1 { reg_write $end
     $var wire  1 x rst $end
     $var wire 32 z rwd_data_out [31:0] $end
     $var wire 32 L s_imme [31:0] $end
     $var wire 32 M sb_imme [31:0] $end
     $var wire 32 O u_imme [31:0] $end
     $var wire 32 N uj_imme [31:0] $end
     $scope module u_branch0 $end
      $var wire 32 | DataWidth [31:0] $end
      $var wire  1 f en $end
      $var wire  3 Q fun3 [2:0] $end
      $var wire 32 k operand_a [31:0] $end
      $var wire 32 l operand_b [31:0] $end
      $var wire  1 g result $end
     $upscope $end
     $scope module u_cu0 $end
      $var wire 32 "! ALU_CONTROL [31:0] $end
      $var wire  1 f Branch $end
      $var wire  1 $ DM_valid $end
      $var wire 32 $! FUNCTION3 [31:0] $end
      $var wire 32 %! FUNCTION7 [31:0] $end
      $var wire  1 d Jalr $end
      $var wire  1 \ Load $end
      $var wire 32 %! OPCODE [31:0] $end
      $var wire  1 [ Store $end
      $var wire  5 c alu_control [4:0] $end
      $var wire  1 r auipc $end
      $var wire  1 f branch $end
      $var wire  3 Q fun3 [2:0] $end
      $var wire  7 P fun7 [6:0] $end
      $var wire  1 p i_type $end
      $var wire  3 m imm_sel [2:0] $end
      $var wire  1 e jal $end
      $var wire  1 d jalr $end
      $var wire  1 \ load $end
      $var wire  1 q lui $end
      $var wire  1 [ mem_en $end
      $var wire  2 h mem_to_reg [1:0] $end
      $var wire  1 e next_sel $end
      $var wire  7 R opcode_i [6:0] $end
      $var wire  1 i operand_a_o $end
      $var wire  1 j operand_b_o $end
      $var wire  1 o r_type $end
      $var wire  1 { reg_write_o $end
      $var wire  1 [ store $end
     $upscope $end
     $scope module u_immediate_gene0 $end
      $var wire 32 | INSTRUCTION [31:0] $end
      $var wire 32 K i_imme [31:0] $end
      $var wire 32 H instruction [31:0] $end
      $var wire 32 L s_imme [31:0] $end
      $var wire 32 M sb_imme [31:0] $end
      $var wire 32 O u_imme [31:0] $end
      $var wire 32 N uj_imme [31:0] $end
     $upscope $end
     $scope module u_registerfile0 $end
      $var wire 32 "! AddrRegWidth [31:0] $end
      $var wire 32 | Data_Width [31:0] $end
      $var wire  1 w clk $end
      $var wire 32 z data [31:0] $end
      $var wire  1 { en $end
      $var wire 32 D i [31:0] $end
      $var wire 32 k op_a [31:0] $end
      $var wire 32 l op_b [31:0] $end
      $var wire  5 U rd [4:0] $end
      $var wire 32 % register(1) [31:0] $end
      $var wire 32 . register(10) [31:0] $end
      $var wire 32 / register(11) [31:0] $end
      $var wire 32 0 register(12) [31:0] $end
      $var wire 32 1 register(13) [31:0] $end
      $var wire 32 2 register(14) [31:0] $end
      $var wire 32 3 register(15) [31:0] $end
      $var wire 32 4 register(16) [31:0] $end
      $var wire 32 5 register(17) [31:0] $end
      $var wire 32 6 register(18) [31:0] $end
      $var wire 32 7 register(19) [31:0] $end
      $var wire 32 & register(2) [31:0] $end
      $var wire 32 8 register(20) [31:0] $end
      $var wire 32 9 register(21) [31:0] $end
      $var wire 32 : register(22) [31:0] $end
      $var wire 32 ; register(23) [31:0] $end
      $var wire 32 < register(24) [31:0] $end
      $var wire 32 = register(25) [31:0] $end
      $var wire 32 > register(26) [31:0] $end
      $var wire 32 ? register(27) [31:0] $end
      $var wire 32 @ register(28) [31:0] $end
      $var wire 32 A register(29) [31:0] $end
      $var wire 32 ' register(3) [31:0] $end
      $var wire 32 B register(30) [31:0] $end
      $var wire 32 C register(31) [31:0] $end
      $var wire 32 ( register(4) [31:0] $end
      $var wire 32 ) register(5) [31:0] $end
      $var wire 32 * register(6) [31:0] $end
      $var wire 32 + register(7) [31:0] $end
      $var wire 32 , register(8) [31:0] $end
      $var wire 32 - register(9) [31:0] $end
      $var wire  5 S rs1 [4:0] $end
      $var wire  5 T rs2 [4:0] $end
      $var wire  1 x rst $end
     $upscope $end
    $upscope $end
    $scope module u_Execute_stage0 $end
     $var wire 32 "! ALU_CONTROL [31:0] $end
     $var wire 32 | DATA_WIDTH [31:0] $end
     $var wire 32 ` a_i [31:0] $end
     $var wire  5 c alu_control [4:0] $end
     $var wire 32 W alu_res_out [31:0] $end
     $var wire 32 _ b_i [31:0] $end
     $var wire 32 G next_sel_address [31:0] $end
     $var wire 32 I pc_address [31:0] $end
     $scope module u_alu0 $end
      $var wire 32 | DATA_WIDTH [31:0] $end
      $var wire 32 ` a_i [31:0] $end
      $var wire 32 _ b_i [31:0] $end
      $var wire 64 s mult_res [63:0] $end
      $var wire  5 c op_i [4:0] $end
      $var wire 32 W res_o [31:0] $end
     $upscope $end
    $upscope $end
    $scope module u_Fetch_pipe0 $end
     $var wire 32 | ADDRESS [31:0] $end
     $var wire 32 | INSTRUCTION [31:0] $end
     $var wire  1 d Jalr $end
     $var wire  1 g branch_result $end
     $var wire  1 w clk $end
     $var wire  1 J flush_pipeline $end
     $var wire 32 H instruc [31:0] $end
     $var wire 32 E instruction_fetch [31:0] $end
     $var wire 32 H instruction_fetch_pp [31:0] $end
     $var wire  1 \ load $end
     $var wire  1 e next_select $end
     $var wire 32 I pre_address [31:0] $end
     $var wire 32 a pre_address_fetch [31:0] $end
     $var wire 32 I pre_pc_fetch_pp [31:0] $end
    $upscope $end
    $scope module u_Fetch_stage0 $end
     $var wire 32 | ADDRESS [31:0] $end
     $var wire  1 $ DM_valid $end
     $var wire 32 | INSTRUCTION [31:0] $end
     $var wire  1 d Jalr $end
     $var wire 32 #! address_in [31:0] $end
     $var wire  1 f branch $end
     $var wire  1 g branch_result $end
     $var wire  1 w clk $end
     $var wire 32 E instruction [31:0] $end
     $var wire 32 E instruction_fetch [31:0] $end
     $var wire  1 \ load $end
     $var wire  4 ~ mask [3:0] $end
     $var wire 32 W next_address [31:0] $end
     $var wire  1 e next_sel $end
     $var wire 32 V pc_addr_out [31:0] $end
     $var wire 32 a pre_pc [31:0] $end
     $var wire  1 Y request $end
     $var wire  1 x rst $end
     $var wire  1 } we_re $end
     $scope module u_pc0 $end
      $var wire 32 | ADDRESS [31:0] $end
      $var wire  1 $ DM_valid $end
      $var wire  1 d Jalr $end
      $var wire 32 #! address_in [31:0] $end
      $var wire 32 V address_out [31:0] $end
      $var wire  1 f branch $end
      $var wire  1 g branch_result $end
      $var wire  1 w clk $end
      $var wire  1 \ load $end
      $var wire 32 W next_address [31:0] $end
      $var wire  1 e next_sel $end
      $var wire 32 a pre_pc [31:0] $end
      $var wire  1 x rst $end
     $upscope $end
    $upscope $end
    $scope module u_Writeback_stage0 $end
     $var wire 32 | DataWidth [31:0] $end
     $var wire 32 W alu_out [31:0] $end
     $var wire 32 b data_mem_out [31:0] $end
     $var wire  2 h mem_to_reg [1:0] $end
     $var wire 32 G next_sel_address [31:0] $end
     $var wire 32 z rd_mux_out [31:0] $end
    $upscope $end
    $scope module u_memorystage0 $end
     $var wire 32 | DataWidth [31:0] $end
     $var wire 32 W alu_out_address [31:0] $end
     $var wire  1 $ data_valid $end
     $var wire 32 H instruction [31:0] $end
     $var wire  1 \ load $end
     $var wire  4 ] mask [3:0] $end
     $var wire  1 [ mem_en $end
     $var wire 32 _ operand_b [31:0] $end
     $var wire  1 Z request $end
     $var wire  1 [ store $end
     $var wire 32 X store_data_out [31:0] $end
     $var wire  1 [ we_re $end
     $var wire 32 F wrap_load_in [31:0] $end
     $var wire 32 b wrap_load_out [31:0] $end
     $scope module u_wrapper_memory0 $end
      $var wire 32 | DataWidth [31:0] $end
      $var wire  1 \ Load $end
      $var wire  2 u byteadd [1:0] $end
      $var wire 32 _ data_i [31:0] $end
      $var wire 32 X data_o [31:0] $end
      $var wire  1 $ data_valid $end
      $var wire  3 Q fun3 [2:0] $end
      $var wire  4 ] masking [3:0] $end
      $var wire  1 [ mem_en $end
      $var wire 32 F wrap_load_in [31:0] $end
      $var wire 32 b wrap_load_out [31:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module u_data_memory0 $end
    $var wire 32 #! INIT_MEM [31:0] $end
    $var wire  8 v address [7:0] $end
    $var wire  1 w clk $end
    $var wire 32 X data_in [31:0] $end
    $var wire 32 F data_out [31:0] $end
    $var wire  1 \ load $end
    $var wire  4 ] mask [3:0] $end
    $var wire  1 Z request $end
    $var wire  1 x rst $end
    $var wire  1 $ valid $end
    $var wire  1 [ we_re $end
    $scope module u_memory $end
     $var wire 32 #! INIT_MEM [31:0] $end
     $var wire  8 v address [7:0] $end
     $var wire  1 w clk $end
     $var wire 32 X data_in [31:0] $end
     $var wire 32 F data_out [31:0] $end
     $var wire  4 ] mask [3:0] $end
     $var wire  1 Z request $end
     $var wire  1 [ we_re $end
    $upscope $end
   $upscope $end
   $scope module u_instruc_mem_top0 $end
    $var wire 32 !! INIT_MEM [31:0] $end
    $var wire  8 ^ address [7:0] $end
    $var wire  1 w clk $end
    $var wire 32 y data_in [31:0] $end
    $var wire 32 E data_out [31:0] $end
    $var wire  4 ~ mask [3:0] $end
    $var wire  1 Y request $end
    $var wire  1 x rst $end
    $var wire  1 # valid $end
    $var wire  1 } we_re $end
    $scope module u_memory $end
     $var wire 32 !! INIT_MEM [31:0] $end
     $var wire  8 ^ address [7:0] $end
     $var wire  1 w clk $end
     $var wire 32 y data_in [31:0] $end
     $var wire 32 E data_out [31:0] $end
     $var wire  4 ~ mask [3:0] $end
     $var wire  1 Y request $end
     $var wire  1 } we_re $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
b00000000000000000000000000000000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 2
b00000000000000000000000000000000 3
b00000000000000000000000000000000 4
b00000000000000000000000000000000 5
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000000000 8
b00000000000000000000000000000000 9
b00000000000000000000000000000000 :
b00000000000000000000000000000000 ;
b00000000000000000000000000000000 <
b00000000000000000000000000000000 =
b00000000000000000000000000000000 >
b00000000000000000000000000000000 ?
b00000000000000000000000000000000 @
b00000000000000000000000000000000 A
b00000000000000000000000000000000 B
b00000000000000000000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 F
b00000000000000000000000000000100 G
b00000000000000000000000000000000 H
b00000000000000000000000000000000 I
0J
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b0000000 P
b000 Q
b0000000 R
b00000 S
b00000 T
b00000 U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 X
1Y
0Z
0[
0\
b0000 ]
b00000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
b00000 c
0d
0e
0f
0g
b00 h
0i
0j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b000 m
b00000000000000000000000000000000 n
0o
0p
0q
0r
b0000000000000000000000000000000000000000000000000000000000000000 s
b00 u
b00000000 v
0w
0x
b00000000000000000000000000000000 y
b00000000000000000000000000000000 z
0{
b00000000000000000000000000100000 |
0}
b1111 ~
b00000000000000000000000000000001 !!
b00000000000000000000000000000101 "!
b00000000000000000000000000000000 #!
b00000000000000000000000000000011 $!
b00000000000000000000000000000111 %!
#1
b00000000000000000000000000100000 D
b00000010100000000000000010010011 E
1w
#2
0w
1x
#3
1#
b00000010100000000000000010010011 H
b00000000000000000000000000101000 K
b00000000000000000000000000100001 L
b00000000000000000000100000100000 M
b00000000000000000000000000101000 N
b00000010100000000000000000000000 O
b0000001 P
b0010011 R
b01000 T
b00001 U
b00000000000000000000000000000100 V
b00000000000000000000000000101000 W
b00000001 ^
b00000000000000000000000000101000 _
1j
b00000000000000000000000000101000 n
1p
b00001010 v
1w
b00000000000000000000000000101000 z
1{
#4
0w
#5
b00000000000000000000000000101000 %
b00000000000100001000000100110011 E
b00000000000000000000000000001000 V
b00000010 ^
b00000000000000000000000000000100 a
1w
#6
0w
#7
b00000000010000000000001000010011 E
b00000000000000000000000000001000 G
b00000000000100001000000100110011 H
b00000000000000000000000000000100 I
b00000000000000000000000000000001 K
b00000000000000000000000000000010 L
b00000000000000000000000000000010 M
b00000000000000001000100000000000 N
b00000000000100001000000000000000 O
b0000000 P
b0110011 R
b00001 S
b00001 T
b00010 U
b00000000000000000000000000001100 V
b00000000000000000000000001010000 W
b00000011 ^
b00000000000000000000000000101000 `
b00000000000000000000000000001000 a
0j
b00000000000000000000000000101000 k
b00000000000000000000000000101000 l
b00000000000000000000000000000001 n
1o
0p
b00010100 v
1w
b00000000000000000000000001010000 z
#8
0w
#9
b00000000000000000000000001010000 &
b01000000000000000000001010110111 E
b00000000000000000000000000001100 G
b00000000010000000000001000010011 H
b00000000000000000000000000001000 I
b00000000000000000000000000000100 K
b00000000000000000000000000000100 L
b00000000000000000000000000000100 M
b00000000000000000000000000000100 N
b00000000010000000000000000000000 O
b0010011 R
b00000 S
b00100 T
b00100 U
b00000000000000000000000000010000 V
b00000000000000000000000000000100 W
b00000100 ^
b00000000000000000000000000000100 _
b00000000000000000000000000000000 `
b00000000000000000000000000001100 a
1j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000100 n
0o
1p
b00000001 v
1w
b00000000000000000000000000000100 z
#10
0w
#11
b00000000000000000000000000000100 (
b00000010001000001000010100110011 E
b00000000000000000000000000010000 G
b01000000000000000000001010110111 H
b00000000000000000000000000001100 I
b00000000000000000000010000000000 K
b00000000000000000000010000000101 L
b00000000000000000000110000000100 M
b00000000000000000000010000000000 N
b01000000000000000000000000000000 O
b0100000 P
b0110111 R
b00000 T
b00101 U
b00000000000000000000000000010100 V
b01000000000000000000000000000000 W
b00000101 ^
b01000000000000000000000000000000 _
b00000000000000000000000000010000 a
b01111 c
b100 m
b01000000000000000000000000000000 n
0p
1q
b00000000 v
1w
b01000000000000000000000000000000 z
#12
0w
#13
b01000000000000000000000000000000 )
b00000010010000101000010110110011 E
b00000000000000000000000000010100 G
b00000010001000001000010100110011 H
b00000000000000000000000000010000 I
b00000000000000000000000000100010 K
b00000000000000000000000000101010 L
b00000000000000000000000000101010 M
b00000000000000001000000000100010 N
b00000010001000001000000000000000 O
b0000001 P
b0110011 R
b00001 S
b00010 T
b01010 U
b00000000000000000000000000011000 V
b00000000000000000000110010000000 W
b00000110 ^
b00000000000000000000000001010000 _
b00000000000000000000000000101000 `
b00000000000000000000000000010100 a
b10000 c
0j
b00000000000000000000000000101000 k
b00000000000000000000000001010000 l
b000 m
b00000000000000000000000000100010 n
1o
0q
b0000000000000000000000000000000000000000000000000000110010000000 s
b00100000 v
1w
b00000000000000000000110010000000 z
#14
0w
#15
b00000000000000000000110010000000 .
b00000010010000101001011000110011 E
b00000000000000000000000000011000 G
b00000010010000101000010110110011 H
b00000000000000000000000000010100 I
b00000000000000000000000000100100 K
b00000000000000000000000000101011 L
b00000000000000000000100000101010 M
b00000000000000101000000000100100 N
b00000010010000101000000000000000 O
b00101 S
b00100 T
b01011 U
b00000000000000000000000000011100 V
b00000000000000000000000000000000 W
b00000111 ^
b00000000000000000000000000000100 _
b01000000000000000000000000000000 `
b00000000000000000000000000011000 a
b01000000000000000000000000000000 k
b00000000000000000000000000000100 l
b00000000000000000000000000100100 n
b0000000000000000000000000000000100000000000000000000000000000000 s
b00000000 v
1w
b00000000000000000000000000000000 z
#16
0w
#17
b00000000000000000000000000000000 E
b00000000000000000000000000011100 G
b00000010010000101001011000110011 H
b00000000000000000000000000011000 I
b00000000000000000000000000101100 L
b00000000000000000000000000101100 M
b00000000000000101001000000100100 N
b00000010010000101001000000000000 O
b001 Q
b01100 U
b00000000000000000000000000100000 V
b00000000000000000000000000000001 W
b00001000 ^
b00000000000000000000000000011100 a
b10001 c
b01 u
1w
b00000000000000000000000000000001 z
#18
0w
#19
b00000000000000000000000000000001 0
b00000000000000000000000000100000 G
b00000000000000000000000000000000 H
b00000000000000000000000000011100 I
b00000000000000000000000000000000 K
b00000000000000000000000000000000 L
b00000000000000000000000000000000 M
b00000000000000000000000000000000 N
b00000000000000000000000000000000 O
b0000000 P
b000 Q
b0000000 R
b00000 S
b00000 T
b00000 U
b00000000000000000000000000100100 V
b00000000000000000000000000000000 W
b00001001 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000100000 a
b00000 c
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 n
0o
b00 u
1w
b00000000000000000000000000000000 z
0{
#20
0w
#21
b00000000000000000000000000100100 G
b00000000000000000000000000100000 I
b00000000000000000000000000101000 V
b00001010 ^
b00000000000000000000000000100100 a
1w
#22
0w
#23
b00000000000000000000000000101000 G
b00000000000000000000000000100100 I
b00000000000000000000000000101100 V
b00001011 ^
b00000000000000000000000000101000 a
1w
#24
0w
#25
b00000000000000000000000000101100 G
b00000000000000000000000000101000 I
b00000000000000000000000000110000 V
b00001100 ^
b00000000000000000000000000101100 a
1w
#26
0w
#27
b00000000000000000000000000110000 G
b00000000000000000000000000101100 I
b00000000000000000000000000110100 V
b00001101 ^
b00000000000000000000000000110000 a
1w
#28
0w
#29
b00000000000000000000000000110100 G
b00000000000000000000000000110000 I
b00000000000000000000000000111000 V
b00001110 ^
b00000000000000000000000000110100 a
1w
#30
0w
#31
b00000000000000000000000000111000 G
b00000000000000000000000000110100 I
b00000000000000000000000000111100 V
b00001111 ^
b00000000000000000000000000111000 a
1w
#32
0w
#33
b00000000000000000000000000111100 G
b00000000000000000000000000111000 I
b00000000000000000000000001000000 V
b00010000 ^
b00000000000000000000000000111100 a
1w
#34
0w
#35
b00000000000000000000000001000000 G
b00000000000000000000000000111100 I
b00000000000000000000000001000100 V
b00010001 ^
b00000000000000000000000001000000 a
1w
#36
0w
#37
b00000000000000000000000001000100 G
b00000000000000000000000001000000 I
b00000000000000000000000001001000 V
b00010010 ^
b00000000000000000000000001000100 a
1w
#38
0w
#39
b00000000000000000000000001001000 G
b00000000000000000000000001000100 I
b00000000000000000000000001001100 V
b00010011 ^
b00000000000000000000000001001000 a
1w
#40
0w
#41
b00000000000000000000000001001100 G
b00000000000000000000000001001000 I
b00000000000000000000000001010000 V
b00010100 ^
b00000000000000000000000001001100 a
1w
#42
0w
#43
b00000000000000000000000001010000 G
b00000000000000000000000001001100 I
b00000000000000000000000001010100 V
b00010101 ^
b00000000000000000000000001010000 a
1w
#44
0w
#45
b00000000000000000000000001010100 G
b00000000000000000000000001010000 I
b00000000000000000000000001011000 V
b00010110 ^
b00000000000000000000000001010100 a
1w
#46
0w
#47
b00000000000000000000000001011000 G
b00000000000000000000000001010100 I
b00000000000000000000000001011100 V
b00010111 ^
b00000000000000000000000001011000 a
1w
#48
0w
#49
b00000000000000000000000001011100 G
b00000000000000000000000001011000 I
b00000000000000000000000001100000 V
b00011000 ^
b00000000000000000000000001011100 a
1w
#50
0w
#51
b00000000000000000000000001100000 G
b00000000000000000000000001011100 I
b00000000000000000000000001100100 V
b00011001 ^
b00000000000000000000000001100000 a
1w
#52
0w
#53
b00000000000000000000000001100100 G
b00000000000000000000000001100000 I
b00000000000000000000000001101000 V
b00011010 ^
b00000000000000000000000001100100 a
1w
#54
0w
#55
b00000000000000000000000001101000 G
b00000000000000000000000001100100 I
b00000000000000000000000001101100 V
b00011011 ^
b00000000000000000000000001101000 a
1w
#56
0w
#57
b00000000000000000000000001101100 G
b00000000000000000000000001101000 I
b00000000000000000000000001110000 V
b00011100 ^
b00000000000000000000000001101100 a
1w
#58
0w
#59
b00000000000000000000000001110000 G
b00000000000000000000000001101100 I
b00000000000000000000000001110100 V
b00011101 ^
b00000000000000000000000001110000 a
1w
