
blink2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045c8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  080047a8  080047a8  000057a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004860  08004860  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004860  08004860  00005860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004868  08004868  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004868  08004868  00005868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800486c  0800486c  0000586c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004870  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  080048d8  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  080048d8  0000626c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5ca  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002001  00000000  00000000  00013662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac8  00000000  00000000  00015668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000083d  00000000  00000000  00016130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dd04  00000000  00000000  0001696d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c8b0  00000000  00000000  00034671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b885e  00000000  00000000  00040f21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f977f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032cc  00000000  00000000  000f97c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000fca90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004790 	.word	0x08004790

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08004790 	.word	0x08004790

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart1
int _write(int fd, char* ptr, int len) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d002      	beq.n	8000604 <_write+0x18>
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b02      	cmp	r3, #2
 8000602:	d111      	bne.n	8000628 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	b29a      	uxth	r2, r3
 8000608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060c:	68b9      	ldr	r1, [r7, #8]
 800060e:	4809      	ldr	r0, [pc, #36]	@ (8000634 <_write+0x48>)
 8000610:	f001 fef8 	bl	8002404 <HAL_UART_Transmit>
 8000614:	4603      	mov	r3, r0
 8000616:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000618:	7dfb      	ldrb	r3, [r7, #23]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d101      	bne.n	8000622 <_write+0x36>
      return len;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	e004      	b.n	800062c <_write+0x40>
    else
      return -1;
 8000622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000626:	e001      	b.n	800062c <_write+0x40>
  }
  return -1;
 8000628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800062c:	4618      	mov	r0, r3
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000084 	.word	0x20000084

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063e:	f000 faca 	bl	8000bd6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000642:	f000 f843 	bl	80006cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000646:	f000 f8d9 	bl	80007fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800064a:	f000 f88b 	bl	8000764 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Blink2 Starting \n");
 800064e:	481b      	ldr	r0, [pc, #108]	@ (80006bc <main+0x84>)
 8000650:	f003 fa3c 	bl	8003acc <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t now = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	603b      	str	r3, [r7, #0]
  uint32_t last_blink = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
  uint32_t last_tick = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
  uint32_t loop_cnt = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	607b      	str	r3, [r7, #4]

  while (1)
  {
	  now = HAL_GetTick();
 8000664:	f000 fb1c 	bl	8000ca0 <HAL_GetTick>
 8000668:	6038      	str	r0, [r7, #0]

	  if(now - last_blink >= 500)
 800066a:	683a      	ldr	r2, [r7, #0]
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	1ad3      	subs	r3, r2, r3
 8000670:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000674:	d309      	bcc.n	800068a <main+0x52>
	  {
		  printf("Toggling GPIO\n");
 8000676:	4812      	ldr	r0, [pc, #72]	@ (80006c0 <main+0x88>)
 8000678:	f003 fa28 	bl	8003acc <puts>

		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800067c:	2120      	movs	r1, #32
 800067e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000682:	f000 fe83 	bl	800138c <HAL_GPIO_TogglePin>

		  last_blink = now;
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	60fb      	str	r3, [r7, #12]
	  }

	  if(now - last_tick >= 1000)
 800068a:	683a      	ldr	r2, [r7, #0]
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	1ad3      	subs	r3, r2, r3
 8000690:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000694:	d30d      	bcc.n	80006b2 <main+0x7a>
	  {
		  printf("Tick %lu (loop count = %lu)\n", now / 1000, loop_cnt);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	4a0a      	ldr	r2, [pc, #40]	@ (80006c4 <main+0x8c>)
 800069a:	fba2 2303 	umull	r2, r3, r2, r3
 800069e:	099b      	lsrs	r3, r3, #6
 80006a0:	687a      	ldr	r2, [r7, #4]
 80006a2:	4619      	mov	r1, r3
 80006a4:	4808      	ldr	r0, [pc, #32]	@ (80006c8 <main+0x90>)
 80006a6:	f003 f9a9 	bl	80039fc <iprintf>

		  loop_cnt = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	607b      	str	r3, [r7, #4]
		  last_tick = now;
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	60bb      	str	r3, [r7, #8]
	  }

	  ++loop_cnt;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	3301      	adds	r3, #1
 80006b6:	607b      	str	r3, [r7, #4]
	  now = HAL_GetTick();
 80006b8:	e7d4      	b.n	8000664 <main+0x2c>
 80006ba:	bf00      	nop
 80006bc:	080047a8 	.word	0x080047a8
 80006c0:	080047bc 	.word	0x080047bc
 80006c4:	10624dd3 	.word	0x10624dd3
 80006c8:	080047cc 	.word	0x080047cc

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b094      	sub	sp, #80	@ 0x50
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	f107 0318 	add.w	r3, r7, #24
 80006d6:	2238      	movs	r2, #56	@ 0x38
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 fad6 	bl	8003c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80006ee:	2000      	movs	r0, #0
 80006f0:	f000 fe66 	bl	80013c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f4:	2302      	movs	r3, #2
 80006f6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006fe:	2340      	movs	r3, #64	@ 0x40
 8000700:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000702:	2302      	movs	r3, #2
 8000704:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000706:	2302      	movs	r3, #2
 8000708:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800070a:	2304      	movs	r3, #4
 800070c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800070e:	2355      	movs	r3, #85	@ 0x55
 8000710:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000712:	2302      	movs	r3, #2
 8000714:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000716:	2302      	movs	r3, #2
 8000718:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800071a:	2302      	movs	r3, #2
 800071c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071e:	f107 0318 	add.w	r3, r7, #24
 8000722:	4618      	mov	r0, r3
 8000724:	f000 ff00 	bl	8001528 <HAL_RCC_OscConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800072e:	f000 f8cb 	bl	80008c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000732:	230f      	movs	r3, #15
 8000734:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000736:	2303      	movs	r3, #3
 8000738:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800073e:	2300      	movs	r3, #0
 8000740:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2104      	movs	r1, #4
 800074a:	4618      	mov	r0, r3
 800074c:	f001 f9fe 	bl	8001b4c <HAL_RCC_ClockConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000756:	f000 f8b7 	bl	80008c8 <Error_Handler>
  }
}
 800075a:	bf00      	nop
 800075c:	3750      	adds	r7, #80	@ 0x50
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
	...

08000764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000768:	4b22      	ldr	r3, [pc, #136]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800076a:	4a23      	ldr	r2, [pc, #140]	@ (80007f8 <MX_USART2_UART_Init+0x94>)
 800076c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 800076e:	4b21      	ldr	r3, [pc, #132]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000770:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8000774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b1d      	ldr	r3, [pc, #116]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000782:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079a:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007a0:	4b14      	ldr	r3, [pc, #80]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a6:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ac:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007ae:	f001 fdd9 	bl	8002364 <HAL_UART_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007b8:	f000 f886 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007bc:	2100      	movs	r1, #0
 80007be:	480d      	ldr	r0, [pc, #52]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007c0:	f002 ff8f 	bl	80036e2 <HAL_UARTEx_SetTxFifoThreshold>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007ca:	f000 f87d 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ce:	2100      	movs	r1, #0
 80007d0:	4808      	ldr	r0, [pc, #32]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007d2:	f002 ffc4 	bl	800375e <HAL_UARTEx_SetRxFifoThreshold>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007dc:	f000 f874 	bl	80008c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007e0:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007e2:	f002 ff45 	bl	8003670 <HAL_UARTEx_DisableFifoMode>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007ec:	f000 f86c 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	20000084 	.word	0x20000084
 80007f8:	40004400 	.word	0x40004400

080007fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08a      	sub	sp, #40	@ 0x28
 8000800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000802:	f107 0314 	add.w	r3, r7, #20
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	605a      	str	r2, [r3, #4]
 800080c:	609a      	str	r2, [r3, #8]
 800080e:	60da      	str	r2, [r3, #12]
 8000810:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000812:	4b2b      	ldr	r3, [pc, #172]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	4a2a      	ldr	r2, [pc, #168]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081e:	4b28      	ldr	r3, [pc, #160]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	f003 0304 	and.w	r3, r3, #4
 8000826:	613b      	str	r3, [r7, #16]
 8000828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082a:	4b25      	ldr	r3, [pc, #148]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a24      	ldr	r2, [pc, #144]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000830:	f043 0320 	orr.w	r3, r3, #32
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b22      	ldr	r3, [pc, #136]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0320 	and.w	r3, r3, #32
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000842:	4b1f      	ldr	r3, [pc, #124]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a1e      	ldr	r2, [pc, #120]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b1c      	ldr	r3, [pc, #112]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	60bb      	str	r3, [r7, #8]
 8000858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800085a:	4b19      	ldr	r3, [pc, #100]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085e:	4a18      	ldr	r2, [pc, #96]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000860:	f043 0302 	orr.w	r3, r3, #2
 8000864:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000866:	4b16      	ldr	r3, [pc, #88]	@ (80008c0 <MX_GPIO_Init+0xc4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	f003 0302 	and.w	r3, r3, #2
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2120      	movs	r1, #32
 8000876:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800087a:	f000 fd6f 	bl	800135c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800087e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000884:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800088e:	f107 0314 	add.w	r3, r7, #20
 8000892:	4619      	mov	r1, r3
 8000894:	480b      	ldr	r0, [pc, #44]	@ (80008c4 <MX_GPIO_Init+0xc8>)
 8000896:	f000 fbdf 	bl	8001058 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800089a:	2320      	movs	r3, #32
 800089c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089e:	2301      	movs	r3, #1
 80008a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a6:	2300      	movs	r3, #0
 80008a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 0314 	add.w	r3, r7, #20
 80008ae:	4619      	mov	r1, r3
 80008b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008b4:	f000 fbd0 	bl	8001058 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008b8:	bf00      	nop
 80008ba:	3728      	adds	r7, #40	@ 0x28
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40021000 	.word	0x40021000
 80008c4:	48000800 	.word	0x48000800

080008c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008cc:	b672      	cpsid	i
}
 80008ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <Error_Handler+0x8>

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <HAL_MspInit+0x44>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	4a0e      	ldr	r2, [pc, #56]	@ (8000918 <HAL_MspInit+0x44>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <HAL_MspInit+0x44>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <HAL_MspInit+0x44>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	4a08      	ldr	r2, [pc, #32]	@ (8000918 <HAL_MspInit+0x44>)
 80008f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_MspInit+0x44>)
 8000900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800090a:	f000 fdfd 	bl	8001508 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b09a      	sub	sp, #104	@ 0x68
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000934:	f107 0310 	add.w	r3, r7, #16
 8000938:	2244      	movs	r2, #68	@ 0x44
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f003 f9a5 	bl	8003c8c <memset>
  if(huart->Instance==USART2)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a23      	ldr	r2, [pc, #140]	@ (80009d4 <HAL_UART_MspInit+0xb8>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d13e      	bne.n	80009ca <HAL_UART_MspInit+0xae>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800094c:	2302      	movs	r3, #2
 800094e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000950:	2300      	movs	r3, #0
 8000952:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000954:	f107 0310 	add.w	r3, r7, #16
 8000958:	4618      	mov	r0, r3
 800095a:	f001 fb13 	bl	8001f84 <HAL_RCCEx_PeriphCLKConfig>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000964:	f7ff ffb0 	bl	80008c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000968:	4b1b      	ldr	r3, [pc, #108]	@ (80009d8 <HAL_UART_MspInit+0xbc>)
 800096a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800096c:	4a1a      	ldr	r2, [pc, #104]	@ (80009d8 <HAL_UART_MspInit+0xbc>)
 800096e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000972:	6593      	str	r3, [r2, #88]	@ 0x58
 8000974:	4b18      	ldr	r3, [pc, #96]	@ (80009d8 <HAL_UART_MspInit+0xbc>)
 8000976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000980:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <HAL_UART_MspInit+0xbc>)
 8000982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000984:	4a14      	ldr	r2, [pc, #80]	@ (80009d8 <HAL_UART_MspInit+0xbc>)
 8000986:	f043 0301 	orr.w	r3, r3, #1
 800098a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800098c:	4b12      	ldr	r3, [pc, #72]	@ (80009d8 <HAL_UART_MspInit+0xbc>)
 800098e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000998:	230c      	movs	r3, #12
 800099a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099c:	2302      	movs	r3, #2
 800099e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	2300      	movs	r3, #0
 80009a6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009a8:	2307      	movs	r3, #7
 80009aa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009b0:	4619      	mov	r1, r3
 80009b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b6:	f000 fb4f 	bl	8001058 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009ba:	2200      	movs	r2, #0
 80009bc:	2100      	movs	r1, #0
 80009be:	2026      	movs	r0, #38	@ 0x26
 80009c0:	f000 fa55 	bl	8000e6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009c4:	2026      	movs	r0, #38	@ 0x26
 80009c6:	f000 fa6c 	bl	8000ea2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009ca:	bf00      	nop
 80009cc:	3768      	adds	r7, #104	@ 0x68
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40004400 	.word	0x40004400
 80009d8:	40021000 	.word	0x40021000

080009dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <NMI_Handler+0x4>

080009e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <HardFault_Handler+0x4>

080009ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <MemManage_Handler+0x4>

080009f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <BusFault_Handler+0x4>

080009fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <UsageFault_Handler+0x4>

08000a04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr

08000a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a12:	b480      	push	{r7}
 8000a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a16:	bf00      	nop
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr

08000a20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a32:	f000 f923 	bl	8000c7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a40:	4802      	ldr	r0, [pc, #8]	@ (8000a4c <USART2_IRQHandler+0x10>)
 8000a42:	f001 fd6d 	bl	8002520 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000084 	.word	0x20000084

08000a50 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
 8000a60:	e00a      	b.n	8000a78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a62:	f3af 8000 	nop.w
 8000a66:	4601      	mov	r1, r0
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	1c5a      	adds	r2, r3, #1
 8000a6c:	60ba      	str	r2, [r7, #8]
 8000a6e:	b2ca      	uxtb	r2, r1
 8000a70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	3301      	adds	r3, #1
 8000a76:	617b      	str	r3, [r7, #20]
 8000a78:	697a      	ldr	r2, [r7, #20]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dbf0      	blt.n	8000a62 <_read+0x12>
  }

  return len;
 8000a80:	687b      	ldr	r3, [r7, #4]
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b083      	sub	sp, #12
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	370c      	adds	r7, #12
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr

08000aa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	b083      	sub	sp, #12
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
 8000aaa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ab2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac0:	4770      	bx	lr

08000ac2 <_isatty>:

int _isatty(int file)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b083      	sub	sp, #12
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000aca:	2301      	movs	r3, #1
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	370c      	adds	r7, #12
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b085      	sub	sp, #20
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ae4:	2300      	movs	r3, #0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3714      	adds	r7, #20
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
	...

08000af4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000afc:	4a14      	ldr	r2, [pc, #80]	@ (8000b50 <_sbrk+0x5c>)
 8000afe:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <_sbrk+0x60>)
 8000b00:	1ad3      	subs	r3, r2, r3
 8000b02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b08:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <_sbrk+0x64>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d102      	bne.n	8000b16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b10:	4b11      	ldr	r3, [pc, #68]	@ (8000b58 <_sbrk+0x64>)
 8000b12:	4a12      	ldr	r2, [pc, #72]	@ (8000b5c <_sbrk+0x68>)
 8000b14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b16:	4b10      	ldr	r3, [pc, #64]	@ (8000b58 <_sbrk+0x64>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d207      	bcs.n	8000b34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b24:	f003 f900 	bl	8003d28 <__errno>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b32:	e009      	b.n	8000b48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b34:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <_sbrk+0x64>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b3a:	4b07      	ldr	r3, [pc, #28]	@ (8000b58 <_sbrk+0x64>)
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	4a05      	ldr	r2, [pc, #20]	@ (8000b58 <_sbrk+0x64>)
 8000b44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b46:	68fb      	ldr	r3, [r7, #12]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3718      	adds	r7, #24
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20008000 	.word	0x20008000
 8000b54:	00000400 	.word	0x00000400
 8000b58:	20000118 	.word	0x20000118
 8000b5c:	20000270 	.word	0x20000270

08000b60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b64:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <SystemInit+0x20>)
 8000b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b6a:	4a05      	ldr	r2, [pc, #20]	@ (8000b80 <SystemInit+0x20>)
 8000b6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b84:	480d      	ldr	r0, [pc, #52]	@ (8000bbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b86:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b88:	f7ff ffea 	bl	8000b60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b8c:	480c      	ldr	r0, [pc, #48]	@ (8000bc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b8e:	490d      	ldr	r1, [pc, #52]	@ (8000bc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b90:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc8 <LoopForever+0xe>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b94:	e002      	b.n	8000b9c <LoopCopyDataInit>

08000b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9a:	3304      	adds	r3, #4

08000b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba0:	d3f9      	bcc.n	8000b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ba4:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd0 <LoopForever+0x16>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba8:	e001      	b.n	8000bae <LoopFillZerobss>

08000baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bac:	3204      	adds	r2, #4

08000bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb0:	d3fb      	bcc.n	8000baa <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000bb2:	f003 f8bf 	bl	8003d34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bb6:	f7ff fd3f 	bl	8000638 <main>

08000bba <LoopForever>:

LoopForever:
    b LoopForever
 8000bba:	e7fe      	b.n	8000bba <LoopForever>
  ldr   r0, =_estack
 8000bbc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000bc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000bc8:	08004870 	.word	0x08004870
  ldr r2, =_sbss
 8000bcc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bd0:	2000026c 	.word	0x2000026c

08000bd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bd4:	e7fe      	b.n	8000bd4 <ADC1_2_IRQHandler>

08000bd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b082      	sub	sp, #8
 8000bda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f000 f939 	bl	8000e58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000be6:	2000      	movs	r0, #0
 8000be8:	f000 f80e 	bl	8000c08 <HAL_InitTick>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d002      	beq.n	8000bf8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	71fb      	strb	r3, [r7, #7]
 8000bf6:	e001      	b.n	8000bfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bf8:	f7ff fe6c 	bl	80008d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bfc:	79fb      	ldrb	r3, [r7, #7]

}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
	...

08000c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c10:	2300      	movs	r3, #0
 8000c12:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c14:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <HAL_InitTick+0x68>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d022      	beq.n	8000c62 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c1c:	4b15      	ldr	r3, [pc, #84]	@ (8000c74 <HAL_InitTick+0x6c>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b13      	ldr	r3, [pc, #76]	@ (8000c70 <HAL_InitTick+0x68>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c28:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c30:	4618      	mov	r0, r3
 8000c32:	f000 f944 	bl	8000ebe <HAL_SYSTICK_Config>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d10f      	bne.n	8000c5c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2b0f      	cmp	r3, #15
 8000c40:	d809      	bhi.n	8000c56 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c42:	2200      	movs	r2, #0
 8000c44:	6879      	ldr	r1, [r7, #4]
 8000c46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c4a:	f000 f910 	bl	8000e6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <HAL_InitTick+0x70>)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6013      	str	r3, [r2, #0]
 8000c54:	e007      	b.n	8000c66 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	73fb      	strb	r3, [r7, #15]
 8000c5a:	e004      	b.n	8000c66 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	73fb      	strb	r3, [r7, #15]
 8000c60:	e001      	b.n	8000c66 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3710      	adds	r7, #16
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000008 	.word	0x20000008
 8000c74:	20000000 	.word	0x20000000
 8000c78:	20000004 	.word	0x20000004

08000c7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c80:	4b05      	ldr	r3, [pc, #20]	@ (8000c98 <HAL_IncTick+0x1c>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b05      	ldr	r3, [pc, #20]	@ (8000c9c <HAL_IncTick+0x20>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4413      	add	r3, r2
 8000c8a:	4a03      	ldr	r2, [pc, #12]	@ (8000c98 <HAL_IncTick+0x1c>)
 8000c8c:	6013      	str	r3, [r2, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	2000011c 	.word	0x2000011c
 8000c9c:	20000008 	.word	0x20000008

08000ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca4:	4b03      	ldr	r3, [pc, #12]	@ (8000cb4 <HAL_GetTick+0x14>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	2000011c 	.word	0x2000011c

08000cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cce:	68ba      	ldr	r2, [r7, #8]
 8000cd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cea:	4a04      	ldr	r2, [pc, #16]	@ (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	60d3      	str	r3, [r2, #12]
}
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d04:	4b04      	ldr	r3, [pc, #16]	@ (8000d18 <__NVIC_GetPriorityGrouping+0x18>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	0a1b      	lsrs	r3, r3, #8
 8000d0a:	f003 0307 	and.w	r3, r3, #7
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	db0b      	blt.n	8000d46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	f003 021f 	and.w	r2, r3, #31
 8000d34:	4907      	ldr	r1, [pc, #28]	@ (8000d54 <__NVIC_EnableIRQ+0x38>)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	095b      	lsrs	r3, r3, #5
 8000d3c:	2001      	movs	r0, #1
 8000d3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	e000e100 	.word	0xe000e100

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	db0a      	blt.n	8000d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	490c      	ldr	r1, [pc, #48]	@ (8000da4 <__NVIC_SetPriority+0x4c>)
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	0112      	lsls	r2, r2, #4
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d80:	e00a      	b.n	8000d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4908      	ldr	r1, [pc, #32]	@ (8000da8 <__NVIC_SetPriority+0x50>)
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	f003 030f 	and.w	r3, r3, #15
 8000d8e:	3b04      	subs	r3, #4
 8000d90:	0112      	lsls	r2, r2, #4
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	440b      	add	r3, r1
 8000d96:	761a      	strb	r2, [r3, #24]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000e100 	.word	0xe000e100
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b089      	sub	sp, #36	@ 0x24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f1c3 0307 	rsb	r3, r3, #7
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	bf28      	it	cs
 8000dca:	2304      	movcs	r3, #4
 8000dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	2b06      	cmp	r3, #6
 8000dd4:	d902      	bls.n	8000ddc <NVIC_EncodePriority+0x30>
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	3b03      	subs	r3, #3
 8000dda:	e000      	b.n	8000dde <NVIC_EncodePriority+0x32>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43da      	mvns	r2, r3
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	401a      	ands	r2, r3
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	43d9      	mvns	r1, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	4313      	orrs	r3, r2
         );
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3724      	adds	r7, #36	@ 0x24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
	...

08000e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e24:	d301      	bcc.n	8000e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e26:	2301      	movs	r3, #1
 8000e28:	e00f      	b.n	8000e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e54 <SysTick_Config+0x40>)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e32:	210f      	movs	r1, #15
 8000e34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e38:	f7ff ff8e 	bl	8000d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e3c:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <SysTick_Config+0x40>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e42:	4b04      	ldr	r3, [pc, #16]	@ (8000e54 <SysTick_Config+0x40>)
 8000e44:	2207      	movs	r2, #7
 8000e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	e000e010 	.word	0xe000e010

08000e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f7ff ff29 	bl	8000cb8 <__NVIC_SetPriorityGrouping>
}
 8000e66:	bf00      	nop
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b086      	sub	sp, #24
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	4603      	mov	r3, r0
 8000e76:	60b9      	str	r1, [r7, #8]
 8000e78:	607a      	str	r2, [r7, #4]
 8000e7a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e7c:	f7ff ff40 	bl	8000d00 <__NVIC_GetPriorityGrouping>
 8000e80:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	6978      	ldr	r0, [r7, #20]
 8000e88:	f7ff ff90 	bl	8000dac <NVIC_EncodePriority>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e92:	4611      	mov	r1, r2
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ff5f 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e9a:	bf00      	nop
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff33 	bl	8000d1c <__NVIC_EnableIRQ>
}
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff ffa4 	bl	8000e14 <SysTick_Config>
 8000ecc:	4603      	mov	r3, r0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b085      	sub	sp, #20
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d005      	beq.n	8000efa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2204      	movs	r2, #4
 8000ef2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	73fb      	strb	r3, [r7, #15]
 8000ef8:	e037      	b.n	8000f6a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f022 020e 	bic.w	r2, r2, #14
 8000f08:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f18:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f022 0201 	bic.w	r2, r2, #1
 8000f28:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2e:	f003 021f 	and.w	r2, r3, #31
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f36:	2101      	movs	r1, #1
 8000f38:	fa01 f202 	lsl.w	r2, r1, r2
 8000f3c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f42:	687a      	ldr	r2, [r7, #4]
 8000f44:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8000f46:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d00c      	beq.n	8000f6a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000f5e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8000f68:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f90:	2300      	movs	r3, #0
 8000f92:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d00d      	beq.n	8000fbc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2204      	movs	r2, #4
 8000fa4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	73fb      	strb	r3, [r7, #15]
 8000fba:	e047      	b.n	800104c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f022 020e 	bic.w	r2, r2, #14
 8000fca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f022 0201 	bic.w	r2, r2, #1
 8000fda:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000fe6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000fea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff0:	f003 021f 	and.w	r2, r3, #31
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	fa01 f202 	lsl.w	r2, r1, r2
 8000ffe:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001008:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800100e:	2b00      	cmp	r3, #0
 8001010:	d00c      	beq.n	800102c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800101c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001020:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800102a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2201      	movs	r2, #1
 8001030:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001040:	2b00      	cmp	r3, #0
 8001042:	d003      	beq.n	800104c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	4798      	blx	r3
    }
  }
  return status;
 800104c:	7bfb      	ldrb	r3, [r7, #15]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001058:	b480      	push	{r7}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001066:	e15a      	b.n	800131e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	2101      	movs	r1, #1
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
 8001074:	4013      	ands	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b00      	cmp	r3, #0
 800107c:	f000 814c 	beq.w	8001318 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0303 	and.w	r3, r3, #3
 8001088:	2b01      	cmp	r3, #1
 800108a:	d005      	beq.n	8001098 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001094:	2b02      	cmp	r3, #2
 8001096:	d130      	bne.n	80010fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	2203      	movs	r2, #3
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4013      	ands	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	68da      	ldr	r2, [r3, #12]
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	4313      	orrs	r3, r2
 80010c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010ce:	2201      	movs	r2, #1
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4013      	ands	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	091b      	lsrs	r3, r3, #4
 80010e4:	f003 0201 	and.w	r2, r3, #1
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f003 0303 	and.w	r3, r3, #3
 8001102:	2b03      	cmp	r3, #3
 8001104:	d017      	beq.n	8001136 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2203      	movs	r2, #3
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f003 0303 	and.w	r3, r3, #3
 800113e:	2b02      	cmp	r3, #2
 8001140:	d123      	bne.n	800118a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	08da      	lsrs	r2, r3, #3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3208      	adds	r2, #8
 800114a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	f003 0307 	and.w	r3, r3, #7
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	220f      	movs	r2, #15
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43db      	mvns	r3, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4013      	ands	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	691a      	ldr	r2, [r3, #16]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	4313      	orrs	r3, r2
 800117a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	08da      	lsrs	r2, r3, #3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3208      	adds	r2, #8
 8001184:	6939      	ldr	r1, [r7, #16]
 8001186:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	2203      	movs	r2, #3
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f003 0203 	and.w	r2, r3, #3
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 80a6 	beq.w	8001318 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011cc:	4b5b      	ldr	r3, [pc, #364]	@ (800133c <HAL_GPIO_Init+0x2e4>)
 80011ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011d0:	4a5a      	ldr	r2, [pc, #360]	@ (800133c <HAL_GPIO_Init+0x2e4>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80011d8:	4b58      	ldr	r3, [pc, #352]	@ (800133c <HAL_GPIO_Init+0x2e4>)
 80011da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	60bb      	str	r3, [r7, #8]
 80011e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011e4:	4a56      	ldr	r2, [pc, #344]	@ (8001340 <HAL_GPIO_Init+0x2e8>)
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	3302      	adds	r3, #2
 80011ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	f003 0303 	and.w	r3, r3, #3
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	220f      	movs	r2, #15
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	43db      	mvns	r3, r3
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4013      	ands	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800120e:	d01f      	beq.n	8001250 <HAL_GPIO_Init+0x1f8>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	4a4c      	ldr	r2, [pc, #304]	@ (8001344 <HAL_GPIO_Init+0x2ec>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d019      	beq.n	800124c <HAL_GPIO_Init+0x1f4>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a4b      	ldr	r2, [pc, #300]	@ (8001348 <HAL_GPIO_Init+0x2f0>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d013      	beq.n	8001248 <HAL_GPIO_Init+0x1f0>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a4a      	ldr	r2, [pc, #296]	@ (800134c <HAL_GPIO_Init+0x2f4>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d00d      	beq.n	8001244 <HAL_GPIO_Init+0x1ec>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4a49      	ldr	r2, [pc, #292]	@ (8001350 <HAL_GPIO_Init+0x2f8>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d007      	beq.n	8001240 <HAL_GPIO_Init+0x1e8>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a48      	ldr	r2, [pc, #288]	@ (8001354 <HAL_GPIO_Init+0x2fc>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d101      	bne.n	800123c <HAL_GPIO_Init+0x1e4>
 8001238:	2305      	movs	r3, #5
 800123a:	e00a      	b.n	8001252 <HAL_GPIO_Init+0x1fa>
 800123c:	2306      	movs	r3, #6
 800123e:	e008      	b.n	8001252 <HAL_GPIO_Init+0x1fa>
 8001240:	2304      	movs	r3, #4
 8001242:	e006      	b.n	8001252 <HAL_GPIO_Init+0x1fa>
 8001244:	2303      	movs	r3, #3
 8001246:	e004      	b.n	8001252 <HAL_GPIO_Init+0x1fa>
 8001248:	2302      	movs	r3, #2
 800124a:	e002      	b.n	8001252 <HAL_GPIO_Init+0x1fa>
 800124c:	2301      	movs	r3, #1
 800124e:	e000      	b.n	8001252 <HAL_GPIO_Init+0x1fa>
 8001250:	2300      	movs	r3, #0
 8001252:	697a      	ldr	r2, [r7, #20]
 8001254:	f002 0203 	and.w	r2, r2, #3
 8001258:	0092      	lsls	r2, r2, #2
 800125a:	4093      	lsls	r3, r2
 800125c:	693a      	ldr	r2, [r7, #16]
 800125e:	4313      	orrs	r3, r2
 8001260:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001262:	4937      	ldr	r1, [pc, #220]	@ (8001340 <HAL_GPIO_Init+0x2e8>)
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	089b      	lsrs	r3, r3, #2
 8001268:	3302      	adds	r3, #2
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001270:	4b39      	ldr	r3, [pc, #228]	@ (8001358 <HAL_GPIO_Init+0x300>)
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	43db      	mvns	r3, r3
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4013      	ands	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d003      	beq.n	8001294 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800128c:	693a      	ldr	r2, [r7, #16]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	4313      	orrs	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001294:	4a30      	ldr	r2, [pc, #192]	@ (8001358 <HAL_GPIO_Init+0x300>)
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800129a:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <HAL_GPIO_Init+0x300>)
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	43db      	mvns	r3, r3
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d003      	beq.n	80012be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80012be:	4a26      	ldr	r2, [pc, #152]	@ (8001358 <HAL_GPIO_Init+0x300>)
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80012c4:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <HAL_GPIO_Init+0x300>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	43db      	mvns	r3, r3
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	4013      	ands	r3, r2
 80012d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d003      	beq.n	80012e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001358 <HAL_GPIO_Init+0x300>)
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80012ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <HAL_GPIO_Init+0x300>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	43db      	mvns	r3, r3
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	4013      	ands	r3, r2
 80012fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d003      	beq.n	8001312 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4313      	orrs	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001312:	4a11      	ldr	r2, [pc, #68]	@ (8001358 <HAL_GPIO_Init+0x300>)
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	3301      	adds	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	fa22 f303 	lsr.w	r3, r2, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	f47f ae9d 	bne.w	8001068 <HAL_GPIO_Init+0x10>
  }
}
 800132e:	bf00      	nop
 8001330:	bf00      	nop
 8001332:	371c      	adds	r7, #28
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	40021000 	.word	0x40021000
 8001340:	40010000 	.word	0x40010000
 8001344:	48000400 	.word	0x48000400
 8001348:	48000800 	.word	0x48000800
 800134c:	48000c00 	.word	0x48000c00
 8001350:	48001000 	.word	0x48001000
 8001354:	48001400 	.word	0x48001400
 8001358:	40010400 	.word	0x40010400

0800135c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	460b      	mov	r3, r1
 8001366:	807b      	strh	r3, [r7, #2]
 8001368:	4613      	mov	r3, r2
 800136a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800136c:	787b      	ldrb	r3, [r7, #1]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d003      	beq.n	800137a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001372:	887a      	ldrh	r2, [r7, #2]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001378:	e002      	b.n	8001380 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800137a:	887a      	ldrh	r2, [r7, #2]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	460b      	mov	r3, r1
 8001396:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	695b      	ldr	r3, [r3, #20]
 800139c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800139e:	887a      	ldrh	r2, [r7, #2]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4013      	ands	r3, r2
 80013a4:	041a      	lsls	r2, r3, #16
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	43d9      	mvns	r1, r3
 80013aa:	887b      	ldrh	r3, [r7, #2]
 80013ac:	400b      	ands	r3, r1
 80013ae:	431a      	orrs	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	619a      	str	r2, [r3, #24]
}
 80013b4:	bf00      	nop
 80013b6:	3714      	adds	r7, #20
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr

080013c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d141      	bne.n	8001452 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80013ce:	4b4b      	ldr	r3, [pc, #300]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80013d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013da:	d131      	bne.n	8001440 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013dc:	4b47      	ldr	r3, [pc, #284]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013e2:	4a46      	ldr	r2, [pc, #280]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013ec:	4b43      	ldr	r3, [pc, #268]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013f4:	4a41      	ldr	r2, [pc, #260]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80013fc:	4b40      	ldr	r3, [pc, #256]	@ (8001500 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2232      	movs	r2, #50	@ 0x32
 8001402:	fb02 f303 	mul.w	r3, r2, r3
 8001406:	4a3f      	ldr	r2, [pc, #252]	@ (8001504 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001408:	fba2 2303 	umull	r2, r3, r2, r3
 800140c:	0c9b      	lsrs	r3, r3, #18
 800140e:	3301      	adds	r3, #1
 8001410:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001412:	e002      	b.n	800141a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	3b01      	subs	r3, #1
 8001418:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800141a:	4b38      	ldr	r3, [pc, #224]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001426:	d102      	bne.n	800142e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1f2      	bne.n	8001414 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800142e:	4b33      	ldr	r3, [pc, #204]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800143a:	d158      	bne.n	80014ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e057      	b.n	80014f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001440:	4b2e      	ldr	r3, [pc, #184]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001442:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001446:	4a2d      	ldr	r2, [pc, #180]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001448:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800144c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001450:	e04d      	b.n	80014ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001458:	d141      	bne.n	80014de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800145a:	4b28      	ldr	r3, [pc, #160]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001466:	d131      	bne.n	80014cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001468:	4b24      	ldr	r3, [pc, #144]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800146a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800146e:	4a23      	ldr	r2, [pc, #140]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001470:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001474:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001478:	4b20      	ldr	r3, [pc, #128]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001480:	4a1e      	ldr	r2, [pc, #120]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001482:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001486:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001488:	4b1d      	ldr	r3, [pc, #116]	@ (8001500 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2232      	movs	r2, #50	@ 0x32
 800148e:	fb02 f303 	mul.w	r3, r2, r3
 8001492:	4a1c      	ldr	r2, [pc, #112]	@ (8001504 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001494:	fba2 2303 	umull	r2, r3, r2, r3
 8001498:	0c9b      	lsrs	r3, r3, #18
 800149a:	3301      	adds	r3, #1
 800149c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800149e:	e002      	b.n	80014a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	3b01      	subs	r3, #1
 80014a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014a6:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014b2:	d102      	bne.n	80014ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f2      	bne.n	80014a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014ba:	4b10      	ldr	r3, [pc, #64]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014bc:	695b      	ldr	r3, [r3, #20]
 80014be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014c6:	d112      	bne.n	80014ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e011      	b.n	80014f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014cc:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014d2:	4a0a      	ldr	r2, [pc, #40]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80014dc:	e007      	b.n	80014ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80014de:	4b07      	ldr	r3, [pc, #28]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014e6:	4a05      	ldr	r2, [pc, #20]	@ (80014fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014ec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80014ee:	2300      	movs	r3, #0
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	40007000 	.word	0x40007000
 8001500:	20000000 	.word	0x20000000
 8001504:	431bde83 	.word	0x431bde83

08001508 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800150c:	4b05      	ldr	r3, [pc, #20]	@ (8001524 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	4a04      	ldr	r2, [pc, #16]	@ (8001524 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001512:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001516:	6093      	str	r3, [r2, #8]
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40007000 	.word	0x40007000

08001528 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b088      	sub	sp, #32
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e2fe      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	d075      	beq.n	8001632 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001546:	4b97      	ldr	r3, [pc, #604]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 030c 	and.w	r3, r3, #12
 800154e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001550:	4b94      	ldr	r3, [pc, #592]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	f003 0303 	and.w	r3, r3, #3
 8001558:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	2b0c      	cmp	r3, #12
 800155e:	d102      	bne.n	8001566 <HAL_RCC_OscConfig+0x3e>
 8001560:	697b      	ldr	r3, [r7, #20]
 8001562:	2b03      	cmp	r3, #3
 8001564:	d002      	beq.n	800156c <HAL_RCC_OscConfig+0x44>
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	2b08      	cmp	r3, #8
 800156a:	d10b      	bne.n	8001584 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800156c:	4b8d      	ldr	r3, [pc, #564]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d05b      	beq.n	8001630 <HAL_RCC_OscConfig+0x108>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d157      	bne.n	8001630 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e2d9      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800158c:	d106      	bne.n	800159c <HAL_RCC_OscConfig+0x74>
 800158e:	4b85      	ldr	r3, [pc, #532]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a84      	ldr	r2, [pc, #528]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001598:	6013      	str	r3, [r2, #0]
 800159a:	e01d      	b.n	80015d8 <HAL_RCC_OscConfig+0xb0>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015a4:	d10c      	bne.n	80015c0 <HAL_RCC_OscConfig+0x98>
 80015a6:	4b7f      	ldr	r3, [pc, #508]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a7e      	ldr	r2, [pc, #504]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	4b7c      	ldr	r3, [pc, #496]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a7b      	ldr	r2, [pc, #492]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015bc:	6013      	str	r3, [r2, #0]
 80015be:	e00b      	b.n	80015d8 <HAL_RCC_OscConfig+0xb0>
 80015c0:	4b78      	ldr	r3, [pc, #480]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a77      	ldr	r2, [pc, #476]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015ca:	6013      	str	r3, [r2, #0]
 80015cc:	4b75      	ldr	r3, [pc, #468]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a74      	ldr	r2, [pc, #464]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d013      	beq.n	8001608 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e0:	f7ff fb5e 	bl	8000ca0 <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015e8:	f7ff fb5a 	bl	8000ca0 <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b64      	cmp	r3, #100	@ 0x64
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e29e      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015fa:	4b6a      	ldr	r3, [pc, #424]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d0f0      	beq.n	80015e8 <HAL_RCC_OscConfig+0xc0>
 8001606:	e014      	b.n	8001632 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001608:	f7ff fb4a 	bl	8000ca0 <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001610:	f7ff fb46 	bl	8000ca0 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b64      	cmp	r3, #100	@ 0x64
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e28a      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001622:	4b60      	ldr	r3, [pc, #384]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f0      	bne.n	8001610 <HAL_RCC_OscConfig+0xe8>
 800162e:	e000      	b.n	8001632 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	2b00      	cmp	r3, #0
 800163c:	d075      	beq.n	800172a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800163e:	4b59      	ldr	r3, [pc, #356]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 030c 	and.w	r3, r3, #12
 8001646:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001648:	4b56      	ldr	r3, [pc, #344]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	f003 0303 	and.w	r3, r3, #3
 8001650:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	2b0c      	cmp	r3, #12
 8001656:	d102      	bne.n	800165e <HAL_RCC_OscConfig+0x136>
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	2b02      	cmp	r3, #2
 800165c:	d002      	beq.n	8001664 <HAL_RCC_OscConfig+0x13c>
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	2b04      	cmp	r3, #4
 8001662:	d11f      	bne.n	80016a4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001664:	4b4f      	ldr	r3, [pc, #316]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <HAL_RCC_OscConfig+0x154>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e25d      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800167c:	4b49      	ldr	r3, [pc, #292]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	061b      	lsls	r3, r3, #24
 800168a:	4946      	ldr	r1, [pc, #280]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 800168c:	4313      	orrs	r3, r2
 800168e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001690:	4b45      	ldr	r3, [pc, #276]	@ (80017a8 <HAL_RCC_OscConfig+0x280>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fab7 	bl	8000c08 <HAL_InitTick>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d043      	beq.n	8001728 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e249      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d023      	beq.n	80016f4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ac:	4b3d      	ldr	r3, [pc, #244]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a3c      	ldr	r2, [pc, #240]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80016b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b8:	f7ff faf2 	bl	8000ca0 <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016c0:	f7ff faee 	bl	8000ca0 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e232      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016d2:	4b34      	ldr	r3, [pc, #208]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0f0      	beq.n	80016c0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016de:	4b31      	ldr	r3, [pc, #196]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	061b      	lsls	r3, r3, #24
 80016ec:	492d      	ldr	r1, [pc, #180]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80016ee:	4313      	orrs	r3, r2
 80016f0:	604b      	str	r3, [r1, #4]
 80016f2:	e01a      	b.n	800172a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016f4:	4b2b      	ldr	r3, [pc, #172]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a2a      	ldr	r2, [pc, #168]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 80016fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80016fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001700:	f7ff face 	bl	8000ca0 <HAL_GetTick>
 8001704:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001708:	f7ff faca 	bl	8000ca0 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e20e      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800171a:	4b22      	ldr	r3, [pc, #136]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1f0      	bne.n	8001708 <HAL_RCC_OscConfig+0x1e0>
 8001726:	e000      	b.n	800172a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001728:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	2b00      	cmp	r3, #0
 8001734:	d041      	beq.n	80017ba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	695b      	ldr	r3, [r3, #20]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d01c      	beq.n	8001778 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800173e:	4b19      	ldr	r3, [pc, #100]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001740:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001744:	4a17      	ldr	r2, [pc, #92]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174e:	f7ff faa7 	bl	8000ca0 <HAL_GetTick>
 8001752:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001756:	f7ff faa3 	bl	8000ca0 <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e1e7      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 800176a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d0ef      	beq.n	8001756 <HAL_RCC_OscConfig+0x22e>
 8001776:	e020      	b.n	80017ba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001778:	4b0a      	ldr	r3, [pc, #40]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 800177a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800177e:	4a09      	ldr	r2, [pc, #36]	@ (80017a4 <HAL_RCC_OscConfig+0x27c>)
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001788:	f7ff fa8a 	bl	8000ca0 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800178e:	e00d      	b.n	80017ac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001790:	f7ff fa86 	bl	8000ca0 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d906      	bls.n	80017ac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e1ca      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
 80017a2:	bf00      	nop
 80017a4:	40021000 	.word	0x40021000
 80017a8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017ac:	4b8c      	ldr	r3, [pc, #560]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80017ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1ea      	bne.n	8001790 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0304 	and.w	r3, r3, #4
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	f000 80a6 	beq.w	8001914 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017c8:	2300      	movs	r3, #0
 80017ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80017cc:	4b84      	ldr	r3, [pc, #528]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d101      	bne.n	80017dc <HAL_RCC_OscConfig+0x2b4>
 80017d8:	2301      	movs	r3, #1
 80017da:	e000      	b.n	80017de <HAL_RCC_OscConfig+0x2b6>
 80017dc:	2300      	movs	r3, #0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00d      	beq.n	80017fe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4b7f      	ldr	r3, [pc, #508]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80017e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e6:	4a7e      	ldr	r2, [pc, #504]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ee:	4b7c      	ldr	r3, [pc, #496]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017fa:	2301      	movs	r3, #1
 80017fc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017fe:	4b79      	ldr	r3, [pc, #484]	@ (80019e4 <HAL_RCC_OscConfig+0x4bc>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001806:	2b00      	cmp	r3, #0
 8001808:	d118      	bne.n	800183c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800180a:	4b76      	ldr	r3, [pc, #472]	@ (80019e4 <HAL_RCC_OscConfig+0x4bc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a75      	ldr	r2, [pc, #468]	@ (80019e4 <HAL_RCC_OscConfig+0x4bc>)
 8001810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001814:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001816:	f7ff fa43 	bl	8000ca0 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800181e:	f7ff fa3f 	bl	8000ca0 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e183      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001830:	4b6c      	ldr	r3, [pc, #432]	@ (80019e4 <HAL_RCC_OscConfig+0x4bc>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0f0      	beq.n	800181e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d108      	bne.n	8001856 <HAL_RCC_OscConfig+0x32e>
 8001844:	4b66      	ldr	r3, [pc, #408]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800184a:	4a65      	ldr	r2, [pc, #404]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 800184c:	f043 0301 	orr.w	r3, r3, #1
 8001850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001854:	e024      	b.n	80018a0 <HAL_RCC_OscConfig+0x378>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	2b05      	cmp	r3, #5
 800185c:	d110      	bne.n	8001880 <HAL_RCC_OscConfig+0x358>
 800185e:	4b60      	ldr	r3, [pc, #384]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001864:	4a5e      	ldr	r2, [pc, #376]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001866:	f043 0304 	orr.w	r3, r3, #4
 800186a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800186e:	4b5c      	ldr	r3, [pc, #368]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001870:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001874:	4a5a      	ldr	r2, [pc, #360]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800187e:	e00f      	b.n	80018a0 <HAL_RCC_OscConfig+0x378>
 8001880:	4b57      	ldr	r3, [pc, #348]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001886:	4a56      	ldr	r2, [pc, #344]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001888:	f023 0301 	bic.w	r3, r3, #1
 800188c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001890:	4b53      	ldr	r3, [pc, #332]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001896:	4a52      	ldr	r2, [pc, #328]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001898:	f023 0304 	bic.w	r3, r3, #4
 800189c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d016      	beq.n	80018d6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a8:	f7ff f9fa 	bl	8000ca0 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018ae:	e00a      	b.n	80018c6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018b0:	f7ff f9f6 	bl	8000ca0 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018be:	4293      	cmp	r3, r2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e138      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018c6:	4b46      	ldr	r3, [pc, #280]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80018c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0ed      	beq.n	80018b0 <HAL_RCC_OscConfig+0x388>
 80018d4:	e015      	b.n	8001902 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d6:	f7ff f9e3 	bl	8000ca0 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018dc:	e00a      	b.n	80018f4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018de:	f7ff f9df 	bl	8000ca0 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e121      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018f4:	4b3a      	ldr	r3, [pc, #232]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80018f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1ed      	bne.n	80018de <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001902:	7ffb      	ldrb	r3, [r7, #31]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d105      	bne.n	8001914 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001908:	4b35      	ldr	r3, [pc, #212]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 800190a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190c:	4a34      	ldr	r2, [pc, #208]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 800190e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001912:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0320 	and.w	r3, r3, #32
 800191c:	2b00      	cmp	r3, #0
 800191e:	d03c      	beq.n	800199a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d01c      	beq.n	8001962 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001928:	4b2d      	ldr	r3, [pc, #180]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 800192a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800192e:	4a2c      	ldr	r2, [pc, #176]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001938:	f7ff f9b2 	bl	8000ca0 <HAL_GetTick>
 800193c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001940:	f7ff f9ae 	bl	8000ca0 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e0f2      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001952:	4b23      	ldr	r3, [pc, #140]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001954:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001958:	f003 0302 	and.w	r3, r3, #2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d0ef      	beq.n	8001940 <HAL_RCC_OscConfig+0x418>
 8001960:	e01b      	b.n	800199a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001962:	4b1f      	ldr	r3, [pc, #124]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 8001964:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001968:	4a1d      	ldr	r2, [pc, #116]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001972:	f7ff f995 	bl	8000ca0 <HAL_GetTick>
 8001976:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001978:	e008      	b.n	800198c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800197a:	f7ff f991 	bl	8000ca0 <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	2b02      	cmp	r3, #2
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e0d5      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 800198e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1ef      	bne.n	800197a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	69db      	ldr	r3, [r3, #28]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 80c9 	beq.w	8001b36 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019a4:	4b0e      	ldr	r3, [pc, #56]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f003 030c 	and.w	r3, r3, #12
 80019ac:	2b0c      	cmp	r3, #12
 80019ae:	f000 8083 	beq.w	8001ab8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d15e      	bne.n	8001a78 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ba:	4b09      	ldr	r3, [pc, #36]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a08      	ldr	r2, [pc, #32]	@ (80019e0 <HAL_RCC_OscConfig+0x4b8>)
 80019c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c6:	f7ff f96b 	bl	8000ca0 <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019cc:	e00c      	b.n	80019e8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ce:	f7ff f967 	bl	8000ca0 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d905      	bls.n	80019e8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e0ab      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019e8:	4b55      	ldr	r3, [pc, #340]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1ec      	bne.n	80019ce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019f4:	4b52      	ldr	r3, [pc, #328]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 80019f6:	68da      	ldr	r2, [r3, #12]
 80019f8:	4b52      	ldr	r3, [pc, #328]	@ (8001b44 <HAL_RCC_OscConfig+0x61c>)
 80019fa:	4013      	ands	r3, r2
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	6a11      	ldr	r1, [r2, #32]
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a04:	3a01      	subs	r2, #1
 8001a06:	0112      	lsls	r2, r2, #4
 8001a08:	4311      	orrs	r1, r2
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001a0e:	0212      	lsls	r2, r2, #8
 8001a10:	4311      	orrs	r1, r2
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a16:	0852      	lsrs	r2, r2, #1
 8001a18:	3a01      	subs	r2, #1
 8001a1a:	0552      	lsls	r2, r2, #21
 8001a1c:	4311      	orrs	r1, r2
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001a22:	0852      	lsrs	r2, r2, #1
 8001a24:	3a01      	subs	r2, #1
 8001a26:	0652      	lsls	r2, r2, #25
 8001a28:	4311      	orrs	r1, r2
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001a2e:	06d2      	lsls	r2, r2, #27
 8001a30:	430a      	orrs	r2, r1
 8001a32:	4943      	ldr	r1, [pc, #268]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a34:	4313      	orrs	r3, r2
 8001a36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a38:	4b41      	ldr	r3, [pc, #260]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a40      	ldr	r2, [pc, #256]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a44:	4b3e      	ldr	r3, [pc, #248]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	4a3d      	ldr	r2, [pc, #244]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a50:	f7ff f926 	bl	8000ca0 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a56:	e008      	b.n	8001a6a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a58:	f7ff f922 	bl	8000ca0 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b02      	cmp	r3, #2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e066      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a6a:	4b35      	ldr	r3, [pc, #212]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0f0      	beq.n	8001a58 <HAL_RCC_OscConfig+0x530>
 8001a76:	e05e      	b.n	8001b36 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a78:	4b31      	ldr	r3, [pc, #196]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a30      	ldr	r2, [pc, #192]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001a7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a84:	f7ff f90c 	bl	8000ca0 <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a8c:	f7ff f908 	bl	8000ca0 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e04c      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a9e:	4b28      	ldr	r3, [pc, #160]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001aaa:	4b25      	ldr	r3, [pc, #148]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	4924      	ldr	r1, [pc, #144]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001ab0:	4b25      	ldr	r3, [pc, #148]	@ (8001b48 <HAL_RCC_OscConfig+0x620>)
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	60cb      	str	r3, [r1, #12]
 8001ab6:	e03e      	b.n	8001b36 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69db      	ldr	r3, [r3, #28]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d101      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e039      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b40 <HAL_RCC_OscConfig+0x618>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	f003 0203 	and.w	r2, r3, #3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d12c      	bne.n	8001b32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d123      	bne.n	8001b32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d11b      	bne.n	8001b32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b04:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d113      	bne.n	8001b32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b14:	085b      	lsrs	r3, r3, #1
 8001b16:	3b01      	subs	r3, #1
 8001b18:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d109      	bne.n	8001b32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b28:	085b      	lsrs	r3, r3, #1
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d001      	beq.n	8001b36 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3720      	adds	r7, #32
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40021000 	.word	0x40021000
 8001b44:	019f800c 	.word	0x019f800c
 8001b48:	feeefffc 	.word	0xfeeefffc

08001b4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d101      	bne.n	8001b64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	e11e      	b.n	8001da2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b64:	4b91      	ldr	r3, [pc, #580]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 030f 	and.w	r3, r3, #15
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d910      	bls.n	8001b94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b72:	4b8e      	ldr	r3, [pc, #568]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 020f 	bic.w	r2, r3, #15
 8001b7a:	498c      	ldr	r1, [pc, #560]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b82:	4b8a      	ldr	r3, [pc, #552]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d001      	beq.n	8001b94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e106      	b.n	8001da2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0301 	and.w	r3, r3, #1
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d073      	beq.n	8001c88 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b03      	cmp	r3, #3
 8001ba6:	d129      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ba8:	4b81      	ldr	r3, [pc, #516]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e0f4      	b.n	8001da2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001bb8:	f000 f99e 	bl	8001ef8 <RCC_GetSysClockFreqFromPLLSource>
 8001bbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	4a7c      	ldr	r2, [pc, #496]	@ (8001db4 <HAL_RCC_ClockConfig+0x268>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d93f      	bls.n	8001c46 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001bc6:	4b7a      	ldr	r3, [pc, #488]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d009      	beq.n	8001be6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d033      	beq.n	8001c46 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d12f      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001be6:	4b72      	ldr	r3, [pc, #456]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bee:	4a70      	ldr	r2, [pc, #448]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001bf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bf4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001bf6:	2380      	movs	r3, #128	@ 0x80
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	e024      	b.n	8001c46 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d107      	bne.n	8001c14 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c04:	4b6a      	ldr	r3, [pc, #424]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d109      	bne.n	8001c24 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e0c6      	b.n	8001da2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c14:	4b66      	ldr	r3, [pc, #408]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d101      	bne.n	8001c24 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e0be      	b.n	8001da2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001c24:	f000 f8ce 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8001c28:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	4a61      	ldr	r2, [pc, #388]	@ (8001db4 <HAL_RCC_ClockConfig+0x268>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d909      	bls.n	8001c46 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c32:	4b5f      	ldr	r3, [pc, #380]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c3a:	4a5d      	ldr	r2, [pc, #372]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001c3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c40:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001c42:	2380      	movs	r3, #128	@ 0x80
 8001c44:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c46:	4b5a      	ldr	r3, [pc, #360]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f023 0203 	bic.w	r2, r3, #3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	4957      	ldr	r1, [pc, #348]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001c54:	4313      	orrs	r3, r2
 8001c56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c58:	f7ff f822 	bl	8000ca0 <HAL_GetTick>
 8001c5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c5e:	e00a      	b.n	8001c76 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c60:	f7ff f81e 	bl	8000ca0 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e095      	b.n	8001da2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c76:	4b4e      	ldr	r3, [pc, #312]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 020c 	and.w	r2, r3, #12
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d1eb      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d023      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d005      	beq.n	8001cac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ca0:	4b43      	ldr	r3, [pc, #268]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	4a42      	ldr	r2, [pc, #264]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001ca6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001caa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f003 0308 	and.w	r3, r3, #8
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d007      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001cb8:	4b3d      	ldr	r3, [pc, #244]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001cc2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001cc6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc8:	4b39      	ldr	r3, [pc, #228]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	4936      	ldr	r1, [pc, #216]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	608b      	str	r3, [r1, #8]
 8001cda:	e008      	b.n	8001cee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	2b80      	cmp	r3, #128	@ 0x80
 8001ce0:	d105      	bne.n	8001cee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ce2:	4b33      	ldr	r3, [pc, #204]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	4a32      	ldr	r2, [pc, #200]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001ce8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001cec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cee:	4b2f      	ldr	r3, [pc, #188]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d21d      	bcs.n	8001d38 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cfc:	4b2b      	ldr	r3, [pc, #172]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f023 020f 	bic.w	r2, r3, #15
 8001d04:	4929      	ldr	r1, [pc, #164]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d0c:	f7fe ffc8 	bl	8000ca0 <HAL_GetTick>
 8001d10:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d12:	e00a      	b.n	8001d2a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d14:	f7fe ffc4 	bl	8000ca0 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e03b      	b.n	8001da2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2a:	4b20      	ldr	r3, [pc, #128]	@ (8001dac <HAL_RCC_ClockConfig+0x260>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 030f 	and.w	r3, r3, #15
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d1ed      	bne.n	8001d14 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d008      	beq.n	8001d56 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d44:	4b1a      	ldr	r3, [pc, #104]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	4917      	ldr	r1, [pc, #92]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d009      	beq.n	8001d76 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d62:	4b13      	ldr	r3, [pc, #76]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	490f      	ldr	r1, [pc, #60]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001d72:	4313      	orrs	r3, r2
 8001d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d76:	f000 f825 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001db0 <HAL_RCC_ClockConfig+0x264>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	f003 030f 	and.w	r3, r3, #15
 8001d86:	490c      	ldr	r1, [pc, #48]	@ (8001db8 <HAL_RCC_ClockConfig+0x26c>)
 8001d88:	5ccb      	ldrb	r3, [r1, r3]
 8001d8a:	f003 031f 	and.w	r3, r3, #31
 8001d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <HAL_RCC_ClockConfig+0x270>)
 8001d94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d96:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc0 <HAL_RCC_ClockConfig+0x274>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe ff34 	bl	8000c08 <HAL_InitTick>
 8001da0:	4603      	mov	r3, r0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3718      	adds	r7, #24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40022000 	.word	0x40022000
 8001db0:	40021000 	.word	0x40021000
 8001db4:	04c4b400 	.word	0x04c4b400
 8001db8:	080047ec 	.word	0x080047ec
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	20000004 	.word	0x20000004

08001dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b087      	sub	sp, #28
 8001dc8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001dca:	4b2c      	ldr	r3, [pc, #176]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d102      	bne.n	8001ddc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001dd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	e047      	b.n	8001e6c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001ddc:	4b27      	ldr	r3, [pc, #156]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	d102      	bne.n	8001dee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001de8:	4b26      	ldr	r3, [pc, #152]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	e03e      	b.n	8001e6c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001dee:	4b23      	ldr	r3, [pc, #140]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b0c      	cmp	r3, #12
 8001df8:	d136      	bne.n	8001e68 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001dfa:	4b20      	ldr	r3, [pc, #128]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e04:	4b1d      	ldr	r3, [pc, #116]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	091b      	lsrs	r3, r3, #4
 8001e0a:	f003 030f 	and.w	r3, r3, #15
 8001e0e:	3301      	adds	r3, #1
 8001e10:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	d10c      	bne.n	8001e32 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e18:	4a1a      	ldr	r2, [pc, #104]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e20:	4a16      	ldr	r2, [pc, #88]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e22:	68d2      	ldr	r2, [r2, #12]
 8001e24:	0a12      	lsrs	r2, r2, #8
 8001e26:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e2a:	fb02 f303 	mul.w	r3, r2, r3
 8001e2e:	617b      	str	r3, [r7, #20]
      break;
 8001e30:	e00c      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e32:	4a13      	ldr	r2, [pc, #76]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3a:	4a10      	ldr	r2, [pc, #64]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e3c:	68d2      	ldr	r2, [r2, #12]
 8001e3e:	0a12      	lsrs	r2, r2, #8
 8001e40:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001e44:	fb02 f303 	mul.w	r3, r2, r3
 8001e48:	617b      	str	r3, [r7, #20]
      break;
 8001e4a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	0e5b      	lsrs	r3, r3, #25
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	3301      	adds	r3, #1
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e64:	613b      	str	r3, [r7, #16]
 8001e66:	e001      	b.n	8001e6c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001e6c:	693b      	ldr	r3, [r7, #16]
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	371c      	adds	r7, #28
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	00f42400 	.word	0x00f42400
 8001e84:	016e3600 	.word	0x016e3600

08001e88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e8c:	4b03      	ldr	r3, [pc, #12]	@ (8001e9c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000000 	.word	0x20000000

08001ea0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ea4:	f7ff fff0 	bl	8001e88 <HAL_RCC_GetHCLKFreq>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	0a1b      	lsrs	r3, r3, #8
 8001eb0:	f003 0307 	and.w	r3, r3, #7
 8001eb4:	4904      	ldr	r1, [pc, #16]	@ (8001ec8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001eb6:	5ccb      	ldrb	r3, [r1, r3]
 8001eb8:	f003 031f 	and.w	r3, r3, #31
 8001ebc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	080047fc 	.word	0x080047fc

08001ecc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ed0:	f7ff ffda 	bl	8001e88 <HAL_RCC_GetHCLKFreq>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	0adb      	lsrs	r3, r3, #11
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	4904      	ldr	r1, [pc, #16]	@ (8001ef4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ee2:	5ccb      	ldrb	r3, [r1, r3]
 8001ee4:	f003 031f 	and.w	r3, r3, #31
 8001ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	080047fc 	.word	0x080047fc

08001ef8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b087      	sub	sp, #28
 8001efc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001efe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f08:	4b1b      	ldr	r3, [pc, #108]	@ (8001f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	091b      	lsrs	r3, r3, #4
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	3301      	adds	r3, #1
 8001f14:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	2b03      	cmp	r3, #3
 8001f1a:	d10c      	bne.n	8001f36 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f1c:	4a17      	ldr	r2, [pc, #92]	@ (8001f7c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f24:	4a14      	ldr	r2, [pc, #80]	@ (8001f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f26:	68d2      	ldr	r2, [r2, #12]
 8001f28:	0a12      	lsrs	r2, r2, #8
 8001f2a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001f2e:	fb02 f303 	mul.w	r3, r2, r3
 8001f32:	617b      	str	r3, [r7, #20]
    break;
 8001f34:	e00c      	b.n	8001f50 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f36:	4a12      	ldr	r2, [pc, #72]	@ (8001f80 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f40:	68d2      	ldr	r2, [r2, #12]
 8001f42:	0a12      	lsrs	r2, r2, #8
 8001f44:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001f48:	fb02 f303 	mul.w	r3, r2, r3
 8001f4c:	617b      	str	r3, [r7, #20]
    break;
 8001f4e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f50:	4b09      	ldr	r3, [pc, #36]	@ (8001f78 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	0e5b      	lsrs	r3, r3, #25
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f68:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001f6a:	687b      	ldr	r3, [r7, #4]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	371c      	adds	r7, #28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	016e3600 	.word	0x016e3600
 8001f80:	00f42400 	.word	0x00f42400

08001f84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f90:	2300      	movs	r3, #0
 8001f92:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f000 8098 	beq.w	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa6:	4b43      	ldr	r3, [pc, #268]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d10d      	bne.n	8001fce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fb2:	4b40      	ldr	r3, [pc, #256]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb6:	4a3f      	ldr	r2, [pc, #252]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fbe:	4b3d      	ldr	r3, [pc, #244]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fce:	4b3a      	ldr	r3, [pc, #232]	@ (80020b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a39      	ldr	r2, [pc, #228]	@ (80020b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001fd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fd8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fda:	f7fe fe61 	bl	8000ca0 <HAL_GetTick>
 8001fde:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fe0:	e009      	b.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fe2:	f7fe fe5d 	bl	8000ca0 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d902      	bls.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	74fb      	strb	r3, [r7, #19]
        break;
 8001ff4:	e005      	b.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ff6:	4b30      	ldr	r3, [pc, #192]	@ (80020b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0ef      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002002:	7cfb      	ldrb	r3, [r7, #19]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d159      	bne.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002008:	4b2a      	ldr	r3, [pc, #168]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800200a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800200e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002012:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d01e      	beq.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	429a      	cmp	r2, r3
 8002022:	d019      	beq.n	8002058 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002024:	4b23      	ldr	r3, [pc, #140]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800202a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800202e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002030:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002036:	4a1f      	ldr	r2, [pc, #124]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800203c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002040:	4b1c      	ldr	r3, [pc, #112]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002046:	4a1b      	ldr	r2, [pc, #108]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002048:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800204c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002050:	4a18      	ldr	r2, [pc, #96]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	2b00      	cmp	r3, #0
 8002060:	d016      	beq.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002062:	f7fe fe1d 	bl	8000ca0 <HAL_GetTick>
 8002066:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002068:	e00b      	b.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800206a:	f7fe fe19 	bl	8000ca0 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002078:	4293      	cmp	r3, r2
 800207a:	d902      	bls.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	74fb      	strb	r3, [r7, #19]
            break;
 8002080:	e006      	b.n	8002090 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002082:	4b0c      	ldr	r3, [pc, #48]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0ec      	beq.n	800206a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002090:	7cfb      	ldrb	r3, [r7, #19]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10b      	bne.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002096:	4b07      	ldr	r3, [pc, #28]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800209c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a4:	4903      	ldr	r1, [pc, #12]	@ (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020a6:	4313      	orrs	r3, r2
 80020a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80020ac:	e008      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80020ae:	7cfb      	ldrb	r3, [r7, #19]
 80020b0:	74bb      	strb	r3, [r7, #18]
 80020b2:	e005      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020bc:	7cfb      	ldrb	r3, [r7, #19]
 80020be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020c0:	7c7b      	ldrb	r3, [r7, #17]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d105      	bne.n	80020d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020c6:	4ba6      	ldr	r3, [pc, #664]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ca:	4aa5      	ldr	r2, [pc, #660]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00a      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020de:	4ba0      	ldr	r3, [pc, #640]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e4:	f023 0203 	bic.w	r2, r3, #3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	499c      	ldr	r1, [pc, #624]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00a      	beq.n	8002116 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002100:	4b97      	ldr	r3, [pc, #604]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002106:	f023 020c 	bic.w	r2, r3, #12
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	4994      	ldr	r1, [pc, #592]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002110:	4313      	orrs	r3, r2
 8002112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00a      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002122:	4b8f      	ldr	r3, [pc, #572]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002128:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	498b      	ldr	r1, [pc, #556]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002132:	4313      	orrs	r3, r2
 8002134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0308 	and.w	r3, r3, #8
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00a      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002144:	4b86      	ldr	r3, [pc, #536]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	4983      	ldr	r1, [pc, #524]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002154:	4313      	orrs	r3, r2
 8002156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0320 	and.w	r3, r3, #32
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002166:	4b7e      	ldr	r3, [pc, #504]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800216c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	497a      	ldr	r1, [pc, #488]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002188:	4b75      	ldr	r3, [pc, #468]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	4972      	ldr	r1, [pc, #456]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021aa:	4b6d      	ldr	r3, [pc, #436]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69db      	ldr	r3, [r3, #28]
 80021b8:	4969      	ldr	r1, [pc, #420]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021cc:	4b64      	ldr	r3, [pc, #400]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	4961      	ldr	r1, [pc, #388]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fc:	4958      	ldr	r1, [pc, #352]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800220c:	2b00      	cmp	r3, #0
 800220e:	d015      	beq.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002210:	4b53      	ldr	r3, [pc, #332]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002216:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800221e:	4950      	ldr	r1, [pc, #320]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800222e:	d105      	bne.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002230:	4b4b      	ldr	r3, [pc, #300]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	4a4a      	ldr	r2, [pc, #296]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002236:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800223a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002244:	2b00      	cmp	r3, #0
 8002246:	d015      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002248:	4b45      	ldr	r3, [pc, #276]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800224a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800224e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002256:	4942      	ldr	r1, [pc, #264]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002258:	4313      	orrs	r3, r2
 800225a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002262:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002266:	d105      	bne.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002268:	4b3d      	ldr	r3, [pc, #244]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	4a3c      	ldr	r2, [pc, #240]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800226e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002272:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d015      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002280:	4b37      	ldr	r3, [pc, #220]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002286:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4934      	ldr	r1, [pc, #208]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002290:	4313      	orrs	r3, r2
 8002292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800229e:	d105      	bne.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022a0:	4b2f      	ldr	r3, [pc, #188]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022aa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d015      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022b8:	4b29      	ldr	r3, [pc, #164]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022c6:	4926      	ldr	r1, [pc, #152]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022d6:	d105      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d8:	4b21      	ldr	r3, [pc, #132]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	4a20      	ldr	r2, [pc, #128]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d015      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022fe:	4918      	ldr	r1, [pc, #96]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800230a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800230e:	d105      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002310:	4b13      	ldr	r3, [pc, #76]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a12      	ldr	r2, [pc, #72]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800231a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d015      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002328:	4b0d      	ldr	r3, [pc, #52]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800232a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002336:	490a      	ldr	r1, [pc, #40]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002338:	4313      	orrs	r3, r2
 800233a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002342:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002346:	d105      	bne.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002348:	4b05      	ldr	r3, [pc, #20]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002352:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002354:	7cbb      	ldrb	r3, [r7, #18]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	40021000 	.word	0x40021000

08002364 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e042      	b.n	80023fc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800237c:	2b00      	cmp	r3, #0
 800237e:	d106      	bne.n	800238e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7fe fac7 	bl	800091c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2224      	movs	r2, #36	@ 0x24
 8002392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0201 	bic.w	r2, r2, #1
 80023a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d002      	beq.n	80023b4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 fee4 	bl	800317c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 fc15 	bl	8002be4 <UART_SetConfig>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d101      	bne.n	80023c4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e01b      	b.n	80023fc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80023d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80023e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0201 	orr.w	r2, r2, #1
 80023f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f000 ff63 	bl	80032c0 <UART_CheckIdleState>
 80023fa:	4603      	mov	r3, r0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3708      	adds	r7, #8
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b08a      	sub	sp, #40	@ 0x28
 8002408:	af02      	add	r7, sp, #8
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	603b      	str	r3, [r7, #0]
 8002410:	4613      	mov	r3, r2
 8002412:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241a:	2b20      	cmp	r3, #32
 800241c:	d17b      	bne.n	8002516 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d002      	beq.n	800242a <HAL_UART_Transmit+0x26>
 8002424:	88fb      	ldrh	r3, [r7, #6]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e074      	b.n	8002518 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2221      	movs	r2, #33	@ 0x21
 800243a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800243e:	f7fe fc2f 	bl	8000ca0 <HAL_GetTick>
 8002442:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	88fa      	ldrh	r2, [r7, #6]
 8002448:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	88fa      	ldrh	r2, [r7, #6]
 8002450:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800245c:	d108      	bne.n	8002470 <HAL_UART_Transmit+0x6c>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d104      	bne.n	8002470 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002466:	2300      	movs	r3, #0
 8002468:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	61bb      	str	r3, [r7, #24]
 800246e:	e003      	b.n	8002478 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002474:	2300      	movs	r3, #0
 8002476:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002478:	e030      	b.n	80024dc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	2200      	movs	r2, #0
 8002482:	2180      	movs	r1, #128	@ 0x80
 8002484:	68f8      	ldr	r0, [r7, #12]
 8002486:	f000 ffc5 	bl	8003414 <UART_WaitOnFlagUntilTimeout>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d005      	beq.n	800249c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2220      	movs	r2, #32
 8002494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e03d      	b.n	8002518 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10b      	bne.n	80024ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	461a      	mov	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024b0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	3302      	adds	r3, #2
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	e007      	b.n	80024ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	781a      	ldrb	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	3301      	adds	r3, #1
 80024c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	3b01      	subs	r3, #1
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1c8      	bne.n	800247a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	9300      	str	r3, [sp, #0]
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2200      	movs	r2, #0
 80024f0:	2140      	movs	r1, #64	@ 0x40
 80024f2:	68f8      	ldr	r0, [r7, #12]
 80024f4:	f000 ff8e 	bl	8003414 <UART_WaitOnFlagUntilTimeout>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d005      	beq.n	800250a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2220      	movs	r2, #32
 8002502:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e006      	b.n	8002518 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2220      	movs	r2, #32
 800250e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002512:	2300      	movs	r3, #0
 8002514:	e000      	b.n	8002518 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002516:	2302      	movs	r3, #2
  }
}
 8002518:	4618      	mov	r0, r3
 800251a:	3720      	adds	r7, #32
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b0ba      	sub	sp, #232	@ 0xe8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002546:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800254a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800254e:	4013      	ands	r3, r2
 8002550:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8002554:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002558:	2b00      	cmp	r3, #0
 800255a:	d11b      	bne.n	8002594 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800255c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002560:	f003 0320 	and.w	r3, r3, #32
 8002564:	2b00      	cmp	r3, #0
 8002566:	d015      	beq.n	8002594 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800256c:	f003 0320 	and.w	r3, r3, #32
 8002570:	2b00      	cmp	r3, #0
 8002572:	d105      	bne.n	8002580 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d009      	beq.n	8002594 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002584:	2b00      	cmp	r3, #0
 8002586:	f000 8300 	beq.w	8002b8a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	4798      	blx	r3
      }
      return;
 8002592:	e2fa      	b.n	8002b8a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002594:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 8123 	beq.w	80027e4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800259e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80025a2:	4b8d      	ldr	r3, [pc, #564]	@ (80027d8 <HAL_UART_IRQHandler+0x2b8>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d106      	bne.n	80025b8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80025aa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80025ae:	4b8b      	ldr	r3, [pc, #556]	@ (80027dc <HAL_UART_IRQHandler+0x2bc>)
 80025b0:	4013      	ands	r3, r2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 8116 	beq.w	80027e4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80025b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d011      	beq.n	80025e8 <HAL_UART_IRQHandler+0xc8>
 80025c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80025c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00b      	beq.n	80025e8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2201      	movs	r2, #1
 80025d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025de:	f043 0201 	orr.w	r2, r3, #1
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80025e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d011      	beq.n	8002618 <HAL_UART_IRQHandler+0xf8>
 80025f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00b      	beq.n	8002618 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2202      	movs	r2, #2
 8002606:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800260e:	f043 0204 	orr.w	r2, r3, #4
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	2b00      	cmp	r3, #0
 8002622:	d011      	beq.n	8002648 <HAL_UART_IRQHandler+0x128>
 8002624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00b      	beq.n	8002648 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2204      	movs	r2, #4
 8002636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800263e:	f043 0202 	orr.w	r2, r3, #2
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d017      	beq.n	8002684 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002658:	f003 0320 	and.w	r3, r3, #32
 800265c:	2b00      	cmp	r3, #0
 800265e:	d105      	bne.n	800266c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002660:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8002664:	4b5c      	ldr	r3, [pc, #368]	@ (80027d8 <HAL_UART_IRQHandler+0x2b8>)
 8002666:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00b      	beq.n	8002684 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2208      	movs	r2, #8
 8002672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800267a:	f043 0208 	orr.w	r2, r3, #8
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002688:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800268c:	2b00      	cmp	r3, #0
 800268e:	d012      	beq.n	80026b6 <HAL_UART_IRQHandler+0x196>
 8002690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002694:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00c      	beq.n	80026b6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ac:	f043 0220 	orr.w	r2, r3, #32
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f000 8266 	beq.w	8002b8e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80026c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026c6:	f003 0320 	and.w	r3, r3, #32
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d013      	beq.n	80026f6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80026ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80026d2:	f003 0320 	and.w	r3, r3, #32
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d105      	bne.n	80026e6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80026da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d007      	beq.n	80026f6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800270a:	2b40      	cmp	r3, #64	@ 0x40
 800270c:	d005      	beq.n	800271a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800270e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002712:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002716:	2b00      	cmp	r3, #0
 8002718:	d054      	beq.n	80027c4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 fee7 	bl	80034ee <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800272a:	2b40      	cmp	r3, #64	@ 0x40
 800272c:	d146      	bne.n	80027bc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	3308      	adds	r3, #8
 8002734:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002738:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800273c:	e853 3f00 	ldrex	r3, [r3]
 8002740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002744:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800274c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	3308      	adds	r3, #8
 8002756:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800275a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800275e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002762:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002766:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800276a:	e841 2300 	strex	r3, r2, [r1]
 800276e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002772:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1d9      	bne.n	800272e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002780:	2b00      	cmp	r3, #0
 8002782:	d017      	beq.n	80027b4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800278a:	4a15      	ldr	r2, [pc, #84]	@ (80027e0 <HAL_UART_IRQHandler+0x2c0>)
 800278c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002794:	4618      	mov	r0, r3
 8002796:	f7fe fbf7 	bl	8000f88 <HAL_DMA_Abort_IT>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d019      	beq.n	80027d4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80027ae:	4610      	mov	r0, r2
 80027b0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027b2:	e00f      	b.n	80027d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f9ff 	bl	8002bb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027ba:	e00b      	b.n	80027d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f000 f9fb 	bl	8002bb8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027c2:	e007      	b.n	80027d4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 f9f7 	bl	8002bb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80027d2:	e1dc      	b.n	8002b8e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027d4:	bf00      	nop
    return;
 80027d6:	e1da      	b.n	8002b8e <HAL_UART_IRQHandler+0x66e>
 80027d8:	10000001 	.word	0x10000001
 80027dc:	04000120 	.word	0x04000120
 80027e0:	080035bb 	.word	0x080035bb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	f040 8170 	bne.w	8002ace <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80027ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027f2:	f003 0310 	and.w	r3, r3, #16
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f000 8169 	beq.w	8002ace <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80027fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002800:	f003 0310 	and.w	r3, r3, #16
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 8162 	beq.w	8002ace <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	2210      	movs	r2, #16
 8002810:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800281c:	2b40      	cmp	r3, #64	@ 0x40
 800281e:	f040 80d8 	bne.w	80029d2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002830:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 80af 	beq.w	8002998 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002840:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002844:	429a      	cmp	r2, r3
 8002846:	f080 80a7 	bcs.w	8002998 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002850:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0320 	and.w	r3, r3, #32
 8002862:	2b00      	cmp	r3, #0
 8002864:	f040 8087 	bne.w	8002976 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002870:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002874:	e853 3f00 	ldrex	r3, [r3]
 8002878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800287c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002884:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	461a      	mov	r2, r3
 800288e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002892:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002896:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800289a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800289e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80028a2:	e841 2300 	strex	r3, r2, [r1]
 80028a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80028aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1da      	bne.n	8002868 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	3308      	adds	r3, #8
 80028b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028bc:	e853 3f00 	ldrex	r3, [r3]
 80028c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80028c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028c4:	f023 0301 	bic.w	r3, r3, #1
 80028c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	3308      	adds	r3, #8
 80028d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80028d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80028da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80028de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80028e2:	e841 2300 	strex	r3, r2, [r1]
 80028e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80028e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1e1      	bne.n	80028b2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	3308      	adds	r3, #8
 80028f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80028f8:	e853 3f00 	ldrex	r3, [r3]
 80028fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80028fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002900:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002904:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	3308      	adds	r3, #8
 800290e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002912:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002914:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002916:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002918:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800291a:	e841 2300 	strex	r3, r2, [r1]
 800291e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1e3      	bne.n	80028ee <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2220      	movs	r2, #32
 800292a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800293a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800293c:	e853 3f00 	ldrex	r3, [r3]
 8002940:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002944:	f023 0310 	bic.w	r3, r3, #16
 8002948:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002956:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002958:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800295a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800295c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800295e:	e841 2300 	strex	r3, r2, [r1]
 8002962:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002964:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1e4      	bne.n	8002934 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002970:	4618      	mov	r0, r3
 8002972:	f7fe fab0 	bl	8000ed6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2202      	movs	r2, #2
 800297a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002988:	b29b      	uxth	r3, r3
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	b29b      	uxth	r3, r3
 800298e:	4619      	mov	r1, r3
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f000 f91b 	bl	8002bcc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002996:	e0fc      	b.n	8002b92 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800299e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029a2:	429a      	cmp	r2, r3
 80029a4:	f040 80f5 	bne.w	8002b92 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0320 	and.w	r3, r3, #32
 80029b6:	2b20      	cmp	r3, #32
 80029b8:	f040 80eb 	bne.w	8002b92 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80029c8:	4619      	mov	r1, r3
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 f8fe 	bl	8002bcc <HAL_UARTEx_RxEventCallback>
      return;
 80029d0:	e0df      	b.n	8002b92 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80029de:	b29b      	uxth	r3, r3
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f000 80d1 	beq.w	8002b96 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80029f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 80cc 	beq.w	8002b96 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a06:	e853 3f00 	ldrex	r3, [r3]
 8002a0a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a12:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a20:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a22:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a28:	e841 2300 	strex	r3, r2, [r1]
 8002a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002a2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1e4      	bne.n	80029fe <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	3308      	adds	r3, #8
 8002a3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	e853 3f00 	ldrex	r3, [r3]
 8002a42:	623b      	str	r3, [r7, #32]
   return(result);
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a4a:	f023 0301 	bic.w	r3, r3, #1
 8002a4e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	3308      	adds	r3, #8
 8002a58:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002a5c:	633a      	str	r2, [r7, #48]	@ 0x30
 8002a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a64:	e841 2300 	strex	r3, r2, [r1]
 8002a68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d1e1      	bne.n	8002a34 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2220      	movs	r2, #32
 8002a74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	e853 3f00 	ldrex	r3, [r3]
 8002a90:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f023 0310 	bic.w	r3, r3, #16
 8002a98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002aa6:	61fb      	str	r3, [r7, #28]
 8002aa8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aaa:	69b9      	ldr	r1, [r7, #24]
 8002aac:	69fa      	ldr	r2, [r7, #28]
 8002aae:	e841 2300 	strex	r3, r2, [r1]
 8002ab2:	617b      	str	r3, [r7, #20]
   return(result);
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1e4      	bne.n	8002a84 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2202      	movs	r2, #2
 8002abe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ac0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f880 	bl	8002bcc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002acc:	e063      	b.n	8002b96 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ad2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00e      	beq.n	8002af8 <HAL_UART_IRQHandler+0x5d8>
 8002ada:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ade:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d008      	beq.n	8002af8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002aee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 fd9f 	bl	8003634 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002af6:	e051      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d014      	beq.n	8002b2e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d105      	bne.n	8002b1c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002b10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002b14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d008      	beq.n	8002b2e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d03a      	beq.n	8002b9a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	4798      	blx	r3
    }
    return;
 8002b2c:	e035      	b.n	8002b9a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d009      	beq.n	8002b4e <HAL_UART_IRQHandler+0x62e>
 8002b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d003      	beq.n	8002b4e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 fd49 	bl	80035de <UART_EndTransmit_IT>
    return;
 8002b4c:	e026      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d009      	beq.n	8002b6e <HAL_UART_IRQHandler+0x64e>
 8002b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b5e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 fd78 	bl	800365c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002b6c:	e016      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d010      	beq.n	8002b9c <HAL_UART_IRQHandler+0x67c>
 8002b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	da0c      	bge.n	8002b9c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 fd60 	bl	8003648 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002b88:	e008      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
      return;
 8002b8a:	bf00      	nop
 8002b8c:	e006      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
    return;
 8002b8e:	bf00      	nop
 8002b90:	e004      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
      return;
 8002b92:	bf00      	nop
 8002b94:	e002      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
      return;
 8002b96:	bf00      	nop
 8002b98:	e000      	b.n	8002b9c <HAL_UART_IRQHandler+0x67c>
    return;
 8002b9a:	bf00      	nop
  }
}
 8002b9c:	37e8      	adds	r7, #232	@ 0xe8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop

08002ba4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002bd8:	bf00      	nop
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002be4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002be8:	b08c      	sub	sp, #48	@ 0x30
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	431a      	orrs	r2, r3
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	431a      	orrs	r2, r3
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	69db      	ldr	r3, [r3, #28]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	4bab      	ldr	r3, [pc, #684]	@ (8002ec0 <UART_SetConfig+0x2dc>)
 8002c14:	4013      	ands	r3, r2
 8002c16:	697a      	ldr	r2, [r7, #20]
 8002c18:	6812      	ldr	r2, [r2, #0]
 8002c1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c1c:	430b      	orrs	r3, r1
 8002c1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	68da      	ldr	r2, [r3, #12]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4aa0      	ldr	r2, [pc, #640]	@ (8002ec4 <UART_SetConfig+0x2e0>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d004      	beq.n	8002c50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002c5a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	6812      	ldr	r2, [r2, #0]
 8002c62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c64:	430b      	orrs	r3, r1
 8002c66:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6e:	f023 010f 	bic.w	r1, r3, #15
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a91      	ldr	r2, [pc, #580]	@ (8002ec8 <UART_SetConfig+0x2e4>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d125      	bne.n	8002cd4 <UART_SetConfig+0xf0>
 8002c88:	4b90      	ldr	r3, [pc, #576]	@ (8002ecc <UART_SetConfig+0x2e8>)
 8002c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	2b03      	cmp	r3, #3
 8002c94:	d81a      	bhi.n	8002ccc <UART_SetConfig+0xe8>
 8002c96:	a201      	add	r2, pc, #4	@ (adr r2, 8002c9c <UART_SetConfig+0xb8>)
 8002c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9c:	08002cad 	.word	0x08002cad
 8002ca0:	08002cbd 	.word	0x08002cbd
 8002ca4:	08002cb5 	.word	0x08002cb5
 8002ca8:	08002cc5 	.word	0x08002cc5
 8002cac:	2301      	movs	r3, #1
 8002cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cb2:	e0d6      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cba:	e0d2      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cc2:	e0ce      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cca:	e0ca      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002ccc:	2310      	movs	r3, #16
 8002cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002cd2:	e0c6      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a7d      	ldr	r2, [pc, #500]	@ (8002ed0 <UART_SetConfig+0x2ec>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d138      	bne.n	8002d50 <UART_SetConfig+0x16c>
 8002cde:	4b7b      	ldr	r3, [pc, #492]	@ (8002ecc <UART_SetConfig+0x2e8>)
 8002ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ce4:	f003 030c 	and.w	r3, r3, #12
 8002ce8:	2b0c      	cmp	r3, #12
 8002cea:	d82d      	bhi.n	8002d48 <UART_SetConfig+0x164>
 8002cec:	a201      	add	r2, pc, #4	@ (adr r2, 8002cf4 <UART_SetConfig+0x110>)
 8002cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf2:	bf00      	nop
 8002cf4:	08002d29 	.word	0x08002d29
 8002cf8:	08002d49 	.word	0x08002d49
 8002cfc:	08002d49 	.word	0x08002d49
 8002d00:	08002d49 	.word	0x08002d49
 8002d04:	08002d39 	.word	0x08002d39
 8002d08:	08002d49 	.word	0x08002d49
 8002d0c:	08002d49 	.word	0x08002d49
 8002d10:	08002d49 	.word	0x08002d49
 8002d14:	08002d31 	.word	0x08002d31
 8002d18:	08002d49 	.word	0x08002d49
 8002d1c:	08002d49 	.word	0x08002d49
 8002d20:	08002d49 	.word	0x08002d49
 8002d24:	08002d41 	.word	0x08002d41
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d2e:	e098      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d30:	2302      	movs	r3, #2
 8002d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d36:	e094      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d38:	2304      	movs	r3, #4
 8002d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d3e:	e090      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d40:	2308      	movs	r3, #8
 8002d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d46:	e08c      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d48:	2310      	movs	r3, #16
 8002d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d4e:	e088      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a5f      	ldr	r2, [pc, #380]	@ (8002ed4 <UART_SetConfig+0x2f0>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d125      	bne.n	8002da6 <UART_SetConfig+0x1c2>
 8002d5a:	4b5c      	ldr	r3, [pc, #368]	@ (8002ecc <UART_SetConfig+0x2e8>)
 8002d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d60:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002d64:	2b30      	cmp	r3, #48	@ 0x30
 8002d66:	d016      	beq.n	8002d96 <UART_SetConfig+0x1b2>
 8002d68:	2b30      	cmp	r3, #48	@ 0x30
 8002d6a:	d818      	bhi.n	8002d9e <UART_SetConfig+0x1ba>
 8002d6c:	2b20      	cmp	r3, #32
 8002d6e:	d00a      	beq.n	8002d86 <UART_SetConfig+0x1a2>
 8002d70:	2b20      	cmp	r3, #32
 8002d72:	d814      	bhi.n	8002d9e <UART_SetConfig+0x1ba>
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <UART_SetConfig+0x19a>
 8002d78:	2b10      	cmp	r3, #16
 8002d7a:	d008      	beq.n	8002d8e <UART_SetConfig+0x1aa>
 8002d7c:	e00f      	b.n	8002d9e <UART_SetConfig+0x1ba>
 8002d7e:	2300      	movs	r3, #0
 8002d80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d84:	e06d      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d86:	2302      	movs	r3, #2
 8002d88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d8c:	e069      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d8e:	2304      	movs	r3, #4
 8002d90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d94:	e065      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d96:	2308      	movs	r3, #8
 8002d98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002d9c:	e061      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002d9e:	2310      	movs	r3, #16
 8002da0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002da4:	e05d      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a4b      	ldr	r2, [pc, #300]	@ (8002ed8 <UART_SetConfig+0x2f4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d125      	bne.n	8002dfc <UART_SetConfig+0x218>
 8002db0:	4b46      	ldr	r3, [pc, #280]	@ (8002ecc <UART_SetConfig+0x2e8>)
 8002db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002db6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002dba:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dbc:	d016      	beq.n	8002dec <UART_SetConfig+0x208>
 8002dbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8002dc0:	d818      	bhi.n	8002df4 <UART_SetConfig+0x210>
 8002dc2:	2b80      	cmp	r3, #128	@ 0x80
 8002dc4:	d00a      	beq.n	8002ddc <UART_SetConfig+0x1f8>
 8002dc6:	2b80      	cmp	r3, #128	@ 0x80
 8002dc8:	d814      	bhi.n	8002df4 <UART_SetConfig+0x210>
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d002      	beq.n	8002dd4 <UART_SetConfig+0x1f0>
 8002dce:	2b40      	cmp	r3, #64	@ 0x40
 8002dd0:	d008      	beq.n	8002de4 <UART_SetConfig+0x200>
 8002dd2:	e00f      	b.n	8002df4 <UART_SetConfig+0x210>
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dda:	e042      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002de2:	e03e      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002de4:	2304      	movs	r3, #4
 8002de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dea:	e03a      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002dec:	2308      	movs	r3, #8
 8002dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002df2:	e036      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002df4:	2310      	movs	r3, #16
 8002df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dfa:	e032      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a30      	ldr	r2, [pc, #192]	@ (8002ec4 <UART_SetConfig+0x2e0>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d12a      	bne.n	8002e5c <UART_SetConfig+0x278>
 8002e06:	4b31      	ldr	r3, [pc, #196]	@ (8002ecc <UART_SetConfig+0x2e8>)
 8002e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e14:	d01a      	beq.n	8002e4c <UART_SetConfig+0x268>
 8002e16:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002e1a:	d81b      	bhi.n	8002e54 <UART_SetConfig+0x270>
 8002e1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e20:	d00c      	beq.n	8002e3c <UART_SetConfig+0x258>
 8002e22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e26:	d815      	bhi.n	8002e54 <UART_SetConfig+0x270>
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d003      	beq.n	8002e34 <UART_SetConfig+0x250>
 8002e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e30:	d008      	beq.n	8002e44 <UART_SetConfig+0x260>
 8002e32:	e00f      	b.n	8002e54 <UART_SetConfig+0x270>
 8002e34:	2300      	movs	r3, #0
 8002e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e3a:	e012      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e42:	e00e      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002e44:	2304      	movs	r3, #4
 8002e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e4a:	e00a      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002e4c:	2308      	movs	r3, #8
 8002e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e52:	e006      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002e54:	2310      	movs	r3, #16
 8002e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e5a:	e002      	b.n	8002e62 <UART_SetConfig+0x27e>
 8002e5c:	2310      	movs	r3, #16
 8002e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a17      	ldr	r2, [pc, #92]	@ (8002ec4 <UART_SetConfig+0x2e0>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	f040 80a8 	bne.w	8002fbe <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002e6e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d834      	bhi.n	8002ee0 <UART_SetConfig+0x2fc>
 8002e76:	a201      	add	r2, pc, #4	@ (adr r2, 8002e7c <UART_SetConfig+0x298>)
 8002e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7c:	08002ea1 	.word	0x08002ea1
 8002e80:	08002ee1 	.word	0x08002ee1
 8002e84:	08002ea9 	.word	0x08002ea9
 8002e88:	08002ee1 	.word	0x08002ee1
 8002e8c:	08002eaf 	.word	0x08002eaf
 8002e90:	08002ee1 	.word	0x08002ee1
 8002e94:	08002ee1 	.word	0x08002ee1
 8002e98:	08002ee1 	.word	0x08002ee1
 8002e9c:	08002eb7 	.word	0x08002eb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ea0:	f7fe fffe 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 8002ea4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ea6:	e021      	b.n	8002eec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8002edc <UART_SetConfig+0x2f8>)
 8002eaa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002eac:	e01e      	b.n	8002eec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002eae:	f7fe ff89 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8002eb2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002eb4:	e01a      	b.n	8002eec <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002eb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002eba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ebc:	e016      	b.n	8002eec <UART_SetConfig+0x308>
 8002ebe:	bf00      	nop
 8002ec0:	cfff69f3 	.word	0xcfff69f3
 8002ec4:	40008000 	.word	0x40008000
 8002ec8:	40013800 	.word	0x40013800
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	40004400 	.word	0x40004400
 8002ed4:	40004800 	.word	0x40004800
 8002ed8:	40004c00 	.word	0x40004c00
 8002edc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002eea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	f000 812a 	beq.w	8003148 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef8:	4a9e      	ldr	r2, [pc, #632]	@ (8003174 <UART_SetConfig+0x590>)
 8002efa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002efe:	461a      	mov	r2, r3
 8002f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f02:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	685a      	ldr	r2, [r3, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	4413      	add	r3, r2
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d305      	bcc.n	8002f24 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d903      	bls.n	8002f2c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002f2a:	e10d      	b.n	8003148 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	2200      	movs	r2, #0
 8002f30:	60bb      	str	r3, [r7, #8]
 8002f32:	60fa      	str	r2, [r7, #12]
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f38:	4a8e      	ldr	r2, [pc, #568]	@ (8003174 <UART_SetConfig+0x590>)
 8002f3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	2200      	movs	r2, #0
 8002f42:	603b      	str	r3, [r7, #0]
 8002f44:	607a      	str	r2, [r7, #4]
 8002f46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f4e:	f7fd f9b7 	bl	80002c0 <__aeabi_uldivmod>
 8002f52:	4602      	mov	r2, r0
 8002f54:	460b      	mov	r3, r1
 8002f56:	4610      	mov	r0, r2
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f04f 0200 	mov.w	r2, #0
 8002f5e:	f04f 0300 	mov.w	r3, #0
 8002f62:	020b      	lsls	r3, r1, #8
 8002f64:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002f68:	0202      	lsls	r2, r0, #8
 8002f6a:	6979      	ldr	r1, [r7, #20]
 8002f6c:	6849      	ldr	r1, [r1, #4]
 8002f6e:	0849      	lsrs	r1, r1, #1
 8002f70:	2000      	movs	r0, #0
 8002f72:	460c      	mov	r4, r1
 8002f74:	4605      	mov	r5, r0
 8002f76:	eb12 0804 	adds.w	r8, r2, r4
 8002f7a:	eb43 0905 	adc.w	r9, r3, r5
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	469a      	mov	sl, r3
 8002f86:	4693      	mov	fp, r2
 8002f88:	4652      	mov	r2, sl
 8002f8a:	465b      	mov	r3, fp
 8002f8c:	4640      	mov	r0, r8
 8002f8e:	4649      	mov	r1, r9
 8002f90:	f7fd f996 	bl	80002c0 <__aeabi_uldivmod>
 8002f94:	4602      	mov	r2, r0
 8002f96:	460b      	mov	r3, r1
 8002f98:	4613      	mov	r3, r2
 8002f9a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fa2:	d308      	bcc.n	8002fb6 <UART_SetConfig+0x3d2>
 8002fa4:	6a3b      	ldr	r3, [r7, #32]
 8002fa6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002faa:	d204      	bcs.n	8002fb6 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6a3a      	ldr	r2, [r7, #32]
 8002fb2:	60da      	str	r2, [r3, #12]
 8002fb4:	e0c8      	b.n	8003148 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002fbc:	e0c4      	b.n	8003148 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002fc6:	d167      	bne.n	8003098 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002fc8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002fcc:	2b08      	cmp	r3, #8
 8002fce:	d828      	bhi.n	8003022 <UART_SetConfig+0x43e>
 8002fd0:	a201      	add	r2, pc, #4	@ (adr r2, 8002fd8 <UART_SetConfig+0x3f4>)
 8002fd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd6:	bf00      	nop
 8002fd8:	08002ffd 	.word	0x08002ffd
 8002fdc:	08003005 	.word	0x08003005
 8002fe0:	0800300d 	.word	0x0800300d
 8002fe4:	08003023 	.word	0x08003023
 8002fe8:	08003013 	.word	0x08003013
 8002fec:	08003023 	.word	0x08003023
 8002ff0:	08003023 	.word	0x08003023
 8002ff4:	08003023 	.word	0x08003023
 8002ff8:	0800301b 	.word	0x0800301b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ffc:	f7fe ff50 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 8003000:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003002:	e014      	b.n	800302e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003004:	f7fe ff62 	bl	8001ecc <HAL_RCC_GetPCLK2Freq>
 8003008:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800300a:	e010      	b.n	800302e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800300c:	4b5a      	ldr	r3, [pc, #360]	@ (8003178 <UART_SetConfig+0x594>)
 800300e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003010:	e00d      	b.n	800302e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003012:	f7fe fed7 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8003016:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003018:	e009      	b.n	800302e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800301a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800301e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003020:	e005      	b.n	800302e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003022:	2300      	movs	r3, #0
 8003024:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800302c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800302e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003030:	2b00      	cmp	r3, #0
 8003032:	f000 8089 	beq.w	8003148 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	4a4e      	ldr	r2, [pc, #312]	@ (8003174 <UART_SetConfig+0x590>)
 800303c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003040:	461a      	mov	r2, r3
 8003042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003044:	fbb3 f3f2 	udiv	r3, r3, r2
 8003048:	005a      	lsls	r2, r3, #1
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	085b      	lsrs	r3, r3, #1
 8003050:	441a      	add	r2, r3
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	fbb2 f3f3 	udiv	r3, r2, r3
 800305a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800305c:	6a3b      	ldr	r3, [r7, #32]
 800305e:	2b0f      	cmp	r3, #15
 8003060:	d916      	bls.n	8003090 <UART_SetConfig+0x4ac>
 8003062:	6a3b      	ldr	r3, [r7, #32]
 8003064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003068:	d212      	bcs.n	8003090 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800306a:	6a3b      	ldr	r3, [r7, #32]
 800306c:	b29b      	uxth	r3, r3
 800306e:	f023 030f 	bic.w	r3, r3, #15
 8003072:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	085b      	lsrs	r3, r3, #1
 8003078:	b29b      	uxth	r3, r3
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	b29a      	uxth	r2, r3
 8003080:	8bfb      	ldrh	r3, [r7, #30]
 8003082:	4313      	orrs	r3, r2
 8003084:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	8bfa      	ldrh	r2, [r7, #30]
 800308c:	60da      	str	r2, [r3, #12]
 800308e:	e05b      	b.n	8003148 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003096:	e057      	b.n	8003148 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003098:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800309c:	2b08      	cmp	r3, #8
 800309e:	d828      	bhi.n	80030f2 <UART_SetConfig+0x50e>
 80030a0:	a201      	add	r2, pc, #4	@ (adr r2, 80030a8 <UART_SetConfig+0x4c4>)
 80030a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a6:	bf00      	nop
 80030a8:	080030cd 	.word	0x080030cd
 80030ac:	080030d5 	.word	0x080030d5
 80030b0:	080030dd 	.word	0x080030dd
 80030b4:	080030f3 	.word	0x080030f3
 80030b8:	080030e3 	.word	0x080030e3
 80030bc:	080030f3 	.word	0x080030f3
 80030c0:	080030f3 	.word	0x080030f3
 80030c4:	080030f3 	.word	0x080030f3
 80030c8:	080030eb 	.word	0x080030eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030cc:	f7fe fee8 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 80030d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80030d2:	e014      	b.n	80030fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030d4:	f7fe fefa 	bl	8001ecc <HAL_RCC_GetPCLK2Freq>
 80030d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80030da:	e010      	b.n	80030fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030dc:	4b26      	ldr	r3, [pc, #152]	@ (8003178 <UART_SetConfig+0x594>)
 80030de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80030e0:	e00d      	b.n	80030fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030e2:	f7fe fe6f 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 80030e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80030e8:	e009      	b.n	80030fe <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80030f0:	e005      	b.n	80030fe <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80030f2:	2300      	movs	r3, #0
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80030fc:	bf00      	nop
    }

    if (pclk != 0U)
 80030fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003100:	2b00      	cmp	r3, #0
 8003102:	d021      	beq.n	8003148 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003108:	4a1a      	ldr	r2, [pc, #104]	@ (8003174 <UART_SetConfig+0x590>)
 800310a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800310e:	461a      	mov	r2, r3
 8003110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003112:	fbb3 f2f2 	udiv	r2, r3, r2
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	085b      	lsrs	r3, r3, #1
 800311c:	441a      	add	r2, r3
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	fbb2 f3f3 	udiv	r3, r2, r3
 8003126:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003128:	6a3b      	ldr	r3, [r7, #32]
 800312a:	2b0f      	cmp	r3, #15
 800312c:	d909      	bls.n	8003142 <UART_SetConfig+0x55e>
 800312e:	6a3b      	ldr	r3, [r7, #32]
 8003130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003134:	d205      	bcs.n	8003142 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003136:	6a3b      	ldr	r3, [r7, #32]
 8003138:	b29a      	uxth	r2, r3
 800313a:	697b      	ldr	r3, [r7, #20]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	60da      	str	r2, [r3, #12]
 8003140:	e002      	b.n	8003148 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	2201      	movs	r2, #1
 800314c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	2201      	movs	r2, #1
 8003154:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	2200      	movs	r2, #0
 800315c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2200      	movs	r2, #0
 8003162:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003164:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003168:	4618      	mov	r0, r3
 800316a:	3730      	adds	r7, #48	@ 0x30
 800316c:	46bd      	mov	sp, r7
 800316e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003172:	bf00      	nop
 8003174:	08004804 	.word	0x08004804
 8003178:	00f42400 	.word	0x00f42400

0800317c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003188:	f003 0308 	and.w	r3, r3, #8
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00a      	beq.n	80031a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00a      	beq.n	80031c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00a      	beq.n	80031ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ee:	f003 0304 	and.w	r3, r3, #4
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00a      	beq.n	800320c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	430a      	orrs	r2, r1
 800320a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003210:	f003 0310 	and.w	r3, r3, #16
 8003214:	2b00      	cmp	r3, #0
 8003216:	d00a      	beq.n	800322e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003232:	f003 0320 	and.w	r3, r3, #32
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00a      	beq.n	8003250 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003258:	2b00      	cmp	r3, #0
 800325a:	d01a      	beq.n	8003292 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003276:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800327a:	d10a      	bne.n	8003292 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	430a      	orrs	r2, r1
 8003290:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00a      	beq.n	80032b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	605a      	str	r2, [r3, #4]
  }
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b098      	sub	sp, #96	@ 0x60
 80032c4:	af02      	add	r7, sp, #8
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032d0:	f7fd fce6 	bl	8000ca0 <HAL_GetTick>
 80032d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0308 	and.w	r3, r3, #8
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d12f      	bne.n	8003344 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032ec:	2200      	movs	r2, #0
 80032ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f88e 	bl	8003414 <UART_WaitOnFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d022      	beq.n	8003344 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003306:	e853 3f00 	ldrex	r3, [r3]
 800330a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800330c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800330e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003312:	653b      	str	r3, [r7, #80]	@ 0x50
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	461a      	mov	r2, r3
 800331a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800331c:	647b      	str	r3, [r7, #68]	@ 0x44
 800331e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003320:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003322:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003324:	e841 2300 	strex	r3, r2, [r1]
 8003328:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800332a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800332c:	2b00      	cmp	r3, #0
 800332e:	d1e6      	bne.n	80032fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e063      	b.n	800340c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b04      	cmp	r3, #4
 8003350:	d149      	bne.n	80033e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003352:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800335a:	2200      	movs	r2, #0
 800335c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f857 	bl	8003414 <UART_WaitOnFlagUntilTimeout>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d03c      	beq.n	80033e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	e853 3f00 	ldrex	r3, [r3]
 8003378:	623b      	str	r3, [r7, #32]
   return(result);
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003380:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800338a:	633b      	str	r3, [r7, #48]	@ 0x30
 800338c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800338e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003392:	e841 2300 	strex	r3, r2, [r1]
 8003396:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1e6      	bne.n	800336c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	3308      	adds	r3, #8
 80033a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	e853 3f00 	ldrex	r3, [r3]
 80033ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f023 0301 	bic.w	r3, r3, #1
 80033b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3308      	adds	r3, #8
 80033bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033be:	61fa      	str	r2, [r7, #28]
 80033c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c2:	69b9      	ldr	r1, [r7, #24]
 80033c4:	69fa      	ldr	r2, [r7, #28]
 80033c6:	e841 2300 	strex	r3, r2, [r1]
 80033ca:	617b      	str	r3, [r7, #20]
   return(result);
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1e5      	bne.n	800339e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2220      	movs	r2, #32
 80033d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e012      	b.n	800340c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2220      	movs	r2, #32
 80033ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3758      	adds	r7, #88	@ 0x58
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	603b      	str	r3, [r7, #0]
 8003420:	4613      	mov	r3, r2
 8003422:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003424:	e04f      	b.n	80034c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800342c:	d04b      	beq.n	80034c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800342e:	f7fd fc37 	bl	8000ca0 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	429a      	cmp	r2, r3
 800343c:	d302      	bcc.n	8003444 <UART_WaitOnFlagUntilTimeout+0x30>
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e04e      	b.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	d037      	beq.n	80034c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b80      	cmp	r3, #128	@ 0x80
 800345a:	d034      	beq.n	80034c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2b40      	cmp	r3, #64	@ 0x40
 8003460:	d031      	beq.n	80034c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	69db      	ldr	r3, [r3, #28]
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	2b08      	cmp	r3, #8
 800346e:	d110      	bne.n	8003492 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2208      	movs	r2, #8
 8003476:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f000 f838 	bl	80034ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2208      	movs	r2, #8
 8003482:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e029      	b.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	69db      	ldr	r3, [r3, #28]
 8003498:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800349c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034a0:	d111      	bne.n	80034c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 f81e 	bl	80034ee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2220      	movs	r2, #32
 80034b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e00f      	b.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	69da      	ldr	r2, [r3, #28]
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4013      	ands	r3, r2
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	bf0c      	ite	eq
 80034d6:	2301      	moveq	r3, #1
 80034d8:	2300      	movne	r3, #0
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	461a      	mov	r2, r3
 80034de:	79fb      	ldrb	r3, [r7, #7]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d0a0      	beq.n	8003426 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034ee:	b480      	push	{r7}
 80034f0:	b095      	sub	sp, #84	@ 0x54
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034fe:	e853 3f00 	ldrex	r3, [r3]
 8003502:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003506:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800350a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	461a      	mov	r2, r3
 8003512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003514:	643b      	str	r3, [r7, #64]	@ 0x40
 8003516:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003518:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800351a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800351c:	e841 2300 	strex	r3, r2, [r1]
 8003520:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1e6      	bne.n	80034f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	3308      	adds	r3, #8
 800352e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003530:	6a3b      	ldr	r3, [r7, #32]
 8003532:	e853 3f00 	ldrex	r3, [r3]
 8003536:	61fb      	str	r3, [r7, #28]
   return(result);
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800353e:	f023 0301 	bic.w	r3, r3, #1
 8003542:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	3308      	adds	r3, #8
 800354a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800354c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800354e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003550:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003552:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003554:	e841 2300 	strex	r3, r2, [r1]
 8003558:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800355a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1e3      	bne.n	8003528 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003564:	2b01      	cmp	r3, #1
 8003566:	d118      	bne.n	800359a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	e853 3f00 	ldrex	r3, [r3]
 8003574:	60bb      	str	r3, [r7, #8]
   return(result);
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f023 0310 	bic.w	r3, r3, #16
 800357c:	647b      	str	r3, [r7, #68]	@ 0x44
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003586:	61bb      	str	r3, [r7, #24]
 8003588:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800358a:	6979      	ldr	r1, [r7, #20]
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	e841 2300 	strex	r3, r2, [r1]
 8003592:	613b      	str	r3, [r7, #16]
   return(result);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1e6      	bne.n	8003568 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2220      	movs	r2, #32
 800359e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80035ae:	bf00      	nop
 80035b0:	3754      	adds	r7, #84	@ 0x54
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b084      	sub	sp, #16
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80035d0:	68f8      	ldr	r0, [r7, #12]
 80035d2:	f7ff faf1 	bl	8002bb8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80035d6:	bf00      	nop
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b088      	sub	sp, #32
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	e853 3f00 	ldrex	r3, [r3]
 80035f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035fa:	61fb      	str	r3, [r7, #28]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	461a      	mov	r2, r3
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	61bb      	str	r3, [r7, #24]
 8003606:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003608:	6979      	ldr	r1, [r7, #20]
 800360a:	69ba      	ldr	r2, [r7, #24]
 800360c:	e841 2300 	strex	r3, r2, [r1]
 8003610:	613b      	str	r3, [r7, #16]
   return(result);
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1e6      	bne.n	80035e6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2220      	movs	r2, #32
 800361c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7ff fabc 	bl	8002ba4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800362c:	bf00      	nop
 800362e:	3720      	adds	r7, #32
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800367e:	2b01      	cmp	r3, #1
 8003680:	d101      	bne.n	8003686 <HAL_UARTEx_DisableFifoMode+0x16>
 8003682:	2302      	movs	r3, #2
 8003684:	e027      	b.n	80036d6 <HAL_UARTEx_DisableFifoMode+0x66>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2224      	movs	r2, #36	@ 0x24
 8003692:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0201 	bic.w	r2, r2, #1
 80036ac:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80036b4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3714      	adds	r7, #20
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
 80036ea:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80036f6:	2302      	movs	r3, #2
 80036f8:	e02d      	b.n	8003756 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2224      	movs	r2, #36	@ 0x24
 8003706:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 0201 	bic.w	r2, r2, #1
 8003720:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	430a      	orrs	r2, r1
 8003734:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f850 	bl	80037dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68fa      	ldr	r2, [r7, #12]
 8003742:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2220      	movs	r2, #32
 8003748:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b084      	sub	sp, #16
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
 8003766:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800376e:	2b01      	cmp	r3, #1
 8003770:	d101      	bne.n	8003776 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003772:	2302      	movs	r3, #2
 8003774:	e02d      	b.n	80037d2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2224      	movs	r2, #36	@ 0x24
 8003782:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0201 	bic.w	r2, r2, #1
 800379c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f812 	bl	80037dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68fa      	ldr	r2, [r7, #12]
 80037be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2220      	movs	r2, #32
 80037c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d108      	bne.n	80037fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80037fc:	e031      	b.n	8003862 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80037fe:	2308      	movs	r3, #8
 8003800:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003802:	2308      	movs	r3, #8
 8003804:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	0e5b      	lsrs	r3, r3, #25
 800380e:	b2db      	uxtb	r3, r3
 8003810:	f003 0307 	and.w	r3, r3, #7
 8003814:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	0f5b      	lsrs	r3, r3, #29
 800381e:	b2db      	uxtb	r3, r3
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003826:	7bbb      	ldrb	r3, [r7, #14]
 8003828:	7b3a      	ldrb	r2, [r7, #12]
 800382a:	4911      	ldr	r1, [pc, #68]	@ (8003870 <UARTEx_SetNbDataToProcess+0x94>)
 800382c:	5c8a      	ldrb	r2, [r1, r2]
 800382e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003832:	7b3a      	ldrb	r2, [r7, #12]
 8003834:	490f      	ldr	r1, [pc, #60]	@ (8003874 <UARTEx_SetNbDataToProcess+0x98>)
 8003836:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003838:	fb93 f3f2 	sdiv	r3, r3, r2
 800383c:	b29a      	uxth	r2, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	7b7a      	ldrb	r2, [r7, #13]
 8003848:	4909      	ldr	r1, [pc, #36]	@ (8003870 <UARTEx_SetNbDataToProcess+0x94>)
 800384a:	5c8a      	ldrb	r2, [r1, r2]
 800384c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003850:	7b7a      	ldrb	r2, [r7, #13]
 8003852:	4908      	ldr	r1, [pc, #32]	@ (8003874 <UARTEx_SetNbDataToProcess+0x98>)
 8003854:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003856:	fb93 f3f2 	sdiv	r3, r3, r2
 800385a:	b29a      	uxth	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8003862:	bf00      	nop
 8003864:	3714      	adds	r7, #20
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	0800481c 	.word	0x0800481c
 8003874:	08004824 	.word	0x08004824

08003878 <std>:
 8003878:	2300      	movs	r3, #0
 800387a:	b510      	push	{r4, lr}
 800387c:	4604      	mov	r4, r0
 800387e:	e9c0 3300 	strd	r3, r3, [r0]
 8003882:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003886:	6083      	str	r3, [r0, #8]
 8003888:	8181      	strh	r1, [r0, #12]
 800388a:	6643      	str	r3, [r0, #100]	@ 0x64
 800388c:	81c2      	strh	r2, [r0, #14]
 800388e:	6183      	str	r3, [r0, #24]
 8003890:	4619      	mov	r1, r3
 8003892:	2208      	movs	r2, #8
 8003894:	305c      	adds	r0, #92	@ 0x5c
 8003896:	f000 f9f9 	bl	8003c8c <memset>
 800389a:	4b0d      	ldr	r3, [pc, #52]	@ (80038d0 <std+0x58>)
 800389c:	6263      	str	r3, [r4, #36]	@ 0x24
 800389e:	4b0d      	ldr	r3, [pc, #52]	@ (80038d4 <std+0x5c>)
 80038a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80038a2:	4b0d      	ldr	r3, [pc, #52]	@ (80038d8 <std+0x60>)
 80038a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80038a6:	4b0d      	ldr	r3, [pc, #52]	@ (80038dc <std+0x64>)
 80038a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80038aa:	4b0d      	ldr	r3, [pc, #52]	@ (80038e0 <std+0x68>)
 80038ac:	6224      	str	r4, [r4, #32]
 80038ae:	429c      	cmp	r4, r3
 80038b0:	d006      	beq.n	80038c0 <std+0x48>
 80038b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80038b6:	4294      	cmp	r4, r2
 80038b8:	d002      	beq.n	80038c0 <std+0x48>
 80038ba:	33d0      	adds	r3, #208	@ 0xd0
 80038bc:	429c      	cmp	r4, r3
 80038be:	d105      	bne.n	80038cc <std+0x54>
 80038c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80038c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038c8:	f000 ba58 	b.w	8003d7c <__retarget_lock_init_recursive>
 80038cc:	bd10      	pop	{r4, pc}
 80038ce:	bf00      	nop
 80038d0:	08003add 	.word	0x08003add
 80038d4:	08003aff 	.word	0x08003aff
 80038d8:	08003b37 	.word	0x08003b37
 80038dc:	08003b5b 	.word	0x08003b5b
 80038e0:	20000120 	.word	0x20000120

080038e4 <stdio_exit_handler>:
 80038e4:	4a02      	ldr	r2, [pc, #8]	@ (80038f0 <stdio_exit_handler+0xc>)
 80038e6:	4903      	ldr	r1, [pc, #12]	@ (80038f4 <stdio_exit_handler+0x10>)
 80038e8:	4803      	ldr	r0, [pc, #12]	@ (80038f8 <stdio_exit_handler+0x14>)
 80038ea:	f000 b869 	b.w	80039c0 <_fwalk_sglue>
 80038ee:	bf00      	nop
 80038f0:	2000000c 	.word	0x2000000c
 80038f4:	08004619 	.word	0x08004619
 80038f8:	2000001c 	.word	0x2000001c

080038fc <cleanup_stdio>:
 80038fc:	6841      	ldr	r1, [r0, #4]
 80038fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003930 <cleanup_stdio+0x34>)
 8003900:	4299      	cmp	r1, r3
 8003902:	b510      	push	{r4, lr}
 8003904:	4604      	mov	r4, r0
 8003906:	d001      	beq.n	800390c <cleanup_stdio+0x10>
 8003908:	f000 fe86 	bl	8004618 <_fflush_r>
 800390c:	68a1      	ldr	r1, [r4, #8]
 800390e:	4b09      	ldr	r3, [pc, #36]	@ (8003934 <cleanup_stdio+0x38>)
 8003910:	4299      	cmp	r1, r3
 8003912:	d002      	beq.n	800391a <cleanup_stdio+0x1e>
 8003914:	4620      	mov	r0, r4
 8003916:	f000 fe7f 	bl	8004618 <_fflush_r>
 800391a:	68e1      	ldr	r1, [r4, #12]
 800391c:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <cleanup_stdio+0x3c>)
 800391e:	4299      	cmp	r1, r3
 8003920:	d004      	beq.n	800392c <cleanup_stdio+0x30>
 8003922:	4620      	mov	r0, r4
 8003924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003928:	f000 be76 	b.w	8004618 <_fflush_r>
 800392c:	bd10      	pop	{r4, pc}
 800392e:	bf00      	nop
 8003930:	20000120 	.word	0x20000120
 8003934:	20000188 	.word	0x20000188
 8003938:	200001f0 	.word	0x200001f0

0800393c <global_stdio_init.part.0>:
 800393c:	b510      	push	{r4, lr}
 800393e:	4b0b      	ldr	r3, [pc, #44]	@ (800396c <global_stdio_init.part.0+0x30>)
 8003940:	4c0b      	ldr	r4, [pc, #44]	@ (8003970 <global_stdio_init.part.0+0x34>)
 8003942:	4a0c      	ldr	r2, [pc, #48]	@ (8003974 <global_stdio_init.part.0+0x38>)
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	4620      	mov	r0, r4
 8003948:	2200      	movs	r2, #0
 800394a:	2104      	movs	r1, #4
 800394c:	f7ff ff94 	bl	8003878 <std>
 8003950:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003954:	2201      	movs	r2, #1
 8003956:	2109      	movs	r1, #9
 8003958:	f7ff ff8e 	bl	8003878 <std>
 800395c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003960:	2202      	movs	r2, #2
 8003962:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003966:	2112      	movs	r1, #18
 8003968:	f7ff bf86 	b.w	8003878 <std>
 800396c:	20000258 	.word	0x20000258
 8003970:	20000120 	.word	0x20000120
 8003974:	080038e5 	.word	0x080038e5

08003978 <__sfp_lock_acquire>:
 8003978:	4801      	ldr	r0, [pc, #4]	@ (8003980 <__sfp_lock_acquire+0x8>)
 800397a:	f000 ba00 	b.w	8003d7e <__retarget_lock_acquire_recursive>
 800397e:	bf00      	nop
 8003980:	20000261 	.word	0x20000261

08003984 <__sfp_lock_release>:
 8003984:	4801      	ldr	r0, [pc, #4]	@ (800398c <__sfp_lock_release+0x8>)
 8003986:	f000 b9fb 	b.w	8003d80 <__retarget_lock_release_recursive>
 800398a:	bf00      	nop
 800398c:	20000261 	.word	0x20000261

08003990 <__sinit>:
 8003990:	b510      	push	{r4, lr}
 8003992:	4604      	mov	r4, r0
 8003994:	f7ff fff0 	bl	8003978 <__sfp_lock_acquire>
 8003998:	6a23      	ldr	r3, [r4, #32]
 800399a:	b11b      	cbz	r3, 80039a4 <__sinit+0x14>
 800399c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039a0:	f7ff bff0 	b.w	8003984 <__sfp_lock_release>
 80039a4:	4b04      	ldr	r3, [pc, #16]	@ (80039b8 <__sinit+0x28>)
 80039a6:	6223      	str	r3, [r4, #32]
 80039a8:	4b04      	ldr	r3, [pc, #16]	@ (80039bc <__sinit+0x2c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1f5      	bne.n	800399c <__sinit+0xc>
 80039b0:	f7ff ffc4 	bl	800393c <global_stdio_init.part.0>
 80039b4:	e7f2      	b.n	800399c <__sinit+0xc>
 80039b6:	bf00      	nop
 80039b8:	080038fd 	.word	0x080038fd
 80039bc:	20000258 	.word	0x20000258

080039c0 <_fwalk_sglue>:
 80039c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039c4:	4607      	mov	r7, r0
 80039c6:	4688      	mov	r8, r1
 80039c8:	4614      	mov	r4, r2
 80039ca:	2600      	movs	r6, #0
 80039cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80039d0:	f1b9 0901 	subs.w	r9, r9, #1
 80039d4:	d505      	bpl.n	80039e2 <_fwalk_sglue+0x22>
 80039d6:	6824      	ldr	r4, [r4, #0]
 80039d8:	2c00      	cmp	r4, #0
 80039da:	d1f7      	bne.n	80039cc <_fwalk_sglue+0xc>
 80039dc:	4630      	mov	r0, r6
 80039de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039e2:	89ab      	ldrh	r3, [r5, #12]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d907      	bls.n	80039f8 <_fwalk_sglue+0x38>
 80039e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039ec:	3301      	adds	r3, #1
 80039ee:	d003      	beq.n	80039f8 <_fwalk_sglue+0x38>
 80039f0:	4629      	mov	r1, r5
 80039f2:	4638      	mov	r0, r7
 80039f4:	47c0      	blx	r8
 80039f6:	4306      	orrs	r6, r0
 80039f8:	3568      	adds	r5, #104	@ 0x68
 80039fa:	e7e9      	b.n	80039d0 <_fwalk_sglue+0x10>

080039fc <iprintf>:
 80039fc:	b40f      	push	{r0, r1, r2, r3}
 80039fe:	b507      	push	{r0, r1, r2, lr}
 8003a00:	4906      	ldr	r1, [pc, #24]	@ (8003a1c <iprintf+0x20>)
 8003a02:	ab04      	add	r3, sp, #16
 8003a04:	6808      	ldr	r0, [r1, #0]
 8003a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a0a:	6881      	ldr	r1, [r0, #8]
 8003a0c:	9301      	str	r3, [sp, #4]
 8003a0e:	f000 fadb 	bl	8003fc8 <_vfiprintf_r>
 8003a12:	b003      	add	sp, #12
 8003a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a18:	b004      	add	sp, #16
 8003a1a:	4770      	bx	lr
 8003a1c:	20000018 	.word	0x20000018

08003a20 <_puts_r>:
 8003a20:	6a03      	ldr	r3, [r0, #32]
 8003a22:	b570      	push	{r4, r5, r6, lr}
 8003a24:	6884      	ldr	r4, [r0, #8]
 8003a26:	4605      	mov	r5, r0
 8003a28:	460e      	mov	r6, r1
 8003a2a:	b90b      	cbnz	r3, 8003a30 <_puts_r+0x10>
 8003a2c:	f7ff ffb0 	bl	8003990 <__sinit>
 8003a30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a32:	07db      	lsls	r3, r3, #31
 8003a34:	d405      	bmi.n	8003a42 <_puts_r+0x22>
 8003a36:	89a3      	ldrh	r3, [r4, #12]
 8003a38:	0598      	lsls	r0, r3, #22
 8003a3a:	d402      	bmi.n	8003a42 <_puts_r+0x22>
 8003a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a3e:	f000 f99e 	bl	8003d7e <__retarget_lock_acquire_recursive>
 8003a42:	89a3      	ldrh	r3, [r4, #12]
 8003a44:	0719      	lsls	r1, r3, #28
 8003a46:	d502      	bpl.n	8003a4e <_puts_r+0x2e>
 8003a48:	6923      	ldr	r3, [r4, #16]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d135      	bne.n	8003aba <_puts_r+0x9a>
 8003a4e:	4621      	mov	r1, r4
 8003a50:	4628      	mov	r0, r5
 8003a52:	f000 f8c5 	bl	8003be0 <__swsetup_r>
 8003a56:	b380      	cbz	r0, 8003aba <_puts_r+0x9a>
 8003a58:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003a5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a5e:	07da      	lsls	r2, r3, #31
 8003a60:	d405      	bmi.n	8003a6e <_puts_r+0x4e>
 8003a62:	89a3      	ldrh	r3, [r4, #12]
 8003a64:	059b      	lsls	r3, r3, #22
 8003a66:	d402      	bmi.n	8003a6e <_puts_r+0x4e>
 8003a68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a6a:	f000 f989 	bl	8003d80 <__retarget_lock_release_recursive>
 8003a6e:	4628      	mov	r0, r5
 8003a70:	bd70      	pop	{r4, r5, r6, pc}
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	da04      	bge.n	8003a80 <_puts_r+0x60>
 8003a76:	69a2      	ldr	r2, [r4, #24]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	dc17      	bgt.n	8003aac <_puts_r+0x8c>
 8003a7c:	290a      	cmp	r1, #10
 8003a7e:	d015      	beq.n	8003aac <_puts_r+0x8c>
 8003a80:	6823      	ldr	r3, [r4, #0]
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	6022      	str	r2, [r4, #0]
 8003a86:	7019      	strb	r1, [r3, #0]
 8003a88:	68a3      	ldr	r3, [r4, #8]
 8003a8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	60a3      	str	r3, [r4, #8]
 8003a92:	2900      	cmp	r1, #0
 8003a94:	d1ed      	bne.n	8003a72 <_puts_r+0x52>
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	da11      	bge.n	8003abe <_puts_r+0x9e>
 8003a9a:	4622      	mov	r2, r4
 8003a9c:	210a      	movs	r1, #10
 8003a9e:	4628      	mov	r0, r5
 8003aa0:	f000 f85f 	bl	8003b62 <__swbuf_r>
 8003aa4:	3001      	adds	r0, #1
 8003aa6:	d0d7      	beq.n	8003a58 <_puts_r+0x38>
 8003aa8:	250a      	movs	r5, #10
 8003aaa:	e7d7      	b.n	8003a5c <_puts_r+0x3c>
 8003aac:	4622      	mov	r2, r4
 8003aae:	4628      	mov	r0, r5
 8003ab0:	f000 f857 	bl	8003b62 <__swbuf_r>
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	d1e7      	bne.n	8003a88 <_puts_r+0x68>
 8003ab8:	e7ce      	b.n	8003a58 <_puts_r+0x38>
 8003aba:	3e01      	subs	r6, #1
 8003abc:	e7e4      	b.n	8003a88 <_puts_r+0x68>
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	1c5a      	adds	r2, r3, #1
 8003ac2:	6022      	str	r2, [r4, #0]
 8003ac4:	220a      	movs	r2, #10
 8003ac6:	701a      	strb	r2, [r3, #0]
 8003ac8:	e7ee      	b.n	8003aa8 <_puts_r+0x88>
	...

08003acc <puts>:
 8003acc:	4b02      	ldr	r3, [pc, #8]	@ (8003ad8 <puts+0xc>)
 8003ace:	4601      	mov	r1, r0
 8003ad0:	6818      	ldr	r0, [r3, #0]
 8003ad2:	f7ff bfa5 	b.w	8003a20 <_puts_r>
 8003ad6:	bf00      	nop
 8003ad8:	20000018 	.word	0x20000018

08003adc <__sread>:
 8003adc:	b510      	push	{r4, lr}
 8003ade:	460c      	mov	r4, r1
 8003ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ae4:	f000 f8fc 	bl	8003ce0 <_read_r>
 8003ae8:	2800      	cmp	r0, #0
 8003aea:	bfab      	itete	ge
 8003aec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003aee:	89a3      	ldrhlt	r3, [r4, #12]
 8003af0:	181b      	addge	r3, r3, r0
 8003af2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003af6:	bfac      	ite	ge
 8003af8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003afa:	81a3      	strhlt	r3, [r4, #12]
 8003afc:	bd10      	pop	{r4, pc}

08003afe <__swrite>:
 8003afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b02:	461f      	mov	r7, r3
 8003b04:	898b      	ldrh	r3, [r1, #12]
 8003b06:	05db      	lsls	r3, r3, #23
 8003b08:	4605      	mov	r5, r0
 8003b0a:	460c      	mov	r4, r1
 8003b0c:	4616      	mov	r6, r2
 8003b0e:	d505      	bpl.n	8003b1c <__swrite+0x1e>
 8003b10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b14:	2302      	movs	r3, #2
 8003b16:	2200      	movs	r2, #0
 8003b18:	f000 f8d0 	bl	8003cbc <_lseek_r>
 8003b1c:	89a3      	ldrh	r3, [r4, #12]
 8003b1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b26:	81a3      	strh	r3, [r4, #12]
 8003b28:	4632      	mov	r2, r6
 8003b2a:	463b      	mov	r3, r7
 8003b2c:	4628      	mov	r0, r5
 8003b2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b32:	f000 b8e7 	b.w	8003d04 <_write_r>

08003b36 <__sseek>:
 8003b36:	b510      	push	{r4, lr}
 8003b38:	460c      	mov	r4, r1
 8003b3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b3e:	f000 f8bd 	bl	8003cbc <_lseek_r>
 8003b42:	1c43      	adds	r3, r0, #1
 8003b44:	89a3      	ldrh	r3, [r4, #12]
 8003b46:	bf15      	itete	ne
 8003b48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b52:	81a3      	strheq	r3, [r4, #12]
 8003b54:	bf18      	it	ne
 8003b56:	81a3      	strhne	r3, [r4, #12]
 8003b58:	bd10      	pop	{r4, pc}

08003b5a <__sclose>:
 8003b5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b5e:	f000 b89d 	b.w	8003c9c <_close_r>

08003b62 <__swbuf_r>:
 8003b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b64:	460e      	mov	r6, r1
 8003b66:	4614      	mov	r4, r2
 8003b68:	4605      	mov	r5, r0
 8003b6a:	b118      	cbz	r0, 8003b74 <__swbuf_r+0x12>
 8003b6c:	6a03      	ldr	r3, [r0, #32]
 8003b6e:	b90b      	cbnz	r3, 8003b74 <__swbuf_r+0x12>
 8003b70:	f7ff ff0e 	bl	8003990 <__sinit>
 8003b74:	69a3      	ldr	r3, [r4, #24]
 8003b76:	60a3      	str	r3, [r4, #8]
 8003b78:	89a3      	ldrh	r3, [r4, #12]
 8003b7a:	071a      	lsls	r2, r3, #28
 8003b7c:	d501      	bpl.n	8003b82 <__swbuf_r+0x20>
 8003b7e:	6923      	ldr	r3, [r4, #16]
 8003b80:	b943      	cbnz	r3, 8003b94 <__swbuf_r+0x32>
 8003b82:	4621      	mov	r1, r4
 8003b84:	4628      	mov	r0, r5
 8003b86:	f000 f82b 	bl	8003be0 <__swsetup_r>
 8003b8a:	b118      	cbz	r0, 8003b94 <__swbuf_r+0x32>
 8003b8c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003b90:	4638      	mov	r0, r7
 8003b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b94:	6823      	ldr	r3, [r4, #0]
 8003b96:	6922      	ldr	r2, [r4, #16]
 8003b98:	1a98      	subs	r0, r3, r2
 8003b9a:	6963      	ldr	r3, [r4, #20]
 8003b9c:	b2f6      	uxtb	r6, r6
 8003b9e:	4283      	cmp	r3, r0
 8003ba0:	4637      	mov	r7, r6
 8003ba2:	dc05      	bgt.n	8003bb0 <__swbuf_r+0x4e>
 8003ba4:	4621      	mov	r1, r4
 8003ba6:	4628      	mov	r0, r5
 8003ba8:	f000 fd36 	bl	8004618 <_fflush_r>
 8003bac:	2800      	cmp	r0, #0
 8003bae:	d1ed      	bne.n	8003b8c <__swbuf_r+0x2a>
 8003bb0:	68a3      	ldr	r3, [r4, #8]
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	60a3      	str	r3, [r4, #8]
 8003bb6:	6823      	ldr	r3, [r4, #0]
 8003bb8:	1c5a      	adds	r2, r3, #1
 8003bba:	6022      	str	r2, [r4, #0]
 8003bbc:	701e      	strb	r6, [r3, #0]
 8003bbe:	6962      	ldr	r2, [r4, #20]
 8003bc0:	1c43      	adds	r3, r0, #1
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d004      	beq.n	8003bd0 <__swbuf_r+0x6e>
 8003bc6:	89a3      	ldrh	r3, [r4, #12]
 8003bc8:	07db      	lsls	r3, r3, #31
 8003bca:	d5e1      	bpl.n	8003b90 <__swbuf_r+0x2e>
 8003bcc:	2e0a      	cmp	r6, #10
 8003bce:	d1df      	bne.n	8003b90 <__swbuf_r+0x2e>
 8003bd0:	4621      	mov	r1, r4
 8003bd2:	4628      	mov	r0, r5
 8003bd4:	f000 fd20 	bl	8004618 <_fflush_r>
 8003bd8:	2800      	cmp	r0, #0
 8003bda:	d0d9      	beq.n	8003b90 <__swbuf_r+0x2e>
 8003bdc:	e7d6      	b.n	8003b8c <__swbuf_r+0x2a>
	...

08003be0 <__swsetup_r>:
 8003be0:	b538      	push	{r3, r4, r5, lr}
 8003be2:	4b29      	ldr	r3, [pc, #164]	@ (8003c88 <__swsetup_r+0xa8>)
 8003be4:	4605      	mov	r5, r0
 8003be6:	6818      	ldr	r0, [r3, #0]
 8003be8:	460c      	mov	r4, r1
 8003bea:	b118      	cbz	r0, 8003bf4 <__swsetup_r+0x14>
 8003bec:	6a03      	ldr	r3, [r0, #32]
 8003bee:	b90b      	cbnz	r3, 8003bf4 <__swsetup_r+0x14>
 8003bf0:	f7ff fece 	bl	8003990 <__sinit>
 8003bf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bf8:	0719      	lsls	r1, r3, #28
 8003bfa:	d422      	bmi.n	8003c42 <__swsetup_r+0x62>
 8003bfc:	06da      	lsls	r2, r3, #27
 8003bfe:	d407      	bmi.n	8003c10 <__swsetup_r+0x30>
 8003c00:	2209      	movs	r2, #9
 8003c02:	602a      	str	r2, [r5, #0]
 8003c04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c08:	81a3      	strh	r3, [r4, #12]
 8003c0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003c0e:	e033      	b.n	8003c78 <__swsetup_r+0x98>
 8003c10:	0758      	lsls	r0, r3, #29
 8003c12:	d512      	bpl.n	8003c3a <__swsetup_r+0x5a>
 8003c14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c16:	b141      	cbz	r1, 8003c2a <__swsetup_r+0x4a>
 8003c18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c1c:	4299      	cmp	r1, r3
 8003c1e:	d002      	beq.n	8003c26 <__swsetup_r+0x46>
 8003c20:	4628      	mov	r0, r5
 8003c22:	f000 f8af 	bl	8003d84 <_free_r>
 8003c26:	2300      	movs	r3, #0
 8003c28:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c2a:	89a3      	ldrh	r3, [r4, #12]
 8003c2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003c30:	81a3      	strh	r3, [r4, #12]
 8003c32:	2300      	movs	r3, #0
 8003c34:	6063      	str	r3, [r4, #4]
 8003c36:	6923      	ldr	r3, [r4, #16]
 8003c38:	6023      	str	r3, [r4, #0]
 8003c3a:	89a3      	ldrh	r3, [r4, #12]
 8003c3c:	f043 0308 	orr.w	r3, r3, #8
 8003c40:	81a3      	strh	r3, [r4, #12]
 8003c42:	6923      	ldr	r3, [r4, #16]
 8003c44:	b94b      	cbnz	r3, 8003c5a <__swsetup_r+0x7a>
 8003c46:	89a3      	ldrh	r3, [r4, #12]
 8003c48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003c4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c50:	d003      	beq.n	8003c5a <__swsetup_r+0x7a>
 8003c52:	4621      	mov	r1, r4
 8003c54:	4628      	mov	r0, r5
 8003c56:	f000 fd2d 	bl	80046b4 <__smakebuf_r>
 8003c5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c5e:	f013 0201 	ands.w	r2, r3, #1
 8003c62:	d00a      	beq.n	8003c7a <__swsetup_r+0x9a>
 8003c64:	2200      	movs	r2, #0
 8003c66:	60a2      	str	r2, [r4, #8]
 8003c68:	6962      	ldr	r2, [r4, #20]
 8003c6a:	4252      	negs	r2, r2
 8003c6c:	61a2      	str	r2, [r4, #24]
 8003c6e:	6922      	ldr	r2, [r4, #16]
 8003c70:	b942      	cbnz	r2, 8003c84 <__swsetup_r+0xa4>
 8003c72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003c76:	d1c5      	bne.n	8003c04 <__swsetup_r+0x24>
 8003c78:	bd38      	pop	{r3, r4, r5, pc}
 8003c7a:	0799      	lsls	r1, r3, #30
 8003c7c:	bf58      	it	pl
 8003c7e:	6962      	ldrpl	r2, [r4, #20]
 8003c80:	60a2      	str	r2, [r4, #8]
 8003c82:	e7f4      	b.n	8003c6e <__swsetup_r+0x8e>
 8003c84:	2000      	movs	r0, #0
 8003c86:	e7f7      	b.n	8003c78 <__swsetup_r+0x98>
 8003c88:	20000018 	.word	0x20000018

08003c8c <memset>:
 8003c8c:	4402      	add	r2, r0
 8003c8e:	4603      	mov	r3, r0
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d100      	bne.n	8003c96 <memset+0xa>
 8003c94:	4770      	bx	lr
 8003c96:	f803 1b01 	strb.w	r1, [r3], #1
 8003c9a:	e7f9      	b.n	8003c90 <memset+0x4>

08003c9c <_close_r>:
 8003c9c:	b538      	push	{r3, r4, r5, lr}
 8003c9e:	4d06      	ldr	r5, [pc, #24]	@ (8003cb8 <_close_r+0x1c>)
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	4604      	mov	r4, r0
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	602b      	str	r3, [r5, #0]
 8003ca8:	f7fc feef 	bl	8000a8a <_close>
 8003cac:	1c43      	adds	r3, r0, #1
 8003cae:	d102      	bne.n	8003cb6 <_close_r+0x1a>
 8003cb0:	682b      	ldr	r3, [r5, #0]
 8003cb2:	b103      	cbz	r3, 8003cb6 <_close_r+0x1a>
 8003cb4:	6023      	str	r3, [r4, #0]
 8003cb6:	bd38      	pop	{r3, r4, r5, pc}
 8003cb8:	2000025c 	.word	0x2000025c

08003cbc <_lseek_r>:
 8003cbc:	b538      	push	{r3, r4, r5, lr}
 8003cbe:	4d07      	ldr	r5, [pc, #28]	@ (8003cdc <_lseek_r+0x20>)
 8003cc0:	4604      	mov	r4, r0
 8003cc2:	4608      	mov	r0, r1
 8003cc4:	4611      	mov	r1, r2
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	602a      	str	r2, [r5, #0]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	f7fc ff04 	bl	8000ad8 <_lseek>
 8003cd0:	1c43      	adds	r3, r0, #1
 8003cd2:	d102      	bne.n	8003cda <_lseek_r+0x1e>
 8003cd4:	682b      	ldr	r3, [r5, #0]
 8003cd6:	b103      	cbz	r3, 8003cda <_lseek_r+0x1e>
 8003cd8:	6023      	str	r3, [r4, #0]
 8003cda:	bd38      	pop	{r3, r4, r5, pc}
 8003cdc:	2000025c 	.word	0x2000025c

08003ce0 <_read_r>:
 8003ce0:	b538      	push	{r3, r4, r5, lr}
 8003ce2:	4d07      	ldr	r5, [pc, #28]	@ (8003d00 <_read_r+0x20>)
 8003ce4:	4604      	mov	r4, r0
 8003ce6:	4608      	mov	r0, r1
 8003ce8:	4611      	mov	r1, r2
 8003cea:	2200      	movs	r2, #0
 8003cec:	602a      	str	r2, [r5, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	f7fc feae 	bl	8000a50 <_read>
 8003cf4:	1c43      	adds	r3, r0, #1
 8003cf6:	d102      	bne.n	8003cfe <_read_r+0x1e>
 8003cf8:	682b      	ldr	r3, [r5, #0]
 8003cfa:	b103      	cbz	r3, 8003cfe <_read_r+0x1e>
 8003cfc:	6023      	str	r3, [r4, #0]
 8003cfe:	bd38      	pop	{r3, r4, r5, pc}
 8003d00:	2000025c 	.word	0x2000025c

08003d04 <_write_r>:
 8003d04:	b538      	push	{r3, r4, r5, lr}
 8003d06:	4d07      	ldr	r5, [pc, #28]	@ (8003d24 <_write_r+0x20>)
 8003d08:	4604      	mov	r4, r0
 8003d0a:	4608      	mov	r0, r1
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	2200      	movs	r2, #0
 8003d10:	602a      	str	r2, [r5, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	f7fc fc6a 	bl	80005ec <_write>
 8003d18:	1c43      	adds	r3, r0, #1
 8003d1a:	d102      	bne.n	8003d22 <_write_r+0x1e>
 8003d1c:	682b      	ldr	r3, [r5, #0]
 8003d1e:	b103      	cbz	r3, 8003d22 <_write_r+0x1e>
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	bd38      	pop	{r3, r4, r5, pc}
 8003d24:	2000025c 	.word	0x2000025c

08003d28 <__errno>:
 8003d28:	4b01      	ldr	r3, [pc, #4]	@ (8003d30 <__errno+0x8>)
 8003d2a:	6818      	ldr	r0, [r3, #0]
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	20000018 	.word	0x20000018

08003d34 <__libc_init_array>:
 8003d34:	b570      	push	{r4, r5, r6, lr}
 8003d36:	4d0d      	ldr	r5, [pc, #52]	@ (8003d6c <__libc_init_array+0x38>)
 8003d38:	4c0d      	ldr	r4, [pc, #52]	@ (8003d70 <__libc_init_array+0x3c>)
 8003d3a:	1b64      	subs	r4, r4, r5
 8003d3c:	10a4      	asrs	r4, r4, #2
 8003d3e:	2600      	movs	r6, #0
 8003d40:	42a6      	cmp	r6, r4
 8003d42:	d109      	bne.n	8003d58 <__libc_init_array+0x24>
 8003d44:	4d0b      	ldr	r5, [pc, #44]	@ (8003d74 <__libc_init_array+0x40>)
 8003d46:	4c0c      	ldr	r4, [pc, #48]	@ (8003d78 <__libc_init_array+0x44>)
 8003d48:	f000 fd22 	bl	8004790 <_init>
 8003d4c:	1b64      	subs	r4, r4, r5
 8003d4e:	10a4      	asrs	r4, r4, #2
 8003d50:	2600      	movs	r6, #0
 8003d52:	42a6      	cmp	r6, r4
 8003d54:	d105      	bne.n	8003d62 <__libc_init_array+0x2e>
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
 8003d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d5c:	4798      	blx	r3
 8003d5e:	3601      	adds	r6, #1
 8003d60:	e7ee      	b.n	8003d40 <__libc_init_array+0xc>
 8003d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d66:	4798      	blx	r3
 8003d68:	3601      	adds	r6, #1
 8003d6a:	e7f2      	b.n	8003d52 <__libc_init_array+0x1e>
 8003d6c:	08004868 	.word	0x08004868
 8003d70:	08004868 	.word	0x08004868
 8003d74:	08004868 	.word	0x08004868
 8003d78:	0800486c 	.word	0x0800486c

08003d7c <__retarget_lock_init_recursive>:
 8003d7c:	4770      	bx	lr

08003d7e <__retarget_lock_acquire_recursive>:
 8003d7e:	4770      	bx	lr

08003d80 <__retarget_lock_release_recursive>:
 8003d80:	4770      	bx	lr
	...

08003d84 <_free_r>:
 8003d84:	b538      	push	{r3, r4, r5, lr}
 8003d86:	4605      	mov	r5, r0
 8003d88:	2900      	cmp	r1, #0
 8003d8a:	d041      	beq.n	8003e10 <_free_r+0x8c>
 8003d8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d90:	1f0c      	subs	r4, r1, #4
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	bfb8      	it	lt
 8003d96:	18e4      	addlt	r4, r4, r3
 8003d98:	f000 f8e0 	bl	8003f5c <__malloc_lock>
 8003d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8003e14 <_free_r+0x90>)
 8003d9e:	6813      	ldr	r3, [r2, #0]
 8003da0:	b933      	cbnz	r3, 8003db0 <_free_r+0x2c>
 8003da2:	6063      	str	r3, [r4, #4]
 8003da4:	6014      	str	r4, [r2, #0]
 8003da6:	4628      	mov	r0, r5
 8003da8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dac:	f000 b8dc 	b.w	8003f68 <__malloc_unlock>
 8003db0:	42a3      	cmp	r3, r4
 8003db2:	d908      	bls.n	8003dc6 <_free_r+0x42>
 8003db4:	6820      	ldr	r0, [r4, #0]
 8003db6:	1821      	adds	r1, r4, r0
 8003db8:	428b      	cmp	r3, r1
 8003dba:	bf01      	itttt	eq
 8003dbc:	6819      	ldreq	r1, [r3, #0]
 8003dbe:	685b      	ldreq	r3, [r3, #4]
 8003dc0:	1809      	addeq	r1, r1, r0
 8003dc2:	6021      	streq	r1, [r4, #0]
 8003dc4:	e7ed      	b.n	8003da2 <_free_r+0x1e>
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	b10b      	cbz	r3, 8003dd0 <_free_r+0x4c>
 8003dcc:	42a3      	cmp	r3, r4
 8003dce:	d9fa      	bls.n	8003dc6 <_free_r+0x42>
 8003dd0:	6811      	ldr	r1, [r2, #0]
 8003dd2:	1850      	adds	r0, r2, r1
 8003dd4:	42a0      	cmp	r0, r4
 8003dd6:	d10b      	bne.n	8003df0 <_free_r+0x6c>
 8003dd8:	6820      	ldr	r0, [r4, #0]
 8003dda:	4401      	add	r1, r0
 8003ddc:	1850      	adds	r0, r2, r1
 8003dde:	4283      	cmp	r3, r0
 8003de0:	6011      	str	r1, [r2, #0]
 8003de2:	d1e0      	bne.n	8003da6 <_free_r+0x22>
 8003de4:	6818      	ldr	r0, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	6053      	str	r3, [r2, #4]
 8003dea:	4408      	add	r0, r1
 8003dec:	6010      	str	r0, [r2, #0]
 8003dee:	e7da      	b.n	8003da6 <_free_r+0x22>
 8003df0:	d902      	bls.n	8003df8 <_free_r+0x74>
 8003df2:	230c      	movs	r3, #12
 8003df4:	602b      	str	r3, [r5, #0]
 8003df6:	e7d6      	b.n	8003da6 <_free_r+0x22>
 8003df8:	6820      	ldr	r0, [r4, #0]
 8003dfa:	1821      	adds	r1, r4, r0
 8003dfc:	428b      	cmp	r3, r1
 8003dfe:	bf04      	itt	eq
 8003e00:	6819      	ldreq	r1, [r3, #0]
 8003e02:	685b      	ldreq	r3, [r3, #4]
 8003e04:	6063      	str	r3, [r4, #4]
 8003e06:	bf04      	itt	eq
 8003e08:	1809      	addeq	r1, r1, r0
 8003e0a:	6021      	streq	r1, [r4, #0]
 8003e0c:	6054      	str	r4, [r2, #4]
 8003e0e:	e7ca      	b.n	8003da6 <_free_r+0x22>
 8003e10:	bd38      	pop	{r3, r4, r5, pc}
 8003e12:	bf00      	nop
 8003e14:	20000268 	.word	0x20000268

08003e18 <sbrk_aligned>:
 8003e18:	b570      	push	{r4, r5, r6, lr}
 8003e1a:	4e0f      	ldr	r6, [pc, #60]	@ (8003e58 <sbrk_aligned+0x40>)
 8003e1c:	460c      	mov	r4, r1
 8003e1e:	6831      	ldr	r1, [r6, #0]
 8003e20:	4605      	mov	r5, r0
 8003e22:	b911      	cbnz	r1, 8003e2a <sbrk_aligned+0x12>
 8003e24:	f000 fca4 	bl	8004770 <_sbrk_r>
 8003e28:	6030      	str	r0, [r6, #0]
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	4628      	mov	r0, r5
 8003e2e:	f000 fc9f 	bl	8004770 <_sbrk_r>
 8003e32:	1c43      	adds	r3, r0, #1
 8003e34:	d103      	bne.n	8003e3e <sbrk_aligned+0x26>
 8003e36:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003e3a:	4620      	mov	r0, r4
 8003e3c:	bd70      	pop	{r4, r5, r6, pc}
 8003e3e:	1cc4      	adds	r4, r0, #3
 8003e40:	f024 0403 	bic.w	r4, r4, #3
 8003e44:	42a0      	cmp	r0, r4
 8003e46:	d0f8      	beq.n	8003e3a <sbrk_aligned+0x22>
 8003e48:	1a21      	subs	r1, r4, r0
 8003e4a:	4628      	mov	r0, r5
 8003e4c:	f000 fc90 	bl	8004770 <_sbrk_r>
 8003e50:	3001      	adds	r0, #1
 8003e52:	d1f2      	bne.n	8003e3a <sbrk_aligned+0x22>
 8003e54:	e7ef      	b.n	8003e36 <sbrk_aligned+0x1e>
 8003e56:	bf00      	nop
 8003e58:	20000264 	.word	0x20000264

08003e5c <_malloc_r>:
 8003e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e60:	1ccd      	adds	r5, r1, #3
 8003e62:	f025 0503 	bic.w	r5, r5, #3
 8003e66:	3508      	adds	r5, #8
 8003e68:	2d0c      	cmp	r5, #12
 8003e6a:	bf38      	it	cc
 8003e6c:	250c      	movcc	r5, #12
 8003e6e:	2d00      	cmp	r5, #0
 8003e70:	4606      	mov	r6, r0
 8003e72:	db01      	blt.n	8003e78 <_malloc_r+0x1c>
 8003e74:	42a9      	cmp	r1, r5
 8003e76:	d904      	bls.n	8003e82 <_malloc_r+0x26>
 8003e78:	230c      	movs	r3, #12
 8003e7a:	6033      	str	r3, [r6, #0]
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003f58 <_malloc_r+0xfc>
 8003e86:	f000 f869 	bl	8003f5c <__malloc_lock>
 8003e8a:	f8d8 3000 	ldr.w	r3, [r8]
 8003e8e:	461c      	mov	r4, r3
 8003e90:	bb44      	cbnz	r4, 8003ee4 <_malloc_r+0x88>
 8003e92:	4629      	mov	r1, r5
 8003e94:	4630      	mov	r0, r6
 8003e96:	f7ff ffbf 	bl	8003e18 <sbrk_aligned>
 8003e9a:	1c43      	adds	r3, r0, #1
 8003e9c:	4604      	mov	r4, r0
 8003e9e:	d158      	bne.n	8003f52 <_malloc_r+0xf6>
 8003ea0:	f8d8 4000 	ldr.w	r4, [r8]
 8003ea4:	4627      	mov	r7, r4
 8003ea6:	2f00      	cmp	r7, #0
 8003ea8:	d143      	bne.n	8003f32 <_malloc_r+0xd6>
 8003eaa:	2c00      	cmp	r4, #0
 8003eac:	d04b      	beq.n	8003f46 <_malloc_r+0xea>
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	4639      	mov	r1, r7
 8003eb2:	4630      	mov	r0, r6
 8003eb4:	eb04 0903 	add.w	r9, r4, r3
 8003eb8:	f000 fc5a 	bl	8004770 <_sbrk_r>
 8003ebc:	4581      	cmp	r9, r0
 8003ebe:	d142      	bne.n	8003f46 <_malloc_r+0xea>
 8003ec0:	6821      	ldr	r1, [r4, #0]
 8003ec2:	1a6d      	subs	r5, r5, r1
 8003ec4:	4629      	mov	r1, r5
 8003ec6:	4630      	mov	r0, r6
 8003ec8:	f7ff ffa6 	bl	8003e18 <sbrk_aligned>
 8003ecc:	3001      	adds	r0, #1
 8003ece:	d03a      	beq.n	8003f46 <_malloc_r+0xea>
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	442b      	add	r3, r5
 8003ed4:	6023      	str	r3, [r4, #0]
 8003ed6:	f8d8 3000 	ldr.w	r3, [r8]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	bb62      	cbnz	r2, 8003f38 <_malloc_r+0xdc>
 8003ede:	f8c8 7000 	str.w	r7, [r8]
 8003ee2:	e00f      	b.n	8003f04 <_malloc_r+0xa8>
 8003ee4:	6822      	ldr	r2, [r4, #0]
 8003ee6:	1b52      	subs	r2, r2, r5
 8003ee8:	d420      	bmi.n	8003f2c <_malloc_r+0xd0>
 8003eea:	2a0b      	cmp	r2, #11
 8003eec:	d917      	bls.n	8003f1e <_malloc_r+0xc2>
 8003eee:	1961      	adds	r1, r4, r5
 8003ef0:	42a3      	cmp	r3, r4
 8003ef2:	6025      	str	r5, [r4, #0]
 8003ef4:	bf18      	it	ne
 8003ef6:	6059      	strne	r1, [r3, #4]
 8003ef8:	6863      	ldr	r3, [r4, #4]
 8003efa:	bf08      	it	eq
 8003efc:	f8c8 1000 	streq.w	r1, [r8]
 8003f00:	5162      	str	r2, [r4, r5]
 8003f02:	604b      	str	r3, [r1, #4]
 8003f04:	4630      	mov	r0, r6
 8003f06:	f000 f82f 	bl	8003f68 <__malloc_unlock>
 8003f0a:	f104 000b 	add.w	r0, r4, #11
 8003f0e:	1d23      	adds	r3, r4, #4
 8003f10:	f020 0007 	bic.w	r0, r0, #7
 8003f14:	1ac2      	subs	r2, r0, r3
 8003f16:	bf1c      	itt	ne
 8003f18:	1a1b      	subne	r3, r3, r0
 8003f1a:	50a3      	strne	r3, [r4, r2]
 8003f1c:	e7af      	b.n	8003e7e <_malloc_r+0x22>
 8003f1e:	6862      	ldr	r2, [r4, #4]
 8003f20:	42a3      	cmp	r3, r4
 8003f22:	bf0c      	ite	eq
 8003f24:	f8c8 2000 	streq.w	r2, [r8]
 8003f28:	605a      	strne	r2, [r3, #4]
 8003f2a:	e7eb      	b.n	8003f04 <_malloc_r+0xa8>
 8003f2c:	4623      	mov	r3, r4
 8003f2e:	6864      	ldr	r4, [r4, #4]
 8003f30:	e7ae      	b.n	8003e90 <_malloc_r+0x34>
 8003f32:	463c      	mov	r4, r7
 8003f34:	687f      	ldr	r7, [r7, #4]
 8003f36:	e7b6      	b.n	8003ea6 <_malloc_r+0x4a>
 8003f38:	461a      	mov	r2, r3
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	42a3      	cmp	r3, r4
 8003f3e:	d1fb      	bne.n	8003f38 <_malloc_r+0xdc>
 8003f40:	2300      	movs	r3, #0
 8003f42:	6053      	str	r3, [r2, #4]
 8003f44:	e7de      	b.n	8003f04 <_malloc_r+0xa8>
 8003f46:	230c      	movs	r3, #12
 8003f48:	6033      	str	r3, [r6, #0]
 8003f4a:	4630      	mov	r0, r6
 8003f4c:	f000 f80c 	bl	8003f68 <__malloc_unlock>
 8003f50:	e794      	b.n	8003e7c <_malloc_r+0x20>
 8003f52:	6005      	str	r5, [r0, #0]
 8003f54:	e7d6      	b.n	8003f04 <_malloc_r+0xa8>
 8003f56:	bf00      	nop
 8003f58:	20000268 	.word	0x20000268

08003f5c <__malloc_lock>:
 8003f5c:	4801      	ldr	r0, [pc, #4]	@ (8003f64 <__malloc_lock+0x8>)
 8003f5e:	f7ff bf0e 	b.w	8003d7e <__retarget_lock_acquire_recursive>
 8003f62:	bf00      	nop
 8003f64:	20000260 	.word	0x20000260

08003f68 <__malloc_unlock>:
 8003f68:	4801      	ldr	r0, [pc, #4]	@ (8003f70 <__malloc_unlock+0x8>)
 8003f6a:	f7ff bf09 	b.w	8003d80 <__retarget_lock_release_recursive>
 8003f6e:	bf00      	nop
 8003f70:	20000260 	.word	0x20000260

08003f74 <__sfputc_r>:
 8003f74:	6893      	ldr	r3, [r2, #8]
 8003f76:	3b01      	subs	r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	b410      	push	{r4}
 8003f7c:	6093      	str	r3, [r2, #8]
 8003f7e:	da08      	bge.n	8003f92 <__sfputc_r+0x1e>
 8003f80:	6994      	ldr	r4, [r2, #24]
 8003f82:	42a3      	cmp	r3, r4
 8003f84:	db01      	blt.n	8003f8a <__sfputc_r+0x16>
 8003f86:	290a      	cmp	r1, #10
 8003f88:	d103      	bne.n	8003f92 <__sfputc_r+0x1e>
 8003f8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f8e:	f7ff bde8 	b.w	8003b62 <__swbuf_r>
 8003f92:	6813      	ldr	r3, [r2, #0]
 8003f94:	1c58      	adds	r0, r3, #1
 8003f96:	6010      	str	r0, [r2, #0]
 8003f98:	7019      	strb	r1, [r3, #0]
 8003f9a:	4608      	mov	r0, r1
 8003f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <__sfputs_r>:
 8003fa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa4:	4606      	mov	r6, r0
 8003fa6:	460f      	mov	r7, r1
 8003fa8:	4614      	mov	r4, r2
 8003faa:	18d5      	adds	r5, r2, r3
 8003fac:	42ac      	cmp	r4, r5
 8003fae:	d101      	bne.n	8003fb4 <__sfputs_r+0x12>
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	e007      	b.n	8003fc4 <__sfputs_r+0x22>
 8003fb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fb8:	463a      	mov	r2, r7
 8003fba:	4630      	mov	r0, r6
 8003fbc:	f7ff ffda 	bl	8003f74 <__sfputc_r>
 8003fc0:	1c43      	adds	r3, r0, #1
 8003fc2:	d1f3      	bne.n	8003fac <__sfputs_r+0xa>
 8003fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003fc8 <_vfiprintf_r>:
 8003fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fcc:	460d      	mov	r5, r1
 8003fce:	b09d      	sub	sp, #116	@ 0x74
 8003fd0:	4614      	mov	r4, r2
 8003fd2:	4698      	mov	r8, r3
 8003fd4:	4606      	mov	r6, r0
 8003fd6:	b118      	cbz	r0, 8003fe0 <_vfiprintf_r+0x18>
 8003fd8:	6a03      	ldr	r3, [r0, #32]
 8003fda:	b90b      	cbnz	r3, 8003fe0 <_vfiprintf_r+0x18>
 8003fdc:	f7ff fcd8 	bl	8003990 <__sinit>
 8003fe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003fe2:	07d9      	lsls	r1, r3, #31
 8003fe4:	d405      	bmi.n	8003ff2 <_vfiprintf_r+0x2a>
 8003fe6:	89ab      	ldrh	r3, [r5, #12]
 8003fe8:	059a      	lsls	r2, r3, #22
 8003fea:	d402      	bmi.n	8003ff2 <_vfiprintf_r+0x2a>
 8003fec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003fee:	f7ff fec6 	bl	8003d7e <__retarget_lock_acquire_recursive>
 8003ff2:	89ab      	ldrh	r3, [r5, #12]
 8003ff4:	071b      	lsls	r3, r3, #28
 8003ff6:	d501      	bpl.n	8003ffc <_vfiprintf_r+0x34>
 8003ff8:	692b      	ldr	r3, [r5, #16]
 8003ffa:	b99b      	cbnz	r3, 8004024 <_vfiprintf_r+0x5c>
 8003ffc:	4629      	mov	r1, r5
 8003ffe:	4630      	mov	r0, r6
 8004000:	f7ff fdee 	bl	8003be0 <__swsetup_r>
 8004004:	b170      	cbz	r0, 8004024 <_vfiprintf_r+0x5c>
 8004006:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004008:	07dc      	lsls	r4, r3, #31
 800400a:	d504      	bpl.n	8004016 <_vfiprintf_r+0x4e>
 800400c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004010:	b01d      	add	sp, #116	@ 0x74
 8004012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004016:	89ab      	ldrh	r3, [r5, #12]
 8004018:	0598      	lsls	r0, r3, #22
 800401a:	d4f7      	bmi.n	800400c <_vfiprintf_r+0x44>
 800401c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800401e:	f7ff feaf 	bl	8003d80 <__retarget_lock_release_recursive>
 8004022:	e7f3      	b.n	800400c <_vfiprintf_r+0x44>
 8004024:	2300      	movs	r3, #0
 8004026:	9309      	str	r3, [sp, #36]	@ 0x24
 8004028:	2320      	movs	r3, #32
 800402a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800402e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004032:	2330      	movs	r3, #48	@ 0x30
 8004034:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80041e4 <_vfiprintf_r+0x21c>
 8004038:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800403c:	f04f 0901 	mov.w	r9, #1
 8004040:	4623      	mov	r3, r4
 8004042:	469a      	mov	sl, r3
 8004044:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004048:	b10a      	cbz	r2, 800404e <_vfiprintf_r+0x86>
 800404a:	2a25      	cmp	r2, #37	@ 0x25
 800404c:	d1f9      	bne.n	8004042 <_vfiprintf_r+0x7a>
 800404e:	ebba 0b04 	subs.w	fp, sl, r4
 8004052:	d00b      	beq.n	800406c <_vfiprintf_r+0xa4>
 8004054:	465b      	mov	r3, fp
 8004056:	4622      	mov	r2, r4
 8004058:	4629      	mov	r1, r5
 800405a:	4630      	mov	r0, r6
 800405c:	f7ff ffa1 	bl	8003fa2 <__sfputs_r>
 8004060:	3001      	adds	r0, #1
 8004062:	f000 80a7 	beq.w	80041b4 <_vfiprintf_r+0x1ec>
 8004066:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004068:	445a      	add	r2, fp
 800406a:	9209      	str	r2, [sp, #36]	@ 0x24
 800406c:	f89a 3000 	ldrb.w	r3, [sl]
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 809f 	beq.w	80041b4 <_vfiprintf_r+0x1ec>
 8004076:	2300      	movs	r3, #0
 8004078:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800407c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004080:	f10a 0a01 	add.w	sl, sl, #1
 8004084:	9304      	str	r3, [sp, #16]
 8004086:	9307      	str	r3, [sp, #28]
 8004088:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800408c:	931a      	str	r3, [sp, #104]	@ 0x68
 800408e:	4654      	mov	r4, sl
 8004090:	2205      	movs	r2, #5
 8004092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004096:	4853      	ldr	r0, [pc, #332]	@ (80041e4 <_vfiprintf_r+0x21c>)
 8004098:	f7fc f8c2 	bl	8000220 <memchr>
 800409c:	9a04      	ldr	r2, [sp, #16]
 800409e:	b9d8      	cbnz	r0, 80040d8 <_vfiprintf_r+0x110>
 80040a0:	06d1      	lsls	r1, r2, #27
 80040a2:	bf44      	itt	mi
 80040a4:	2320      	movmi	r3, #32
 80040a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040aa:	0713      	lsls	r3, r2, #28
 80040ac:	bf44      	itt	mi
 80040ae:	232b      	movmi	r3, #43	@ 0x2b
 80040b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040b4:	f89a 3000 	ldrb.w	r3, [sl]
 80040b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80040ba:	d015      	beq.n	80040e8 <_vfiprintf_r+0x120>
 80040bc:	9a07      	ldr	r2, [sp, #28]
 80040be:	4654      	mov	r4, sl
 80040c0:	2000      	movs	r0, #0
 80040c2:	f04f 0c0a 	mov.w	ip, #10
 80040c6:	4621      	mov	r1, r4
 80040c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040cc:	3b30      	subs	r3, #48	@ 0x30
 80040ce:	2b09      	cmp	r3, #9
 80040d0:	d94b      	bls.n	800416a <_vfiprintf_r+0x1a2>
 80040d2:	b1b0      	cbz	r0, 8004102 <_vfiprintf_r+0x13a>
 80040d4:	9207      	str	r2, [sp, #28]
 80040d6:	e014      	b.n	8004102 <_vfiprintf_r+0x13a>
 80040d8:	eba0 0308 	sub.w	r3, r0, r8
 80040dc:	fa09 f303 	lsl.w	r3, r9, r3
 80040e0:	4313      	orrs	r3, r2
 80040e2:	9304      	str	r3, [sp, #16]
 80040e4:	46a2      	mov	sl, r4
 80040e6:	e7d2      	b.n	800408e <_vfiprintf_r+0xc6>
 80040e8:	9b03      	ldr	r3, [sp, #12]
 80040ea:	1d19      	adds	r1, r3, #4
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	9103      	str	r1, [sp, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	bfbb      	ittet	lt
 80040f4:	425b      	neglt	r3, r3
 80040f6:	f042 0202 	orrlt.w	r2, r2, #2
 80040fa:	9307      	strge	r3, [sp, #28]
 80040fc:	9307      	strlt	r3, [sp, #28]
 80040fe:	bfb8      	it	lt
 8004100:	9204      	strlt	r2, [sp, #16]
 8004102:	7823      	ldrb	r3, [r4, #0]
 8004104:	2b2e      	cmp	r3, #46	@ 0x2e
 8004106:	d10a      	bne.n	800411e <_vfiprintf_r+0x156>
 8004108:	7863      	ldrb	r3, [r4, #1]
 800410a:	2b2a      	cmp	r3, #42	@ 0x2a
 800410c:	d132      	bne.n	8004174 <_vfiprintf_r+0x1ac>
 800410e:	9b03      	ldr	r3, [sp, #12]
 8004110:	1d1a      	adds	r2, r3, #4
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	9203      	str	r2, [sp, #12]
 8004116:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800411a:	3402      	adds	r4, #2
 800411c:	9305      	str	r3, [sp, #20]
 800411e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80041f4 <_vfiprintf_r+0x22c>
 8004122:	7821      	ldrb	r1, [r4, #0]
 8004124:	2203      	movs	r2, #3
 8004126:	4650      	mov	r0, sl
 8004128:	f7fc f87a 	bl	8000220 <memchr>
 800412c:	b138      	cbz	r0, 800413e <_vfiprintf_r+0x176>
 800412e:	9b04      	ldr	r3, [sp, #16]
 8004130:	eba0 000a 	sub.w	r0, r0, sl
 8004134:	2240      	movs	r2, #64	@ 0x40
 8004136:	4082      	lsls	r2, r0
 8004138:	4313      	orrs	r3, r2
 800413a:	3401      	adds	r4, #1
 800413c:	9304      	str	r3, [sp, #16]
 800413e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004142:	4829      	ldr	r0, [pc, #164]	@ (80041e8 <_vfiprintf_r+0x220>)
 8004144:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004148:	2206      	movs	r2, #6
 800414a:	f7fc f869 	bl	8000220 <memchr>
 800414e:	2800      	cmp	r0, #0
 8004150:	d03f      	beq.n	80041d2 <_vfiprintf_r+0x20a>
 8004152:	4b26      	ldr	r3, [pc, #152]	@ (80041ec <_vfiprintf_r+0x224>)
 8004154:	bb1b      	cbnz	r3, 800419e <_vfiprintf_r+0x1d6>
 8004156:	9b03      	ldr	r3, [sp, #12]
 8004158:	3307      	adds	r3, #7
 800415a:	f023 0307 	bic.w	r3, r3, #7
 800415e:	3308      	adds	r3, #8
 8004160:	9303      	str	r3, [sp, #12]
 8004162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004164:	443b      	add	r3, r7
 8004166:	9309      	str	r3, [sp, #36]	@ 0x24
 8004168:	e76a      	b.n	8004040 <_vfiprintf_r+0x78>
 800416a:	fb0c 3202 	mla	r2, ip, r2, r3
 800416e:	460c      	mov	r4, r1
 8004170:	2001      	movs	r0, #1
 8004172:	e7a8      	b.n	80040c6 <_vfiprintf_r+0xfe>
 8004174:	2300      	movs	r3, #0
 8004176:	3401      	adds	r4, #1
 8004178:	9305      	str	r3, [sp, #20]
 800417a:	4619      	mov	r1, r3
 800417c:	f04f 0c0a 	mov.w	ip, #10
 8004180:	4620      	mov	r0, r4
 8004182:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004186:	3a30      	subs	r2, #48	@ 0x30
 8004188:	2a09      	cmp	r2, #9
 800418a:	d903      	bls.n	8004194 <_vfiprintf_r+0x1cc>
 800418c:	2b00      	cmp	r3, #0
 800418e:	d0c6      	beq.n	800411e <_vfiprintf_r+0x156>
 8004190:	9105      	str	r1, [sp, #20]
 8004192:	e7c4      	b.n	800411e <_vfiprintf_r+0x156>
 8004194:	fb0c 2101 	mla	r1, ip, r1, r2
 8004198:	4604      	mov	r4, r0
 800419a:	2301      	movs	r3, #1
 800419c:	e7f0      	b.n	8004180 <_vfiprintf_r+0x1b8>
 800419e:	ab03      	add	r3, sp, #12
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	462a      	mov	r2, r5
 80041a4:	4b12      	ldr	r3, [pc, #72]	@ (80041f0 <_vfiprintf_r+0x228>)
 80041a6:	a904      	add	r1, sp, #16
 80041a8:	4630      	mov	r0, r6
 80041aa:	f3af 8000 	nop.w
 80041ae:	4607      	mov	r7, r0
 80041b0:	1c78      	adds	r0, r7, #1
 80041b2:	d1d6      	bne.n	8004162 <_vfiprintf_r+0x19a>
 80041b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041b6:	07d9      	lsls	r1, r3, #31
 80041b8:	d405      	bmi.n	80041c6 <_vfiprintf_r+0x1fe>
 80041ba:	89ab      	ldrh	r3, [r5, #12]
 80041bc:	059a      	lsls	r2, r3, #22
 80041be:	d402      	bmi.n	80041c6 <_vfiprintf_r+0x1fe>
 80041c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041c2:	f7ff fddd 	bl	8003d80 <__retarget_lock_release_recursive>
 80041c6:	89ab      	ldrh	r3, [r5, #12]
 80041c8:	065b      	lsls	r3, r3, #25
 80041ca:	f53f af1f 	bmi.w	800400c <_vfiprintf_r+0x44>
 80041ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041d0:	e71e      	b.n	8004010 <_vfiprintf_r+0x48>
 80041d2:	ab03      	add	r3, sp, #12
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	462a      	mov	r2, r5
 80041d8:	4b05      	ldr	r3, [pc, #20]	@ (80041f0 <_vfiprintf_r+0x228>)
 80041da:	a904      	add	r1, sp, #16
 80041dc:	4630      	mov	r0, r6
 80041de:	f000 f879 	bl	80042d4 <_printf_i>
 80041e2:	e7e4      	b.n	80041ae <_vfiprintf_r+0x1e6>
 80041e4:	0800482c 	.word	0x0800482c
 80041e8:	08004836 	.word	0x08004836
 80041ec:	00000000 	.word	0x00000000
 80041f0:	08003fa3 	.word	0x08003fa3
 80041f4:	08004832 	.word	0x08004832

080041f8 <_printf_common>:
 80041f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041fc:	4616      	mov	r6, r2
 80041fe:	4698      	mov	r8, r3
 8004200:	688a      	ldr	r2, [r1, #8]
 8004202:	690b      	ldr	r3, [r1, #16]
 8004204:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004208:	4293      	cmp	r3, r2
 800420a:	bfb8      	it	lt
 800420c:	4613      	movlt	r3, r2
 800420e:	6033      	str	r3, [r6, #0]
 8004210:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004214:	4607      	mov	r7, r0
 8004216:	460c      	mov	r4, r1
 8004218:	b10a      	cbz	r2, 800421e <_printf_common+0x26>
 800421a:	3301      	adds	r3, #1
 800421c:	6033      	str	r3, [r6, #0]
 800421e:	6823      	ldr	r3, [r4, #0]
 8004220:	0699      	lsls	r1, r3, #26
 8004222:	bf42      	ittt	mi
 8004224:	6833      	ldrmi	r3, [r6, #0]
 8004226:	3302      	addmi	r3, #2
 8004228:	6033      	strmi	r3, [r6, #0]
 800422a:	6825      	ldr	r5, [r4, #0]
 800422c:	f015 0506 	ands.w	r5, r5, #6
 8004230:	d106      	bne.n	8004240 <_printf_common+0x48>
 8004232:	f104 0a19 	add.w	sl, r4, #25
 8004236:	68e3      	ldr	r3, [r4, #12]
 8004238:	6832      	ldr	r2, [r6, #0]
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	42ab      	cmp	r3, r5
 800423e:	dc26      	bgt.n	800428e <_printf_common+0x96>
 8004240:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004244:	6822      	ldr	r2, [r4, #0]
 8004246:	3b00      	subs	r3, #0
 8004248:	bf18      	it	ne
 800424a:	2301      	movne	r3, #1
 800424c:	0692      	lsls	r2, r2, #26
 800424e:	d42b      	bmi.n	80042a8 <_printf_common+0xb0>
 8004250:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004254:	4641      	mov	r1, r8
 8004256:	4638      	mov	r0, r7
 8004258:	47c8      	blx	r9
 800425a:	3001      	adds	r0, #1
 800425c:	d01e      	beq.n	800429c <_printf_common+0xa4>
 800425e:	6823      	ldr	r3, [r4, #0]
 8004260:	6922      	ldr	r2, [r4, #16]
 8004262:	f003 0306 	and.w	r3, r3, #6
 8004266:	2b04      	cmp	r3, #4
 8004268:	bf02      	ittt	eq
 800426a:	68e5      	ldreq	r5, [r4, #12]
 800426c:	6833      	ldreq	r3, [r6, #0]
 800426e:	1aed      	subeq	r5, r5, r3
 8004270:	68a3      	ldr	r3, [r4, #8]
 8004272:	bf0c      	ite	eq
 8004274:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004278:	2500      	movne	r5, #0
 800427a:	4293      	cmp	r3, r2
 800427c:	bfc4      	itt	gt
 800427e:	1a9b      	subgt	r3, r3, r2
 8004280:	18ed      	addgt	r5, r5, r3
 8004282:	2600      	movs	r6, #0
 8004284:	341a      	adds	r4, #26
 8004286:	42b5      	cmp	r5, r6
 8004288:	d11a      	bne.n	80042c0 <_printf_common+0xc8>
 800428a:	2000      	movs	r0, #0
 800428c:	e008      	b.n	80042a0 <_printf_common+0xa8>
 800428e:	2301      	movs	r3, #1
 8004290:	4652      	mov	r2, sl
 8004292:	4641      	mov	r1, r8
 8004294:	4638      	mov	r0, r7
 8004296:	47c8      	blx	r9
 8004298:	3001      	adds	r0, #1
 800429a:	d103      	bne.n	80042a4 <_printf_common+0xac>
 800429c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042a4:	3501      	adds	r5, #1
 80042a6:	e7c6      	b.n	8004236 <_printf_common+0x3e>
 80042a8:	18e1      	adds	r1, r4, r3
 80042aa:	1c5a      	adds	r2, r3, #1
 80042ac:	2030      	movs	r0, #48	@ 0x30
 80042ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80042b2:	4422      	add	r2, r4
 80042b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80042b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042bc:	3302      	adds	r3, #2
 80042be:	e7c7      	b.n	8004250 <_printf_common+0x58>
 80042c0:	2301      	movs	r3, #1
 80042c2:	4622      	mov	r2, r4
 80042c4:	4641      	mov	r1, r8
 80042c6:	4638      	mov	r0, r7
 80042c8:	47c8      	blx	r9
 80042ca:	3001      	adds	r0, #1
 80042cc:	d0e6      	beq.n	800429c <_printf_common+0xa4>
 80042ce:	3601      	adds	r6, #1
 80042d0:	e7d9      	b.n	8004286 <_printf_common+0x8e>
	...

080042d4 <_printf_i>:
 80042d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042d8:	7e0f      	ldrb	r7, [r1, #24]
 80042da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042dc:	2f78      	cmp	r7, #120	@ 0x78
 80042de:	4691      	mov	r9, r2
 80042e0:	4680      	mov	r8, r0
 80042e2:	460c      	mov	r4, r1
 80042e4:	469a      	mov	sl, r3
 80042e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80042ea:	d807      	bhi.n	80042fc <_printf_i+0x28>
 80042ec:	2f62      	cmp	r7, #98	@ 0x62
 80042ee:	d80a      	bhi.n	8004306 <_printf_i+0x32>
 80042f0:	2f00      	cmp	r7, #0
 80042f2:	f000 80d1 	beq.w	8004498 <_printf_i+0x1c4>
 80042f6:	2f58      	cmp	r7, #88	@ 0x58
 80042f8:	f000 80b8 	beq.w	800446c <_printf_i+0x198>
 80042fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004300:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004304:	e03a      	b.n	800437c <_printf_i+0xa8>
 8004306:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800430a:	2b15      	cmp	r3, #21
 800430c:	d8f6      	bhi.n	80042fc <_printf_i+0x28>
 800430e:	a101      	add	r1, pc, #4	@ (adr r1, 8004314 <_printf_i+0x40>)
 8004310:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004314:	0800436d 	.word	0x0800436d
 8004318:	08004381 	.word	0x08004381
 800431c:	080042fd 	.word	0x080042fd
 8004320:	080042fd 	.word	0x080042fd
 8004324:	080042fd 	.word	0x080042fd
 8004328:	080042fd 	.word	0x080042fd
 800432c:	08004381 	.word	0x08004381
 8004330:	080042fd 	.word	0x080042fd
 8004334:	080042fd 	.word	0x080042fd
 8004338:	080042fd 	.word	0x080042fd
 800433c:	080042fd 	.word	0x080042fd
 8004340:	0800447f 	.word	0x0800447f
 8004344:	080043ab 	.word	0x080043ab
 8004348:	08004439 	.word	0x08004439
 800434c:	080042fd 	.word	0x080042fd
 8004350:	080042fd 	.word	0x080042fd
 8004354:	080044a1 	.word	0x080044a1
 8004358:	080042fd 	.word	0x080042fd
 800435c:	080043ab 	.word	0x080043ab
 8004360:	080042fd 	.word	0x080042fd
 8004364:	080042fd 	.word	0x080042fd
 8004368:	08004441 	.word	0x08004441
 800436c:	6833      	ldr	r3, [r6, #0]
 800436e:	1d1a      	adds	r2, r3, #4
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6032      	str	r2, [r6, #0]
 8004374:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004378:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800437c:	2301      	movs	r3, #1
 800437e:	e09c      	b.n	80044ba <_printf_i+0x1e6>
 8004380:	6833      	ldr	r3, [r6, #0]
 8004382:	6820      	ldr	r0, [r4, #0]
 8004384:	1d19      	adds	r1, r3, #4
 8004386:	6031      	str	r1, [r6, #0]
 8004388:	0606      	lsls	r6, r0, #24
 800438a:	d501      	bpl.n	8004390 <_printf_i+0xbc>
 800438c:	681d      	ldr	r5, [r3, #0]
 800438e:	e003      	b.n	8004398 <_printf_i+0xc4>
 8004390:	0645      	lsls	r5, r0, #25
 8004392:	d5fb      	bpl.n	800438c <_printf_i+0xb8>
 8004394:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004398:	2d00      	cmp	r5, #0
 800439a:	da03      	bge.n	80043a4 <_printf_i+0xd0>
 800439c:	232d      	movs	r3, #45	@ 0x2d
 800439e:	426d      	negs	r5, r5
 80043a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043a4:	4858      	ldr	r0, [pc, #352]	@ (8004508 <_printf_i+0x234>)
 80043a6:	230a      	movs	r3, #10
 80043a8:	e011      	b.n	80043ce <_printf_i+0xfa>
 80043aa:	6821      	ldr	r1, [r4, #0]
 80043ac:	6833      	ldr	r3, [r6, #0]
 80043ae:	0608      	lsls	r0, r1, #24
 80043b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80043b4:	d402      	bmi.n	80043bc <_printf_i+0xe8>
 80043b6:	0649      	lsls	r1, r1, #25
 80043b8:	bf48      	it	mi
 80043ba:	b2ad      	uxthmi	r5, r5
 80043bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80043be:	4852      	ldr	r0, [pc, #328]	@ (8004508 <_printf_i+0x234>)
 80043c0:	6033      	str	r3, [r6, #0]
 80043c2:	bf14      	ite	ne
 80043c4:	230a      	movne	r3, #10
 80043c6:	2308      	moveq	r3, #8
 80043c8:	2100      	movs	r1, #0
 80043ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043ce:	6866      	ldr	r6, [r4, #4]
 80043d0:	60a6      	str	r6, [r4, #8]
 80043d2:	2e00      	cmp	r6, #0
 80043d4:	db05      	blt.n	80043e2 <_printf_i+0x10e>
 80043d6:	6821      	ldr	r1, [r4, #0]
 80043d8:	432e      	orrs	r6, r5
 80043da:	f021 0104 	bic.w	r1, r1, #4
 80043de:	6021      	str	r1, [r4, #0]
 80043e0:	d04b      	beq.n	800447a <_printf_i+0x1a6>
 80043e2:	4616      	mov	r6, r2
 80043e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80043e8:	fb03 5711 	mls	r7, r3, r1, r5
 80043ec:	5dc7      	ldrb	r7, [r0, r7]
 80043ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043f2:	462f      	mov	r7, r5
 80043f4:	42bb      	cmp	r3, r7
 80043f6:	460d      	mov	r5, r1
 80043f8:	d9f4      	bls.n	80043e4 <_printf_i+0x110>
 80043fa:	2b08      	cmp	r3, #8
 80043fc:	d10b      	bne.n	8004416 <_printf_i+0x142>
 80043fe:	6823      	ldr	r3, [r4, #0]
 8004400:	07df      	lsls	r7, r3, #31
 8004402:	d508      	bpl.n	8004416 <_printf_i+0x142>
 8004404:	6923      	ldr	r3, [r4, #16]
 8004406:	6861      	ldr	r1, [r4, #4]
 8004408:	4299      	cmp	r1, r3
 800440a:	bfde      	ittt	le
 800440c:	2330      	movle	r3, #48	@ 0x30
 800440e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004412:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004416:	1b92      	subs	r2, r2, r6
 8004418:	6122      	str	r2, [r4, #16]
 800441a:	f8cd a000 	str.w	sl, [sp]
 800441e:	464b      	mov	r3, r9
 8004420:	aa03      	add	r2, sp, #12
 8004422:	4621      	mov	r1, r4
 8004424:	4640      	mov	r0, r8
 8004426:	f7ff fee7 	bl	80041f8 <_printf_common>
 800442a:	3001      	adds	r0, #1
 800442c:	d14a      	bne.n	80044c4 <_printf_i+0x1f0>
 800442e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004432:	b004      	add	sp, #16
 8004434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004438:	6823      	ldr	r3, [r4, #0]
 800443a:	f043 0320 	orr.w	r3, r3, #32
 800443e:	6023      	str	r3, [r4, #0]
 8004440:	4832      	ldr	r0, [pc, #200]	@ (800450c <_printf_i+0x238>)
 8004442:	2778      	movs	r7, #120	@ 0x78
 8004444:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004448:	6823      	ldr	r3, [r4, #0]
 800444a:	6831      	ldr	r1, [r6, #0]
 800444c:	061f      	lsls	r7, r3, #24
 800444e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004452:	d402      	bmi.n	800445a <_printf_i+0x186>
 8004454:	065f      	lsls	r7, r3, #25
 8004456:	bf48      	it	mi
 8004458:	b2ad      	uxthmi	r5, r5
 800445a:	6031      	str	r1, [r6, #0]
 800445c:	07d9      	lsls	r1, r3, #31
 800445e:	bf44      	itt	mi
 8004460:	f043 0320 	orrmi.w	r3, r3, #32
 8004464:	6023      	strmi	r3, [r4, #0]
 8004466:	b11d      	cbz	r5, 8004470 <_printf_i+0x19c>
 8004468:	2310      	movs	r3, #16
 800446a:	e7ad      	b.n	80043c8 <_printf_i+0xf4>
 800446c:	4826      	ldr	r0, [pc, #152]	@ (8004508 <_printf_i+0x234>)
 800446e:	e7e9      	b.n	8004444 <_printf_i+0x170>
 8004470:	6823      	ldr	r3, [r4, #0]
 8004472:	f023 0320 	bic.w	r3, r3, #32
 8004476:	6023      	str	r3, [r4, #0]
 8004478:	e7f6      	b.n	8004468 <_printf_i+0x194>
 800447a:	4616      	mov	r6, r2
 800447c:	e7bd      	b.n	80043fa <_printf_i+0x126>
 800447e:	6833      	ldr	r3, [r6, #0]
 8004480:	6825      	ldr	r5, [r4, #0]
 8004482:	6961      	ldr	r1, [r4, #20]
 8004484:	1d18      	adds	r0, r3, #4
 8004486:	6030      	str	r0, [r6, #0]
 8004488:	062e      	lsls	r6, r5, #24
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	d501      	bpl.n	8004492 <_printf_i+0x1be>
 800448e:	6019      	str	r1, [r3, #0]
 8004490:	e002      	b.n	8004498 <_printf_i+0x1c4>
 8004492:	0668      	lsls	r0, r5, #25
 8004494:	d5fb      	bpl.n	800448e <_printf_i+0x1ba>
 8004496:	8019      	strh	r1, [r3, #0]
 8004498:	2300      	movs	r3, #0
 800449a:	6123      	str	r3, [r4, #16]
 800449c:	4616      	mov	r6, r2
 800449e:	e7bc      	b.n	800441a <_printf_i+0x146>
 80044a0:	6833      	ldr	r3, [r6, #0]
 80044a2:	1d1a      	adds	r2, r3, #4
 80044a4:	6032      	str	r2, [r6, #0]
 80044a6:	681e      	ldr	r6, [r3, #0]
 80044a8:	6862      	ldr	r2, [r4, #4]
 80044aa:	2100      	movs	r1, #0
 80044ac:	4630      	mov	r0, r6
 80044ae:	f7fb feb7 	bl	8000220 <memchr>
 80044b2:	b108      	cbz	r0, 80044b8 <_printf_i+0x1e4>
 80044b4:	1b80      	subs	r0, r0, r6
 80044b6:	6060      	str	r0, [r4, #4]
 80044b8:	6863      	ldr	r3, [r4, #4]
 80044ba:	6123      	str	r3, [r4, #16]
 80044bc:	2300      	movs	r3, #0
 80044be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044c2:	e7aa      	b.n	800441a <_printf_i+0x146>
 80044c4:	6923      	ldr	r3, [r4, #16]
 80044c6:	4632      	mov	r2, r6
 80044c8:	4649      	mov	r1, r9
 80044ca:	4640      	mov	r0, r8
 80044cc:	47d0      	blx	sl
 80044ce:	3001      	adds	r0, #1
 80044d0:	d0ad      	beq.n	800442e <_printf_i+0x15a>
 80044d2:	6823      	ldr	r3, [r4, #0]
 80044d4:	079b      	lsls	r3, r3, #30
 80044d6:	d413      	bmi.n	8004500 <_printf_i+0x22c>
 80044d8:	68e0      	ldr	r0, [r4, #12]
 80044da:	9b03      	ldr	r3, [sp, #12]
 80044dc:	4298      	cmp	r0, r3
 80044de:	bfb8      	it	lt
 80044e0:	4618      	movlt	r0, r3
 80044e2:	e7a6      	b.n	8004432 <_printf_i+0x15e>
 80044e4:	2301      	movs	r3, #1
 80044e6:	4632      	mov	r2, r6
 80044e8:	4649      	mov	r1, r9
 80044ea:	4640      	mov	r0, r8
 80044ec:	47d0      	blx	sl
 80044ee:	3001      	adds	r0, #1
 80044f0:	d09d      	beq.n	800442e <_printf_i+0x15a>
 80044f2:	3501      	adds	r5, #1
 80044f4:	68e3      	ldr	r3, [r4, #12]
 80044f6:	9903      	ldr	r1, [sp, #12]
 80044f8:	1a5b      	subs	r3, r3, r1
 80044fa:	42ab      	cmp	r3, r5
 80044fc:	dcf2      	bgt.n	80044e4 <_printf_i+0x210>
 80044fe:	e7eb      	b.n	80044d8 <_printf_i+0x204>
 8004500:	2500      	movs	r5, #0
 8004502:	f104 0619 	add.w	r6, r4, #25
 8004506:	e7f5      	b.n	80044f4 <_printf_i+0x220>
 8004508:	0800483d 	.word	0x0800483d
 800450c:	0800484e 	.word	0x0800484e

08004510 <__sflush_r>:
 8004510:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004518:	0716      	lsls	r6, r2, #28
 800451a:	4605      	mov	r5, r0
 800451c:	460c      	mov	r4, r1
 800451e:	d454      	bmi.n	80045ca <__sflush_r+0xba>
 8004520:	684b      	ldr	r3, [r1, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	dc02      	bgt.n	800452c <__sflush_r+0x1c>
 8004526:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004528:	2b00      	cmp	r3, #0
 800452a:	dd48      	ble.n	80045be <__sflush_r+0xae>
 800452c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800452e:	2e00      	cmp	r6, #0
 8004530:	d045      	beq.n	80045be <__sflush_r+0xae>
 8004532:	2300      	movs	r3, #0
 8004534:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004538:	682f      	ldr	r7, [r5, #0]
 800453a:	6a21      	ldr	r1, [r4, #32]
 800453c:	602b      	str	r3, [r5, #0]
 800453e:	d030      	beq.n	80045a2 <__sflush_r+0x92>
 8004540:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004542:	89a3      	ldrh	r3, [r4, #12]
 8004544:	0759      	lsls	r1, r3, #29
 8004546:	d505      	bpl.n	8004554 <__sflush_r+0x44>
 8004548:	6863      	ldr	r3, [r4, #4]
 800454a:	1ad2      	subs	r2, r2, r3
 800454c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800454e:	b10b      	cbz	r3, 8004554 <__sflush_r+0x44>
 8004550:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004552:	1ad2      	subs	r2, r2, r3
 8004554:	2300      	movs	r3, #0
 8004556:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004558:	6a21      	ldr	r1, [r4, #32]
 800455a:	4628      	mov	r0, r5
 800455c:	47b0      	blx	r6
 800455e:	1c43      	adds	r3, r0, #1
 8004560:	89a3      	ldrh	r3, [r4, #12]
 8004562:	d106      	bne.n	8004572 <__sflush_r+0x62>
 8004564:	6829      	ldr	r1, [r5, #0]
 8004566:	291d      	cmp	r1, #29
 8004568:	d82b      	bhi.n	80045c2 <__sflush_r+0xb2>
 800456a:	4a2a      	ldr	r2, [pc, #168]	@ (8004614 <__sflush_r+0x104>)
 800456c:	40ca      	lsrs	r2, r1
 800456e:	07d6      	lsls	r6, r2, #31
 8004570:	d527      	bpl.n	80045c2 <__sflush_r+0xb2>
 8004572:	2200      	movs	r2, #0
 8004574:	6062      	str	r2, [r4, #4]
 8004576:	04d9      	lsls	r1, r3, #19
 8004578:	6922      	ldr	r2, [r4, #16]
 800457a:	6022      	str	r2, [r4, #0]
 800457c:	d504      	bpl.n	8004588 <__sflush_r+0x78>
 800457e:	1c42      	adds	r2, r0, #1
 8004580:	d101      	bne.n	8004586 <__sflush_r+0x76>
 8004582:	682b      	ldr	r3, [r5, #0]
 8004584:	b903      	cbnz	r3, 8004588 <__sflush_r+0x78>
 8004586:	6560      	str	r0, [r4, #84]	@ 0x54
 8004588:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800458a:	602f      	str	r7, [r5, #0]
 800458c:	b1b9      	cbz	r1, 80045be <__sflush_r+0xae>
 800458e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004592:	4299      	cmp	r1, r3
 8004594:	d002      	beq.n	800459c <__sflush_r+0x8c>
 8004596:	4628      	mov	r0, r5
 8004598:	f7ff fbf4 	bl	8003d84 <_free_r>
 800459c:	2300      	movs	r3, #0
 800459e:	6363      	str	r3, [r4, #52]	@ 0x34
 80045a0:	e00d      	b.n	80045be <__sflush_r+0xae>
 80045a2:	2301      	movs	r3, #1
 80045a4:	4628      	mov	r0, r5
 80045a6:	47b0      	blx	r6
 80045a8:	4602      	mov	r2, r0
 80045aa:	1c50      	adds	r0, r2, #1
 80045ac:	d1c9      	bne.n	8004542 <__sflush_r+0x32>
 80045ae:	682b      	ldr	r3, [r5, #0]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d0c6      	beq.n	8004542 <__sflush_r+0x32>
 80045b4:	2b1d      	cmp	r3, #29
 80045b6:	d001      	beq.n	80045bc <__sflush_r+0xac>
 80045b8:	2b16      	cmp	r3, #22
 80045ba:	d11e      	bne.n	80045fa <__sflush_r+0xea>
 80045bc:	602f      	str	r7, [r5, #0]
 80045be:	2000      	movs	r0, #0
 80045c0:	e022      	b.n	8004608 <__sflush_r+0xf8>
 80045c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045c6:	b21b      	sxth	r3, r3
 80045c8:	e01b      	b.n	8004602 <__sflush_r+0xf2>
 80045ca:	690f      	ldr	r7, [r1, #16]
 80045cc:	2f00      	cmp	r7, #0
 80045ce:	d0f6      	beq.n	80045be <__sflush_r+0xae>
 80045d0:	0793      	lsls	r3, r2, #30
 80045d2:	680e      	ldr	r6, [r1, #0]
 80045d4:	bf08      	it	eq
 80045d6:	694b      	ldreq	r3, [r1, #20]
 80045d8:	600f      	str	r7, [r1, #0]
 80045da:	bf18      	it	ne
 80045dc:	2300      	movne	r3, #0
 80045de:	eba6 0807 	sub.w	r8, r6, r7
 80045e2:	608b      	str	r3, [r1, #8]
 80045e4:	f1b8 0f00 	cmp.w	r8, #0
 80045e8:	dde9      	ble.n	80045be <__sflush_r+0xae>
 80045ea:	6a21      	ldr	r1, [r4, #32]
 80045ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80045ee:	4643      	mov	r3, r8
 80045f0:	463a      	mov	r2, r7
 80045f2:	4628      	mov	r0, r5
 80045f4:	47b0      	blx	r6
 80045f6:	2800      	cmp	r0, #0
 80045f8:	dc08      	bgt.n	800460c <__sflush_r+0xfc>
 80045fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004602:	81a3      	strh	r3, [r4, #12]
 8004604:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800460c:	4407      	add	r7, r0
 800460e:	eba8 0800 	sub.w	r8, r8, r0
 8004612:	e7e7      	b.n	80045e4 <__sflush_r+0xd4>
 8004614:	20400001 	.word	0x20400001

08004618 <_fflush_r>:
 8004618:	b538      	push	{r3, r4, r5, lr}
 800461a:	690b      	ldr	r3, [r1, #16]
 800461c:	4605      	mov	r5, r0
 800461e:	460c      	mov	r4, r1
 8004620:	b913      	cbnz	r3, 8004628 <_fflush_r+0x10>
 8004622:	2500      	movs	r5, #0
 8004624:	4628      	mov	r0, r5
 8004626:	bd38      	pop	{r3, r4, r5, pc}
 8004628:	b118      	cbz	r0, 8004632 <_fflush_r+0x1a>
 800462a:	6a03      	ldr	r3, [r0, #32]
 800462c:	b90b      	cbnz	r3, 8004632 <_fflush_r+0x1a>
 800462e:	f7ff f9af 	bl	8003990 <__sinit>
 8004632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0f3      	beq.n	8004622 <_fflush_r+0xa>
 800463a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800463c:	07d0      	lsls	r0, r2, #31
 800463e:	d404      	bmi.n	800464a <_fflush_r+0x32>
 8004640:	0599      	lsls	r1, r3, #22
 8004642:	d402      	bmi.n	800464a <_fflush_r+0x32>
 8004644:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004646:	f7ff fb9a 	bl	8003d7e <__retarget_lock_acquire_recursive>
 800464a:	4628      	mov	r0, r5
 800464c:	4621      	mov	r1, r4
 800464e:	f7ff ff5f 	bl	8004510 <__sflush_r>
 8004652:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004654:	07da      	lsls	r2, r3, #31
 8004656:	4605      	mov	r5, r0
 8004658:	d4e4      	bmi.n	8004624 <_fflush_r+0xc>
 800465a:	89a3      	ldrh	r3, [r4, #12]
 800465c:	059b      	lsls	r3, r3, #22
 800465e:	d4e1      	bmi.n	8004624 <_fflush_r+0xc>
 8004660:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004662:	f7ff fb8d 	bl	8003d80 <__retarget_lock_release_recursive>
 8004666:	e7dd      	b.n	8004624 <_fflush_r+0xc>

08004668 <__swhatbuf_r>:
 8004668:	b570      	push	{r4, r5, r6, lr}
 800466a:	460c      	mov	r4, r1
 800466c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004670:	2900      	cmp	r1, #0
 8004672:	b096      	sub	sp, #88	@ 0x58
 8004674:	4615      	mov	r5, r2
 8004676:	461e      	mov	r6, r3
 8004678:	da0d      	bge.n	8004696 <__swhatbuf_r+0x2e>
 800467a:	89a3      	ldrh	r3, [r4, #12]
 800467c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004680:	f04f 0100 	mov.w	r1, #0
 8004684:	bf14      	ite	ne
 8004686:	2340      	movne	r3, #64	@ 0x40
 8004688:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800468c:	2000      	movs	r0, #0
 800468e:	6031      	str	r1, [r6, #0]
 8004690:	602b      	str	r3, [r5, #0]
 8004692:	b016      	add	sp, #88	@ 0x58
 8004694:	bd70      	pop	{r4, r5, r6, pc}
 8004696:	466a      	mov	r2, sp
 8004698:	f000 f848 	bl	800472c <_fstat_r>
 800469c:	2800      	cmp	r0, #0
 800469e:	dbec      	blt.n	800467a <__swhatbuf_r+0x12>
 80046a0:	9901      	ldr	r1, [sp, #4]
 80046a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80046a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80046aa:	4259      	negs	r1, r3
 80046ac:	4159      	adcs	r1, r3
 80046ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046b2:	e7eb      	b.n	800468c <__swhatbuf_r+0x24>

080046b4 <__smakebuf_r>:
 80046b4:	898b      	ldrh	r3, [r1, #12]
 80046b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046b8:	079d      	lsls	r5, r3, #30
 80046ba:	4606      	mov	r6, r0
 80046bc:	460c      	mov	r4, r1
 80046be:	d507      	bpl.n	80046d0 <__smakebuf_r+0x1c>
 80046c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80046c4:	6023      	str	r3, [r4, #0]
 80046c6:	6123      	str	r3, [r4, #16]
 80046c8:	2301      	movs	r3, #1
 80046ca:	6163      	str	r3, [r4, #20]
 80046cc:	b003      	add	sp, #12
 80046ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046d0:	ab01      	add	r3, sp, #4
 80046d2:	466a      	mov	r2, sp
 80046d4:	f7ff ffc8 	bl	8004668 <__swhatbuf_r>
 80046d8:	9f00      	ldr	r7, [sp, #0]
 80046da:	4605      	mov	r5, r0
 80046dc:	4639      	mov	r1, r7
 80046de:	4630      	mov	r0, r6
 80046e0:	f7ff fbbc 	bl	8003e5c <_malloc_r>
 80046e4:	b948      	cbnz	r0, 80046fa <__smakebuf_r+0x46>
 80046e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046ea:	059a      	lsls	r2, r3, #22
 80046ec:	d4ee      	bmi.n	80046cc <__smakebuf_r+0x18>
 80046ee:	f023 0303 	bic.w	r3, r3, #3
 80046f2:	f043 0302 	orr.w	r3, r3, #2
 80046f6:	81a3      	strh	r3, [r4, #12]
 80046f8:	e7e2      	b.n	80046c0 <__smakebuf_r+0xc>
 80046fa:	89a3      	ldrh	r3, [r4, #12]
 80046fc:	6020      	str	r0, [r4, #0]
 80046fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004702:	81a3      	strh	r3, [r4, #12]
 8004704:	9b01      	ldr	r3, [sp, #4]
 8004706:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800470a:	b15b      	cbz	r3, 8004724 <__smakebuf_r+0x70>
 800470c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004710:	4630      	mov	r0, r6
 8004712:	f000 f81d 	bl	8004750 <_isatty_r>
 8004716:	b128      	cbz	r0, 8004724 <__smakebuf_r+0x70>
 8004718:	89a3      	ldrh	r3, [r4, #12]
 800471a:	f023 0303 	bic.w	r3, r3, #3
 800471e:	f043 0301 	orr.w	r3, r3, #1
 8004722:	81a3      	strh	r3, [r4, #12]
 8004724:	89a3      	ldrh	r3, [r4, #12]
 8004726:	431d      	orrs	r5, r3
 8004728:	81a5      	strh	r5, [r4, #12]
 800472a:	e7cf      	b.n	80046cc <__smakebuf_r+0x18>

0800472c <_fstat_r>:
 800472c:	b538      	push	{r3, r4, r5, lr}
 800472e:	4d07      	ldr	r5, [pc, #28]	@ (800474c <_fstat_r+0x20>)
 8004730:	2300      	movs	r3, #0
 8004732:	4604      	mov	r4, r0
 8004734:	4608      	mov	r0, r1
 8004736:	4611      	mov	r1, r2
 8004738:	602b      	str	r3, [r5, #0]
 800473a:	f7fc f9b2 	bl	8000aa2 <_fstat>
 800473e:	1c43      	adds	r3, r0, #1
 8004740:	d102      	bne.n	8004748 <_fstat_r+0x1c>
 8004742:	682b      	ldr	r3, [r5, #0]
 8004744:	b103      	cbz	r3, 8004748 <_fstat_r+0x1c>
 8004746:	6023      	str	r3, [r4, #0]
 8004748:	bd38      	pop	{r3, r4, r5, pc}
 800474a:	bf00      	nop
 800474c:	2000025c 	.word	0x2000025c

08004750 <_isatty_r>:
 8004750:	b538      	push	{r3, r4, r5, lr}
 8004752:	4d06      	ldr	r5, [pc, #24]	@ (800476c <_isatty_r+0x1c>)
 8004754:	2300      	movs	r3, #0
 8004756:	4604      	mov	r4, r0
 8004758:	4608      	mov	r0, r1
 800475a:	602b      	str	r3, [r5, #0]
 800475c:	f7fc f9b1 	bl	8000ac2 <_isatty>
 8004760:	1c43      	adds	r3, r0, #1
 8004762:	d102      	bne.n	800476a <_isatty_r+0x1a>
 8004764:	682b      	ldr	r3, [r5, #0]
 8004766:	b103      	cbz	r3, 800476a <_isatty_r+0x1a>
 8004768:	6023      	str	r3, [r4, #0]
 800476a:	bd38      	pop	{r3, r4, r5, pc}
 800476c:	2000025c 	.word	0x2000025c

08004770 <_sbrk_r>:
 8004770:	b538      	push	{r3, r4, r5, lr}
 8004772:	4d06      	ldr	r5, [pc, #24]	@ (800478c <_sbrk_r+0x1c>)
 8004774:	2300      	movs	r3, #0
 8004776:	4604      	mov	r4, r0
 8004778:	4608      	mov	r0, r1
 800477a:	602b      	str	r3, [r5, #0]
 800477c:	f7fc f9ba 	bl	8000af4 <_sbrk>
 8004780:	1c43      	adds	r3, r0, #1
 8004782:	d102      	bne.n	800478a <_sbrk_r+0x1a>
 8004784:	682b      	ldr	r3, [r5, #0]
 8004786:	b103      	cbz	r3, 800478a <_sbrk_r+0x1a>
 8004788:	6023      	str	r3, [r4, #0]
 800478a:	bd38      	pop	{r3, r4, r5, pc}
 800478c:	2000025c 	.word	0x2000025c

08004790 <_init>:
 8004790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004792:	bf00      	nop
 8004794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004796:	bc08      	pop	{r3}
 8004798:	469e      	mov	lr, r3
 800479a:	4770      	bx	lr

0800479c <_fini>:
 800479c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479e:	bf00      	nop
 80047a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047a2:	bc08      	pop	{r3}
 80047a4:	469e      	mov	lr, r3
 80047a6:	4770      	bx	lr
