0.6
2016.3
Oct 10 2016
19:46:48
C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.sim/sim_1/synth/timing/CPU_Test_time_synth.v,1712017361,verilog,C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sim_1/new/CPU_Test.vhd,,,\CPU\,,,,,,,,
C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sim_1/new/CPU_Test.vhd,1712016670,vhdl2008,,,,cpu_test,,,,,,,,
