# Automatic_Verilog_TB_Generator
 The aim of this project is to generate a test bench for a given design module. It supports verilog only. This program is implemented using python

extract_clock(), extract_reset()
monitoring
instead #10 make it @(negedge clk)
reset = 1; or reset = 0;
