Active-HDL 13.0.376.8320 2023-12-05 23:17:42

Elaboration top modules:
Architecture                  testbench(tb_riscv_adder)


---------------------------------------------------------------------------------------------------
Entity         | Architecture | Library   | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------
tb_riscv_adder | testbench    | processor |      | 13.0.376.8320 (Windows64) | -O3
riscv_adder    | beh          | processor |      | 13.0.376.8320 (Windows64) | -O3
half_adder     | beh          | processor |      | 13.0.376.8320 (Windows64) | -O3
---------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------
VHDL Package                  | Library   | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------------
standard                      | std       |      |                           | <unavailable>
TEXTIO                        | std       |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                | ieee      |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD                   | ieee      |      | 13.0.376.8320 (Windows64) |  -2008
---------------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------------
Library                       | Comment
---------------------------------------------------------------------------------------------------
ieee                          | Standard IEEE packages library
processor                     | None
std                           | Standard VHDL library
---------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb_riscv_adder tb_riscv_adder testbench


The performance of simulation is reduced. Version Student Edition
