LISTING FOR LOGIC DESCRIPTION FILE: VID_ADDR.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Sep 15 15:08:58 2023

  1:Name     ADDER;
  2:PartNo   ADDER;
  3:Date     04/18/2022;
  4:Revision 01;
  5:Designer Sponaugle;
  6:Company  Ratiometric;
  7:Assembly None;
  8:Location None;
  9:Device   f1504ispplcc44;
 10:
 11:
 12:Pin[9,11,12,14,16,21,24,25,31,29,33,34,36,37]  = [VM_A0..13];        /* SUM output bits S*/
 13:Pin[1]  = VM_ADDR_OE;            /* Active low enable output of VM_A0-VM_A9 */
 14:Pin[44] = VM_ADDR_RESET;
 15:Pin[43] = VM_ADDR_CLOCK;
 16:Pin[39,40,41] = [MODE2..0];     /* MODE detemines what happend in the internal counter on ClockIn positive edge */
 17:Pin[2,4,5,6] = [VM_PAGE3..0];  /* Input from main CPLD with the page select for CPU access to video memory */
 18:
 19:Pin[8]  = UNUSED1;
 20:Pin[18] = UNUSED2;
 21:Pin[19] = UNUSED3;
 22:Pin[20] = UNUSED4;
 23:Pin[17] = UNUSED5;
 24:Pin[28] = UNUSED6;
 25:Pin[26] = UNUSED7;
 26:Pin[27] = UNUSED8;
 27:
 28:[UNUSED1..8] = 'b'0;
 29:
 30:
 31:NODE [C13..6];          /* Optimizing - Creating nodes for carry elements that are very large */
 32:NODE [S13..0];          /* Internal 14 bit counter allows access to 16K of video memory from the video side */
 33: 
 34:/* MODE input - Action to take on clock edge 
 35:
 36:         000['d'0] = NO CHANGE
 37:         001['d'1] = INCREMENT BY 1  
 38:         010['d'2] = DECREMENT BY 64 (ADD 11 1111 1100 0000)
 39:         011['d'3] = DECREMENT BY 80 (ADD 11 1111 1011 0000)
 40:         100['d'4] = UNUSED
 41:         101['d'5] = UNUSED
 42:         110['d'6] = UNUSED
 43:         111['d'7] = UNUSED
 44:
 45:*/
 46:
 47:FIELD mode_field = [MODE2..0];
 48:
 49:
 50:
 51:/* The internal 14 bit counter changes on rising ClockIn and is reset of Reset=1 */
 52:[S0..13].ck = VM_ADDR_CLOCK;
 53:[S0..13].ar = VM_ADDR_RESET;

LISTING FOR LOGIC DESCRIPTION FILE: VID_ADDR.pld                     Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Sep 15 15:08:58 2023

 54:
 55:[VM_A9..0] = [S9..0];
 56:[VM_A9..0].oe = !VM_ADDR_OE;
 57:
 58:/* 
 59:    The upper 4 address bits are equal to VM_PAGEx if the VM_AddrOE input is high signaling CPU access to video memory.
 60:    If VM_AddrOE is low video output is accessing video memory so the internal 14 bit counter value is used.
 61:*/
 62:VM_A10 = (S10 & !VM_ADDR_OE ) # ( VM_PAGE0 & VM_ADDR_OE);
 63:VM_A11 = (S11 & !VM_ADDR_OE ) # ( VM_PAGE1 & VM_ADDR_OE); 
 64:VM_A12 = (S12 & !VM_ADDR_OE ) # ( VM_PAGE2 & VM_ADDR_OE);
 65:VM_A13 = (S13 & !VM_ADDR_OE ) # ( VM_PAGE3 & VM_ADDR_OE);
 66:
 67:/* Carry IN is 1 for increment by 1 mode, MODE=001 */
 68:C0 = mode_field:['d'1];
 69:
 70:/* First 4 bits of add are always 0. */
 71:[B0..3] = 'b'0;
 72:/* Remaining bits are on for either -80 or -64 */
 73:B4 = mode_field:['d'3];
 74:B5 = mode_field:['d'3];
 75:B6 = mode_field:['d'2];
 76:B7 = mode_field:['d'2,3];
 77:B8 = mode_field:['d'2,3];
 78:B9 = mode_field:['d'2,3];
 79:B10 = mode_field:['d'2,3];
 80:B11 = mode_field:['d'2,3];
 81:B12 = mode_field:['d'2,3];
 82:B13 = mode_field:['d'2,3];
 83:
 84:/* if mode==0, the adder will add 0, resulting in no change */
 85:
 86:
 87:P0 = S0 $ B0;
 88:G0 = S0 & B0;
 89:S0.d = P0 $ C0;
 90:C1 = G0 # (P0&C0);
 91:
 92:P1 = S1 $ B1;
 93:G1 = S1 & B1;
 94:S1.d = P1 $ C1;
 95:C2 = G1 # (P1&C1);
 96:
 97:P2 = S2 $ B2;
 98:G2 = S2 & B2;
 99:S2.d = P2 $ C2;
100:C3 = G2 # (P2&C2);
101:
102:P3 = S3 $ B3;
103:G3 = S3 & B3;
104:S3.d = P3 $ C3;
105:C4 = G3 # (P3&C3);
106:
107:P4 = S4 $ B4;

LISTING FOR LOGIC DESCRIPTION FILE: VID_ADDR.pld                     Page 3

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Sep 15 15:08:58 2023

108:G4 = S4 & B4;
109:S4.d = P4 $ C4;
110:C5 = G4 # (P4&C4);
111:
112:P5 = S5 $ B5;
113:G5 = S5 & B5;
114:S5.d = P5 $ C5;
115:C6 = G5 # (P5&C5);
116:
117:P6 = S6 $ B6;
118:G6 = S6 & B6;
119:S6.d = P6 $ C6;
120:C7 = G6 # (P6&C6);
121:
122:P7 = S7 $ B7;
123:G7 = S7 & B7;
124:S7.d = P7 $ C7;
125:C8 = G7 # (P7&C7);
126:
127:P8 = S8 $ B8;
128:G8 = S8 & B8;
129:S8.d = P8 $ C8;
130:C9 = G8 # (P8&C8);
131:
132:P9 = S9 $ B9;
133:G9 = S9 & B9;
134:S9.d = P9 $ C9;
135:C10 = G9 # (P9&C9);
136:
137:P10 = S10 $ B10;
138:G10 = S10 & B10;
139:S10.d = P10 $ C10;
140:C11 = G10 # (P10&C10);
141:
142:P11 = S11 $ B11;
143:G11 = S11 & B11;
144:S11.d = P11 $ C11;
145:C12 = G11 # (P11&C11);
146:
147:P12 = S12 $ B12;
148:G12 = S12 & B12;
149:S12.d = P12 $ C12;
150:C13 = G12 # (P12&C12);
151:
152:P13 = S13 $ B13;
153:G13 = S13 & B13;
154:S13.d = P13 $ C13;
155:/*C14 = G13 # (P13&C13);*/
156:
157:
158:
159:/* 
160:
161:Total dedicated input used:     4/4     (100%)

LISTING FOR LOGIC DESCRIPTION FILE: VID_ADDR.pld                     Page 4

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Sep 15 15:08:58 2023

162:Total I/O pins used             32/32   (100%)
163:Total Logic cells used          55/64   (85%)
164:Total Flip-Flop used            14/64   (21%)
165:Total Foldback logic used       0/64    (0%)
166:Total Nodes+FB/MCells           55/64   (85%)
167:Total cascade used              0
168:Total input pins                14
169:Total output pins               22
170:Total Pts                       184
171:
172:
173:                                 V                               
174:                                 M                               
175:                  V  V  V     V  _                               
176:                  M  M  M     M  A                               
177:                  _  _  _     _  D                               
178:                  P  P  P     P  D          M  M                 
179:                  A  A  A     A  R          O  O                 
180:                  G  G  G  V  G  _       G  D  D                 
181:                  E  E  E  C  E  O       N  E  E                 
182:                  0  1  2  C  3  E       D  0  1                 
183:               ____________________________________              
184:              /   6  5  4  3  2  1 44 43 42 41 40  \             
185:         TDI |  7                                39 | MODE2      
186:     UNUSED1 |  8                                38 | TDO        
187:       VM_A0 |  9                                37 | VM_A13     
188:         GND | 10                                36 | VM_A12     
189:       VM_A1 | 11                                35 | VCC        
190:       VM_A2 | 12            ATF1504             34 | VM_A11     
191:         TMS | 13          44-Lead PLCC          33 | VM_A10     
192:       VM_A3 | 14                                32 | TCK        
193:         VCC | 15                                31 | VM_A8      
194:       VM_A4 | 16                                30 | GND        
195:     UNUSED5 | 17                                29 | VM_A9      
196:             |   18 19 20 21 22 23 24 25 26 27 28   |            
197:              \____________________________________/             
198:                 U  U  U  V  G  V  V  V  U  U  U                 
199:                 N  N  N  M  N  C  M  M  N  N  N                 
200:                 U  U  U  _  D  C  _  _  U  U  U                 
201:                 S  S  S  A        A  A  S  S  S                 
202:                 E  E  E  5        6  7  E  E  E                 
203:                 D  D  D                 D  D  D                 
204:                 2  3  4                 7  8  6      
205:*/
206:
207:
208:
209:
210:
211:
212:
213:
214:
215:

LISTING FOR LOGIC DESCRIPTION FILE: VID_ADDR.pld                     Page 5

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Sep 15 15:08:58 2023

216:
217:
218:
219:
220:
221:
222:
223:
224:
225:
226:
227:



