@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: FA108 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":1:7:1:12|The top-level design name divide collides with an Intel FPGA primitive, LPM name or a Verilog reserved word. P&R will likely fail. 
@W: BN132 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Removing sequential instance bu_sub[31:0] because it is equivalent to instance bu[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT531 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":50:4:50:7|Found signal identified as System clock which controls 2 sequential elements including busy_1.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":30:0:30:8|Found inferred clock divide|clock which controls 140 sequential elements including quo[63:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
