Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  4 21:46:09 2024
| Host         : DESKTOP-T6TLGHR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             136 |           66 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |             105 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             480 |          254 |
| Yes          | Yes                   | No                     |             119 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|  Register_2_1/E[0] |                                     |                                   |                1 |              2 |
|  clk_IBUF_BUFG     |                                     | PC1/period1_npc[9]_i_2_n_1        |                4 |              9 |
|  clk_IBUF_BUFG     |                                     | reg_latches_1_1/data_out_reg[2]_0 |                4 |             11 |
|  clk_IBUF_BUFG     | Register_3_1/p_0_in0_out[1]         |                                   |                4 |             16 |
|  clk_IBUF_BUFG     | Register_3_1/p_0_in0_out[0]         |                                   |                4 |             16 |
|  clk_IBUF_BUFG     | Register_3_1/p_0_in0_out[3]         |                                   |                4 |             16 |
|  clk_IBUF_BUFG     | Register_3_1/p_0_in0_out[2]         |                                   |                4 |             16 |
|  clk_IBUF_BUFG     | Register_4_1/E[0]                   | reset_IBUF                        |               21 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_9[0]  | reset_IBUF                        |               14 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_13[0] | reset_IBUF                        |               11 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_0[0]  | reset_IBUF                        |               16 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_7[0]  | reset_IBUF                        |               17 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_1[0]  | reset_IBUF                        |               18 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_3[0]  | reset_IBUF                        |               16 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_10[0] | reset_IBUF                        |               15 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_12[0] | reset_IBUF                        |               13 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_6[0]  | reset_IBUF                        |               16 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_5[0]  | reset_IBUF                        |               23 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_11[0] | reset_IBUF                        |               14 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_2[0]  | reset_IBUF                        |               22 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_4[0]  | reset_IBUF                        |               20 |             32 |
|  clk_IBUF_BUFG     | Register_4_1/data_out_reg[65]_8[0]  | reset_IBUF                        |               18 |             32 |
|  n_0_659_BUFG      |                                     |                                   |               21 |             32 |
|  period4_memr_BUFG |                                     |                                   |               17 |             32 |
|  clk_IBUF_BUFG     |                                     |                                   |               27 |             70 |
|  clk_IBUF_BUFG     |                                     | Register_3_1/data_out_reg[69]_0   |               36 |             94 |
|  clk_IBUF_BUFG     | reg_latches_1_1/E[0]                | Register_3_1/data_out_reg[69]_0   |               45 |            119 |
+--------------------+-------------------------------------+-----------------------------------+------------------+----------------+


