[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Wed Jul 24 09:27:25 2024
[*]
[dumpfile] "/home/pc/Digital/NSCSCC/Testing/nscscc-team-la32r/Core/tests/cache-spec/icache-v5/build/icache-v5.fst"
[dumpfile_mtime] "Wed Jul 24 09:18:03 2024"
[dumpfile_size] 769208
[savefile] "/home/pc/Digital/NSCSCC/Testing/nscscc-team-la32r/Core/tests/cache-spec/icache-v5/icache-v5.gtkw"
[timestart] 25730
[size] 1920 1016
[pos] -1 -1
*-3.720637 24277 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.cache_test_top.
[treeopen] TOP.cache_test_top.u_icache.
[sst_width] 361
[signals_width] 270
[sst_expanded] 1
[sst_vpaned_height] 291
@800200
-icache
@28
TOP.cache_test_top.u_icache.clock
TOP.cache_test_top.u_icache.reset
@22
TOP.cache_test_top.u_icache.state[3:0]
@800200
-cpu
@28
TOP.cache_test_top.u_icache.valid
TOP.cache_test_top.u_icache.ready
TOP.cache_test_top.u_icache.uncached
@22
TOP.cache_test_top.u_icache.araddr[31:0]
@28
TOP.cache_test_top.u_icache.rvalid
@22
TOP.cache_test_top.u_icache.rdata[127:0]
@29
TOP.cache_test_top.u_icache.rhit
@1000200
-cpu
@c00200
-req_buffer
@22
TOP.cache_test_top.u_icache.request_buffer_idx[7:0]
TOP.cache_test_top.u_icache.request_buffer_tag[19:0]
@28
TOP.cache_test_top.u_icache.request_buffer_uncached
@1401200
-req_buffer
@c00200
-lookup
@28
TOP.cache_test_top.u_icache.lookup_hit
TOP.cache_test_top.u_icache.lookup_ret
@1401200
-lookup
@800200
-axi_rd
@28
[color] 3
TOP.cache_test_top.u_icache.rd_req
[color] 3
TOP.cache_test_top.u_icache.rd_rdy
@22
[color] 3
TOP.cache_test_top.u_icache.rd_addr[31:0]
@1000200
-axi_rd
@800200
-axi_ret
@28
[color] 1
TOP.cache_test_top.u_icache.ret_valid
[color] 1
TOP.cache_test_top.u_icache.ret_last
@22
[color] 1
TOP.cache_test_top.u_icache.ret_data[31:0]
@1000200
-axi_ret
@800200
-recv_buffer
@22
TOP.cache_test_top.u_icache.receive_buffer[0][31:0]
TOP.cache_test_top.u_icache.receive_buffer[1][31:0]
TOP.cache_test_top.u_icache.receive_buffer[2][31:0]
@28
TOP.cache_test_top.u_icache.receive_buffer_cnt[1:0]
TOP.cache_test_top.u_icache.receive_finish
@1000200
-recv_buffer
@22
TOP.cache_test_top.u_icache.receive_result[127:0]
@28
TOP.cache_test_top.u_icache.receive_ret
@22
TOP.cache_test_top.u_icache.cache_idx[7:0]
@c00200
-tagv_sram
@28
[color] 2
TOP.cache_test_top.u_icache.tagv_ena[0]
[color] 2
TOP.cache_test_top.u_icache.tagv_wea[0]
@1401200
-tagv_sram
@c00200
-data_sram
@28
[color] 5
TOP.cache_test_top.u_icache.data_ena[0]
[color] 5
TOP.cache_test_top.u_icache.data_wea[0]
@1401200
-data_sram
@1000200
-icache
@c00200
-dcache
@22
TOP.cache_test_top.u_dcache.addr[31:0]
@28
TOP.cache_test_top.u_dcache.op
TOP.cache_test_top.u_dcache.ready
TOP.cache_test_top.u_dcache.rvalid
@22
TOP.cache_test_top.u_dcache.state[3:0]
@28
TOP.cache_test_top.u_dcache.valid
@22
TOP.cache_test_top.u_dcache.wdata[31:0]
TOP.cache_test_top.u_dcache.wr_addr[31:0]
@1401200
-dcache
@22
TOP.cache_test_top.u_axi_ram.mem_rd_result[31:0]
TOP.cache_test_top.u_axi_ram.s_axi_rdata[31:0]
TOP.cache_test_top.u_axi_ram.s_axi_wdata[31:0]
TOP.cache_test_top.u_axi_ram.write_addr_valid[13:0]
TOP.cache_test_top.u_axi_ram.read_addr_valid[13:0]
-axi_bridge
-inst
-inst_rd
@28
TOP.cache_test_top.u_axi.inst_rd_req
TOP.cache_test_top.u_axi.inst_rd_rdy
[color] 2
TOP.cache_test_top.u_axi.inst_rd_type[2:0]
@22
[color] 1
TOP.cache_test_top.u_axi.inst_rd_addr[31:0]
@1000200
-inst_rd
@800200
-inst_ret
@28
TOP.cache_test_top.u_axi.inst_ret_valid
TOP.cache_test_top.u_axi.inst_ret_last
@23
[color] 5
TOP.cache_test_top.u_axi.inst_ret_data[31:0]
@1000200
-inst_ret
-inst
@800200
-data
@c00200
-data_rd
@28
[color] 2
TOP.cache_test_top.u_axi.data_rd_req
[color] 2
TOP.cache_test_top.u_axi.data_rd_rdy
@22
[color] 1
TOP.cache_test_top.u_axi.data_rd_addr[31:0]
@28
TOP.cache_test_top.u_axi.data_rd_type[2:0]
@1401200
-data_rd
@c00200
-data_ret
@28
[color] 2
TOP.cache_test_top.u_axi.data_ret_valid
[color] 2
TOP.cache_test_top.u_axi.data_ret_last
@22
[color] 5
TOP.cache_test_top.u_axi.data_ret_data[31:0]
@1401200
-data_ret
@800200
-data_wr
@28
[color] 4
TOP.cache_test_top.u_axi.data_wr_req
[color] 4
TOP.cache_test_top.u_axi.data_wr_rdy
[color] 2
TOP.cache_test_top.u_axi.data_wr_type[2:0]
@22
[color] 2
TOP.cache_test_top.u_axi.data_wr_wstrb[3:0]
[color] 1
TOP.cache_test_top.u_axi.data_wr_addr[31:0]
[color] 5
TOP.cache_test_top.u_axi.data_wr_data[127:0]
@1000200
-data_wr
-data
@28
TOP.cache_test_top.u_axi.wr_s[2:0]
@22
TOP.cache_test_top.u_axi.wr_req_buf_len[7:0]
TOP.cache_test_top.u_axi.wr_req_buf_wstrb[3:0]
[color] 5
TOP.cache_test_top.u_axi.wr_req_buf_data[0][31:0]
[color] 5
TOP.cache_test_top.u_axi.wr_req_buf_data[1][31:0]
[color] 5
TOP.cache_test_top.u_axi.wr_req_buf_data[2][31:0]
[color] 5
TOP.cache_test_top.u_axi.wr_req_buf_data[3][31:0]
@800200
-axi
@c00200
-ar
@28
[color] 2
TOP.cache_test_top.u_axi.arvalid
[color] 2
TOP.cache_test_top.u_axi.arready
@22
[color] 3
TOP.cache_test_top.u_axi.arid[3:0]
[color] 3
TOP.cache_test_top.u_axi.arlen[7:0]
@28
[color] 3
TOP.cache_test_top.u_axi.arsize[2:0]
@22
[color] 1
TOP.cache_test_top.u_axi.araddr[31:0]
@1401200
-ar
@800200
-aw
@28
[color] 4
TOP.cache_test_top.u_axi.awvalid
[color] 4
TOP.cache_test_top.u_axi.awready
@22
[color] 3
TOP.cache_test_top.u_axi.awlen[7:0]
@28
[color] 3
TOP.cache_test_top.u_axi.awsize[2:0]
@22
[color] 1
TOP.cache_test_top.u_axi.awaddr[31:0]
@1000200
-aw
@800200
-w
@28
[color] 4
TOP.cache_test_top.u_axi.wvalid
[color] 4
TOP.cache_test_top.u_axi.wready
[color] 2
TOP.cache_test_top.u_axi.wlast
@22
[color] 5
TOP.cache_test_top.u_axi.wdata[31:0]
@1000200
-w
@800200
-b
@28
[color] 4
TOP.cache_test_top.u_axi.bready
[color] 4
TOP.cache_test_top.u_axi.bvalid
@22
[color] 3
TOP.cache_test_top.u_axi.bid[3:0]
@28
[color] 3
TOP.cache_test_top.u_axi.bresp[1:0]
@1000200
-b
-axi
-axi_bridge
[pattern_trace] 1
[pattern_trace] 0
