m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11e vcom 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 d/home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/simulation/questa
T_opt
Z3 !s110 1742970678
VdMT;KDobiXYA1a8jRU80_0
04 11 9 work vga_sync_tb testbench 1
=1-000ae431a4f1-67e39f36-c9588-9e0a
R1
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;2024.3;79
Evga_sync
Z4 w1742969408
Z5 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R2
Z8 8/home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync.vhd
Z9 F/home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync.vhd
l0
L7 1
VFI;hS=i@kMd_fjZOYzQVO0
!s100 _BJFn=g9N]h2UleKE1@F60
Z10 OL;C;2024.3;79
31
R3
!i10b 1
Z11 !s108 1742970678.000000
Z12 !s90 -reportprogress|300|-93|-work|work|/home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync.vhd|
Z13 !s107 /home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync.vhd|
!i113 0
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Aarch
R5
R6
R7
Z16 DEx4 work 8 vga_sync 0 22 FI;hS=i@kMd_fjZOYzQVO0
!i122 0
l41
L16 99
VC=2EE^f>1EaZfN?SFHamm0
!s100 aa?=9X1S:Kal6@gj?_jTh2
R10
31
R3
!i10b 1
R11
R12
R13
!i113 0
R14
R15
Evga_sync_tb
Z17 w1742970657
R5
R6
R7
!i122 1
R2
Z18 8/home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync_tb.vhd
Z19 F/home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync_tb.vhd
l0
L5 1
VVm^4MQAnzc42;DzbLzTgm0
!s100 QQeo8nUj?N_@3mS8oK6M`2
R10
31
R3
!i10b 1
R11
Z20 !s90 -reportprogress|300|-93|-work|work|/home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync_tb.vhd|
Z21 !s107 /home/muhammad-ahmed-qazi/Documents/GitHub/4-bit-VGA-Controller-on-FPGA/vga_sync_tb.vhd|
!i113 0
R14
R15
Atestbench
R16
R5
R6
R7
DEx4 work 11 vga_sync_tb 0 22 Vm^4MQAnzc42;DzbLzTgm0
!i122 1
l19
L8 53
VWH813b7Jj30]@cPo3njXo2
!s100 aXAVh8YVISLLY[]NkRfc32
R10
31
R3
!i10b 1
R11
R20
R21
!i113 0
R14
R15
