/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SW1__0__MASK 0x20u
#define SW1__0__PC CYREG_PRT12_PC5
#define SW1__0__PORT 12u
#define SW1__0__SHIFT 5u
#define SW1__AG CYREG_PRT12_AG
#define SW1__BIE CYREG_PRT12_BIE
#define SW1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW1__BYP CYREG_PRT12_BYP
#define SW1__DM0 CYREG_PRT12_DM0
#define SW1__DM1 CYREG_PRT12_DM1
#define SW1__DM2 CYREG_PRT12_DM2
#define SW1__DR CYREG_PRT12_DR
#define SW1__INP_DIS CYREG_PRT12_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW1__MASK 0x20u
#define SW1__PORT 12u
#define SW1__PRT CYREG_PRT12_PRT
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW1__PS CYREG_PRT12_PS
#define SW1__SHIFT 5u
#define SW1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW1__SLW CYREG_PRT12_SLW

/* SW2 */
#define SW2__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SW2__0__MASK 0x10u
#define SW2__0__PC CYREG_PRT12_PC4
#define SW2__0__PORT 12u
#define SW2__0__SHIFT 4u
#define SW2__AG CYREG_PRT12_AG
#define SW2__BIE CYREG_PRT12_BIE
#define SW2__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW2__BYP CYREG_PRT12_BYP
#define SW2__DM0 CYREG_PRT12_DM0
#define SW2__DM1 CYREG_PRT12_DM1
#define SW2__DM2 CYREG_PRT12_DM2
#define SW2__DR CYREG_PRT12_DR
#define SW2__INP_DIS CYREG_PRT12_INP_DIS
#define SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW2__MASK 0x10u
#define SW2__PORT 12u
#define SW2__PRT CYREG_PRT12_PRT
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW2__PS CYREG_PRT12_PS
#define SW2__SHIFT 4u
#define SW2__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW2__SLW CYREG_PRT12_SLW

/* SW3 */
#define SW3__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SW3__0__MASK 0x08u
#define SW3__0__PC CYREG_PRT12_PC3
#define SW3__0__PORT 12u
#define SW3__0__SHIFT 3u
#define SW3__AG CYREG_PRT12_AG
#define SW3__BIE CYREG_PRT12_BIE
#define SW3__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW3__BYP CYREG_PRT12_BYP
#define SW3__DM0 CYREG_PRT12_DM0
#define SW3__DM1 CYREG_PRT12_DM1
#define SW3__DM2 CYREG_PRT12_DM2
#define SW3__DR CYREG_PRT12_DR
#define SW3__INP_DIS CYREG_PRT12_INP_DIS
#define SW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW3__MASK 0x08u
#define SW3__PORT 12u
#define SW3__PRT CYREG_PRT12_PRT
#define SW3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW3__PS CYREG_PRT12_PS
#define SW3__SHIFT 3u
#define SW3__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW3__SLW CYREG_PRT12_SLW

/* SW4 */
#define SW4__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SW4__0__MASK 0x04u
#define SW4__0__PC CYREG_PRT12_PC2
#define SW4__0__PORT 12u
#define SW4__0__SHIFT 2u
#define SW4__AG CYREG_PRT12_AG
#define SW4__BIE CYREG_PRT12_BIE
#define SW4__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW4__BYP CYREG_PRT12_BYP
#define SW4__DM0 CYREG_PRT12_DM0
#define SW4__DM1 CYREG_PRT12_DM1
#define SW4__DM2 CYREG_PRT12_DM2
#define SW4__DR CYREG_PRT12_DR
#define SW4__INP_DIS CYREG_PRT12_INP_DIS
#define SW4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW4__MASK 0x04u
#define SW4__PORT 12u
#define SW4__PRT CYREG_PRT12_PRT
#define SW4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW4__PS CYREG_PRT12_PS
#define SW4__SHIFT 2u
#define SW4__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW4__SLW CYREG_PRT12_SLW

/* isr */
#define isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr__INTC_MASK 0x20000u
#define isr__INTC_NUMBER 17u
#define isr__INTC_PRIOR_NUM 7u
#define isr__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* COL1 */
#define COL1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define COL1__0__MASK 0x02u
#define COL1__0__PC CYREG_PRT3_PC1
#define COL1__0__PORT 3u
#define COL1__0__SHIFT 1u
#define COL1__AG CYREG_PRT3_AG
#define COL1__AMUX CYREG_PRT3_AMUX
#define COL1__BIE CYREG_PRT3_BIE
#define COL1__BIT_MASK CYREG_PRT3_BIT_MASK
#define COL1__BYP CYREG_PRT3_BYP
#define COL1__CTL CYREG_PRT3_CTL
#define COL1__DM0 CYREG_PRT3_DM0
#define COL1__DM1 CYREG_PRT3_DM1
#define COL1__DM2 CYREG_PRT3_DM2
#define COL1__DR CYREG_PRT3_DR
#define COL1__INP_DIS CYREG_PRT3_INP_DIS
#define COL1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COL1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COL1__LCD_EN CYREG_PRT3_LCD_EN
#define COL1__MASK 0x02u
#define COL1__PORT 3u
#define COL1__PRT CYREG_PRT3_PRT
#define COL1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COL1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COL1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COL1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COL1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COL1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COL1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COL1__PS CYREG_PRT3_PS
#define COL1__SHIFT 1u
#define COL1__SLW CYREG_PRT3_SLW

/* COL2 */
#define COL2__0__INTTYPE CYREG_PICU3_INTTYPE3
#define COL2__0__MASK 0x08u
#define COL2__0__PC CYREG_PRT3_PC3
#define COL2__0__PORT 3u
#define COL2__0__SHIFT 3u
#define COL2__AG CYREG_PRT3_AG
#define COL2__AMUX CYREG_PRT3_AMUX
#define COL2__BIE CYREG_PRT3_BIE
#define COL2__BIT_MASK CYREG_PRT3_BIT_MASK
#define COL2__BYP CYREG_PRT3_BYP
#define COL2__CTL CYREG_PRT3_CTL
#define COL2__DM0 CYREG_PRT3_DM0
#define COL2__DM1 CYREG_PRT3_DM1
#define COL2__DM2 CYREG_PRT3_DM2
#define COL2__DR CYREG_PRT3_DR
#define COL2__INP_DIS CYREG_PRT3_INP_DIS
#define COL2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COL2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COL2__LCD_EN CYREG_PRT3_LCD_EN
#define COL2__MASK 0x08u
#define COL2__PORT 3u
#define COL2__PRT CYREG_PRT3_PRT
#define COL2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COL2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COL2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COL2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COL2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COL2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COL2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COL2__PS CYREG_PRT3_PS
#define COL2__SHIFT 3u
#define COL2__SLW CYREG_PRT3_SLW

/* COL3 */
#define COL3__0__INTTYPE CYREG_PICU3_INTTYPE4
#define COL3__0__MASK 0x10u
#define COL3__0__PC CYREG_PRT3_PC4
#define COL3__0__PORT 3u
#define COL3__0__SHIFT 4u
#define COL3__AG CYREG_PRT3_AG
#define COL3__AMUX CYREG_PRT3_AMUX
#define COL3__BIE CYREG_PRT3_BIE
#define COL3__BIT_MASK CYREG_PRT3_BIT_MASK
#define COL3__BYP CYREG_PRT3_BYP
#define COL3__CTL CYREG_PRT3_CTL
#define COL3__DM0 CYREG_PRT3_DM0
#define COL3__DM1 CYREG_PRT3_DM1
#define COL3__DM2 CYREG_PRT3_DM2
#define COL3__DR CYREG_PRT3_DR
#define COL3__INP_DIS CYREG_PRT3_INP_DIS
#define COL3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COL3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COL3__LCD_EN CYREG_PRT3_LCD_EN
#define COL3__MASK 0x10u
#define COL3__PORT 3u
#define COL3__PRT CYREG_PRT3_PRT
#define COL3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COL3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COL3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COL3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COL3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COL3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COL3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COL3__PS CYREG_PRT3_PS
#define COL3__SHIFT 4u
#define COL3__SLW CYREG_PRT3_SLW

/* ROW0 */
#define ROW0__0__INTTYPE CYREG_PICU3_INTTYPE5
#define ROW0__0__MASK 0x20u
#define ROW0__0__PC CYREG_PRT3_PC5
#define ROW0__0__PORT 3u
#define ROW0__0__SHIFT 5u
#define ROW0__AG CYREG_PRT3_AG
#define ROW0__AMUX CYREG_PRT3_AMUX
#define ROW0__BIE CYREG_PRT3_BIE
#define ROW0__BIT_MASK CYREG_PRT3_BIT_MASK
#define ROW0__BYP CYREG_PRT3_BYP
#define ROW0__CTL CYREG_PRT3_CTL
#define ROW0__DM0 CYREG_PRT3_DM0
#define ROW0__DM1 CYREG_PRT3_DM1
#define ROW0__DM2 CYREG_PRT3_DM2
#define ROW0__DR CYREG_PRT3_DR
#define ROW0__INP_DIS CYREG_PRT3_INP_DIS
#define ROW0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ROW0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ROW0__LCD_EN CYREG_PRT3_LCD_EN
#define ROW0__MASK 0x20u
#define ROW0__PORT 3u
#define ROW0__PRT CYREG_PRT3_PRT
#define ROW0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ROW0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ROW0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ROW0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ROW0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ROW0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ROW0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ROW0__PS CYREG_PRT3_PS
#define ROW0__SHIFT 5u
#define ROW0__SLW CYREG_PRT3_SLW

/* ROW1 */
#define ROW1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define ROW1__0__MASK 0x40u
#define ROW1__0__PC CYREG_PRT3_PC6
#define ROW1__0__PORT 3u
#define ROW1__0__SHIFT 6u
#define ROW1__AG CYREG_PRT3_AG
#define ROW1__AMUX CYREG_PRT3_AMUX
#define ROW1__BIE CYREG_PRT3_BIE
#define ROW1__BIT_MASK CYREG_PRT3_BIT_MASK
#define ROW1__BYP CYREG_PRT3_BYP
#define ROW1__CTL CYREG_PRT3_CTL
#define ROW1__DM0 CYREG_PRT3_DM0
#define ROW1__DM1 CYREG_PRT3_DM1
#define ROW1__DM2 CYREG_PRT3_DM2
#define ROW1__DR CYREG_PRT3_DR
#define ROW1__INP_DIS CYREG_PRT3_INP_DIS
#define ROW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ROW1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ROW1__LCD_EN CYREG_PRT3_LCD_EN
#define ROW1__MASK 0x40u
#define ROW1__PORT 3u
#define ROW1__PRT CYREG_PRT3_PRT
#define ROW1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ROW1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ROW1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ROW1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ROW1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ROW1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ROW1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ROW1__PS CYREG_PRT3_PS
#define ROW1__SHIFT 6u
#define ROW1__SLW CYREG_PRT3_SLW

/* ROW2 */
#define ROW2__0__INTTYPE CYREG_PICU3_INTTYPE7
#define ROW2__0__MASK 0x80u
#define ROW2__0__PC CYREG_PRT3_PC7
#define ROW2__0__PORT 3u
#define ROW2__0__SHIFT 7u
#define ROW2__AG CYREG_PRT3_AG
#define ROW2__AMUX CYREG_PRT3_AMUX
#define ROW2__BIE CYREG_PRT3_BIE
#define ROW2__BIT_MASK CYREG_PRT3_BIT_MASK
#define ROW2__BYP CYREG_PRT3_BYP
#define ROW2__CTL CYREG_PRT3_CTL
#define ROW2__DM0 CYREG_PRT3_DM0
#define ROW2__DM1 CYREG_PRT3_DM1
#define ROW2__DM2 CYREG_PRT3_DM2
#define ROW2__DR CYREG_PRT3_DR
#define ROW2__INP_DIS CYREG_PRT3_INP_DIS
#define ROW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ROW2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ROW2__LCD_EN CYREG_PRT3_LCD_EN
#define ROW2__MASK 0x80u
#define ROW2__PORT 3u
#define ROW2__PRT CYREG_PRT3_PRT
#define ROW2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ROW2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ROW2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ROW2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ROW2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ROW2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ROW2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ROW2__PS CYREG_PRT3_PS
#define ROW2__SHIFT 7u
#define ROW2__SLW CYREG_PRT3_SLW

/* ROW3 */
#define ROW3__0__INTTYPE CYREG_PICU15_INTTYPE0
#define ROW3__0__MASK 0x01u
#define ROW3__0__PC CYREG_IO_PC_PRT15_PC0
#define ROW3__0__PORT 15u
#define ROW3__0__SHIFT 0u
#define ROW3__AG CYREG_PRT15_AG
#define ROW3__AMUX CYREG_PRT15_AMUX
#define ROW3__BIE CYREG_PRT15_BIE
#define ROW3__BIT_MASK CYREG_PRT15_BIT_MASK
#define ROW3__BYP CYREG_PRT15_BYP
#define ROW3__CTL CYREG_PRT15_CTL
#define ROW3__DM0 CYREG_PRT15_DM0
#define ROW3__DM1 CYREG_PRT15_DM1
#define ROW3__DM2 CYREG_PRT15_DM2
#define ROW3__DR CYREG_PRT15_DR
#define ROW3__INP_DIS CYREG_PRT15_INP_DIS
#define ROW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ROW3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ROW3__LCD_EN CYREG_PRT15_LCD_EN
#define ROW3__MASK 0x01u
#define ROW3__PORT 15u
#define ROW3__PRT CYREG_PRT15_PRT
#define ROW3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ROW3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ROW3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ROW3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ROW3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ROW3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ROW3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ROW3__PS CYREG_PRT15_PS
#define ROW3__SHIFT 0u
#define ROW3__SLW CYREG_PRT15_SLW

/* VDAC */
#define VDAC_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC_viDAC8__D CYREG_DAC0_D
#define VDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC_viDAC8__PM_ACT_MSK 0x01u
#define VDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC_viDAC8__PM_STBY_MSK 0x01u
#define VDAC_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC_viDAC8__TR CYREG_DAC0_TR
#define VDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC_viDAC8__TST CYREG_DAC0_TST

/* Led_1 */
#define Led_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Led_1__0__MASK 0x01u
#define Led_1__0__PC CYREG_PRT0_PC0
#define Led_1__0__PORT 0u
#define Led_1__0__SHIFT 0u
#define Led_1__AG CYREG_PRT0_AG
#define Led_1__AMUX CYREG_PRT0_AMUX
#define Led_1__BIE CYREG_PRT0_BIE
#define Led_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Led_1__BYP CYREG_PRT0_BYP
#define Led_1__CTL CYREG_PRT0_CTL
#define Led_1__DM0 CYREG_PRT0_DM0
#define Led_1__DM1 CYREG_PRT0_DM1
#define Led_1__DM2 CYREG_PRT0_DM2
#define Led_1__DR CYREG_PRT0_DR
#define Led_1__INP_DIS CYREG_PRT0_INP_DIS
#define Led_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Led_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Led_1__LCD_EN CYREG_PRT0_LCD_EN
#define Led_1__MASK 0x01u
#define Led_1__PORT 0u
#define Led_1__PRT CYREG_PRT0_PRT
#define Led_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Led_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Led_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Led_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Led_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Led_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Led_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Led_1__PS CYREG_PRT0_PS
#define Led_1__SHIFT 0u
#define Led_1__SLW CYREG_PRT0_SLW

/* Led_2 */
#define Led_2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Led_2__0__MASK 0x02u
#define Led_2__0__PC CYREG_PRT0_PC1
#define Led_2__0__PORT 0u
#define Led_2__0__SHIFT 1u
#define Led_2__AG CYREG_PRT0_AG
#define Led_2__AMUX CYREG_PRT0_AMUX
#define Led_2__BIE CYREG_PRT0_BIE
#define Led_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Led_2__BYP CYREG_PRT0_BYP
#define Led_2__CTL CYREG_PRT0_CTL
#define Led_2__DM0 CYREG_PRT0_DM0
#define Led_2__DM1 CYREG_PRT0_DM1
#define Led_2__DM2 CYREG_PRT0_DM2
#define Led_2__DR CYREG_PRT0_DR
#define Led_2__INP_DIS CYREG_PRT0_INP_DIS
#define Led_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Led_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Led_2__LCD_EN CYREG_PRT0_LCD_EN
#define Led_2__MASK 0x02u
#define Led_2__PORT 0u
#define Led_2__PRT CYREG_PRT0_PRT
#define Led_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Led_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Led_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Led_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Led_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Led_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Led_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Led_2__PS CYREG_PRT0_PS
#define Led_2__SHIFT 1u
#define Led_2__SLW CYREG_PRT0_SLW

/* Led_3 */
#define Led_3__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Led_3__0__MASK 0x20u
#define Led_3__0__PC CYREG_PRT0_PC5
#define Led_3__0__PORT 0u
#define Led_3__0__SHIFT 5u
#define Led_3__AG CYREG_PRT0_AG
#define Led_3__AMUX CYREG_PRT0_AMUX
#define Led_3__BIE CYREG_PRT0_BIE
#define Led_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Led_3__BYP CYREG_PRT0_BYP
#define Led_3__CTL CYREG_PRT0_CTL
#define Led_3__DM0 CYREG_PRT0_DM0
#define Led_3__DM1 CYREG_PRT0_DM1
#define Led_3__DM2 CYREG_PRT0_DM2
#define Led_3__DR CYREG_PRT0_DR
#define Led_3__INP_DIS CYREG_PRT0_INP_DIS
#define Led_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Led_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Led_3__LCD_EN CYREG_PRT0_LCD_EN
#define Led_3__MASK 0x20u
#define Led_3__PORT 0u
#define Led_3__PRT CYREG_PRT0_PRT
#define Led_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Led_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Led_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Led_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Led_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Led_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Led_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Led_3__PS CYREG_PRT0_PS
#define Led_3__SHIFT 5u
#define Led_3__SLW CYREG_PRT0_SLW

/* Led_4 */
#define Led_4__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Led_4__0__MASK 0x40u
#define Led_4__0__PC CYREG_PRT0_PC6
#define Led_4__0__PORT 0u
#define Led_4__0__SHIFT 6u
#define Led_4__AG CYREG_PRT0_AG
#define Led_4__AMUX CYREG_PRT0_AMUX
#define Led_4__BIE CYREG_PRT0_BIE
#define Led_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Led_4__BYP CYREG_PRT0_BYP
#define Led_4__CTL CYREG_PRT0_CTL
#define Led_4__DM0 CYREG_PRT0_DM0
#define Led_4__DM1 CYREG_PRT0_DM1
#define Led_4__DM2 CYREG_PRT0_DM2
#define Led_4__DR CYREG_PRT0_DR
#define Led_4__INP_DIS CYREG_PRT0_INP_DIS
#define Led_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Led_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Led_4__LCD_EN CYREG_PRT0_LCD_EN
#define Led_4__MASK 0x40u
#define Led_4__PORT 0u
#define Led_4__PRT CYREG_PRT0_PRT
#define Led_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Led_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Led_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Led_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Led_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Led_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Led_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Led_4__PS CYREG_PRT0_PS
#define Led_4__SHIFT 6u
#define Led_4__SLW CYREG_PRT0_SLW

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR1_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR1_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x02u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x02u
#define Timer_1_TimerHW__RT0 CYREG_TMR1_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR1_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR1_SR0

/* Timer_2 */
#define Timer_2_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_2_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_2_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_2_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_2_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_2_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_2_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_2_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_2_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_2_TimerHW__PM_ACT_MSK 0x04u
#define Timer_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_2_TimerHW__PM_STBY_MSK 0x04u
#define Timer_2_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_2_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_2_TimerHW__SR0 CYREG_TMR2_SR0

/* Timer_TimerHW */
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Analog_Output_Pin */
#define Analog_Output_Pin__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Analog_Output_Pin__0__MASK 0x20u
#define Analog_Output_Pin__0__PC CYREG_IO_PC_PRT15_PC5
#define Analog_Output_Pin__0__PORT 15u
#define Analog_Output_Pin__0__SHIFT 5u
#define Analog_Output_Pin__AG CYREG_PRT15_AG
#define Analog_Output_Pin__AMUX CYREG_PRT15_AMUX
#define Analog_Output_Pin__BIE CYREG_PRT15_BIE
#define Analog_Output_Pin__BIT_MASK CYREG_PRT15_BIT_MASK
#define Analog_Output_Pin__BYP CYREG_PRT15_BYP
#define Analog_Output_Pin__CTL CYREG_PRT15_CTL
#define Analog_Output_Pin__DM0 CYREG_PRT15_DM0
#define Analog_Output_Pin__DM1 CYREG_PRT15_DM1
#define Analog_Output_Pin__DM2 CYREG_PRT15_DM2
#define Analog_Output_Pin__DR CYREG_PRT15_DR
#define Analog_Output_Pin__INP_DIS CYREG_PRT15_INP_DIS
#define Analog_Output_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Analog_Output_Pin__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Analog_Output_Pin__LCD_EN CYREG_PRT15_LCD_EN
#define Analog_Output_Pin__MASK 0x20u
#define Analog_Output_Pin__PORT 15u
#define Analog_Output_Pin__PRT CYREG_PRT15_PRT
#define Analog_Output_Pin__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Analog_Output_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Analog_Output_Pin__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Analog_Output_Pin__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Analog_Output_Pin__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Analog_Output_Pin__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Analog_Output_Pin__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Analog_Output_Pin__PS CYREG_PRT15_PS
#define Analog_Output_Pin__SHIFT 5u
#define Analog_Output_Pin__SLW CYREG_PRT15_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Project_Final"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
