xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_12,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
address_display.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/bce8/address_display.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_address_display_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_address_display_0_0/sim/design_1_address_display_0_0.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
KWTA_mini4_theta_bkb.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/175f/hdl/verilog/KWTA_mini4_theta_bkb.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
KWTA_mini4_theta_cud.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/175f/hdl/verilog/KWTA_mini4_theta_cud.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
KWTA_mini4_theta.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/175f/hdl/verilog/KWTA_mini4_theta.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_KWTA_mini4_theta_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_KWTA_mini4_theta_0_0/sim/design_1_KWTA_mini4_theta_0_0.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
checkKWTA_mini4_rbkb.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/a143/hdl/verilog/checkKWTA_mini4_rbkb.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
checkKWTA_mini4_rcud.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/a143/hdl/verilog/checkKWTA_mini4_rcud.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
HLS_free_1_s.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/a143/hdl/verilog/HLS_free_1_s.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
HLS_malloc_1_s.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/a143/hdl/verilog/HLS_malloc_1_s.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
checkKWTA_mini4.v,verilog,xil_defaultlib,../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/a143/hdl/verilog/checkKWTA_mini4.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_checkKWTA_mini4_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_checkKWTA_mini4_0_0/sim/design_1_checkKWTA_mini4_0_0.v,incdir="$ref_dir/../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../test_KWTA_mini4.srcs/sources_1/bd/design_1/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
