
TestExpendeur.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000003e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000374  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000041  00800100  00800100  000003e8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003e8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000418  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  00000458  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000a7b  00000000  00000000  00000580  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004f6  00000000  00000000  00000ffb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000789  00000000  00000000  000014f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000204  00000000  00000000  00001c7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000034e  00000000  00000000  00001e80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000576  00000000  00000000  000021ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c8  00000000  00000000  00002744  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
   2:	00 00       	nop
   4:	53 c0       	rjmp	.+166    	; 0xac <__bad_interrupt>
   6:	00 00       	nop
   8:	51 c0       	rjmp	.+162    	; 0xac <__bad_interrupt>
   a:	00 00       	nop
   c:	4f c0       	rjmp	.+158    	; 0xac <__bad_interrupt>
   e:	00 00       	nop
  10:	4d c0       	rjmp	.+154    	; 0xac <__bad_interrupt>
  12:	00 00       	nop
  14:	4b c0       	rjmp	.+150    	; 0xac <__bad_interrupt>
  16:	00 00       	nop
  18:	49 c0       	rjmp	.+146    	; 0xac <__bad_interrupt>
  1a:	00 00       	nop
  1c:	47 c0       	rjmp	.+142    	; 0xac <__bad_interrupt>
  1e:	00 00       	nop
  20:	45 c0       	rjmp	.+138    	; 0xac <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__vector_9>
  26:	00 00       	nop
  28:	41 c0       	rjmp	.+130    	; 0xac <__bad_interrupt>
  2a:	00 00       	nop
  2c:	3f c0       	rjmp	.+126    	; 0xac <__bad_interrupt>
  2e:	00 00       	nop
  30:	3d c0       	rjmp	.+122    	; 0xac <__bad_interrupt>
  32:	00 00       	nop
  34:	3b c0       	rjmp	.+118    	; 0xac <__bad_interrupt>
  36:	00 00       	nop
  38:	39 c0       	rjmp	.+114    	; 0xac <__bad_interrupt>
  3a:	00 00       	nop
  3c:	37 c0       	rjmp	.+110    	; 0xac <__bad_interrupt>
  3e:	00 00       	nop
  40:	35 c0       	rjmp	.+106    	; 0xac <__bad_interrupt>
  42:	00 00       	nop
  44:	33 c0       	rjmp	.+102    	; 0xac <__bad_interrupt>
  46:	00 00       	nop
  48:	31 c0       	rjmp	.+98     	; 0xac <__bad_interrupt>
  4a:	00 00       	nop
  4c:	2f c0       	rjmp	.+94     	; 0xac <__bad_interrupt>
  4e:	00 00       	nop
  50:	2d c0       	rjmp	.+90     	; 0xac <__bad_interrupt>
  52:	00 00       	nop
  54:	2b c0       	rjmp	.+86     	; 0xac <__bad_interrupt>
  56:	00 00       	nop
  58:	29 c0       	rjmp	.+82     	; 0xac <__bad_interrupt>
  5a:	00 00       	nop
  5c:	27 c0       	rjmp	.+78     	; 0xac <__bad_interrupt>
  5e:	00 00       	nop
  60:	25 c0       	rjmp	.+74     	; 0xac <__bad_interrupt>
  62:	00 00       	nop
  64:	23 c0       	rjmp	.+70     	; 0xac <__bad_interrupt>
  66:	00 00       	nop
  68:	21 c0       	rjmp	.+66     	; 0xac <__bad_interrupt>
  6a:	00 00       	nop
  6c:	1f c0       	rjmp	.+62     	; 0xac <__bad_interrupt>
  6e:	00 00       	nop
  70:	1d c0       	rjmp	.+58     	; 0xac <__bad_interrupt>
  72:	00 00       	nop
  74:	1b c0       	rjmp	.+54     	; 0xac <__bad_interrupt>
  76:	00 00       	nop
  78:	19 c0       	rjmp	.+50     	; 0xac <__bad_interrupt>
  7a:	00 00       	nop
  7c:	17 c0       	rjmp	.+46     	; 0xac <__bad_interrupt>
  7e:	00 00       	nop
  80:	15 c0       	rjmp	.+42     	; 0xac <__bad_interrupt>
  82:	00 00       	nop
  84:	13 c0       	rjmp	.+38     	; 0xac <__bad_interrupt>
  86:	00 00       	nop
  88:	11 c0       	rjmp	.+34     	; 0xac <__bad_interrupt>
	...

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e4       	ldi	r29, 0x40	; 64
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_clear_bss>:
  98:	21 e0       	ldi	r18, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	01 c0       	rjmp	.+2      	; 0xa2 <.do_clear_bss_start>

000000a0 <.do_clear_bss_loop>:
  a0:	1d 92       	st	X+, r1

000000a2 <.do_clear_bss_start>:
  a2:	a1 34       	cpi	r26, 0x41	; 65
  a4:	b2 07       	cpc	r27, r18
  a6:	e1 f7       	brne	.-8      	; 0xa0 <.do_clear_bss_loop>
  a8:	f6 d0       	rcall	.+492    	; 0x296 <main>
  aa:	62 c1       	rjmp	.+708    	; 0x370 <_exit>

000000ac <__bad_interrupt>:
  ac:	a9 cf       	rjmp	.-174    	; 0x0 <__vectors>

000000ae <Callbacks_Init>:
	
	
	
	while (1)
	{
		for (idx = 0; idx < MAX; idx++)
  ae:	e0 e0       	ldi	r30, 0x00	; 0
  b0:	f1 e0       	ldi	r31, 0x01	; 1
  b2:	a5 e1       	ldi	r26, 0x15	; 21
  b4:	b1 e0       	ldi	r27, 0x01	; 1
  b6:	84 e1       	ldi	r24, 0x14	; 20
  b8:	91 e0       	ldi	r25, 0x01	; 1
  ba:	11 92       	st	Z+, r1
  bc:	11 92       	st	Z+, r1
  be:	1d 92       	st	X+, r1
  c0:	1d 92       	st	X+, r1
  c2:	e8 17       	cp	r30, r24
  c4:	f9 07       	cpc	r31, r25
  c6:	c9 f7       	brne	.-14     	; 0xba <Callbacks_Init+0xc>
  c8:	08 95       	ret

000000ca <CallBacks_Reccord_Timer>:
  ca:	20 91 00 01 	lds	r18, 0x0100
  ce:	30 91 01 01 	lds	r19, 0x0101
  d2:	23 2b       	or	r18, r19
  d4:	71 f0       	breq	.+28     	; 0xf2 <CallBacks_Reccord_Timer+0x28>
  d6:	e2 e0       	ldi	r30, 0x02	; 2
  d8:	f1 e0       	ldi	r31, 0x01	; 1
  da:	20 e0       	ldi	r18, 0x00	; 0
  dc:	30 e0       	ldi	r19, 0x00	; 0
  de:	2f 5f       	subi	r18, 0xFF	; 255
  e0:	3f 4f       	sbci	r19, 0xFF	; 255
  e2:	41 91       	ld	r20, Z+
  e4:	51 91       	ld	r21, Z+
  e6:	45 2b       	or	r20, r21
  e8:	d1 f7       	brne	.-12     	; 0xde <CallBacks_Reccord_Timer+0x14>
  ea:	2a 30       	cpi	r18, 0x0A	; 10
  ec:	31 05       	cpc	r19, r1
  ee:	18 f0       	brcs	.+6      	; 0xf6 <CallBacks_Reccord_Timer+0x2c>
  f0:	16 c0       	rjmp	.+44     	; 0x11e <CallBacks_Reccord_Timer+0x54>
  f2:	20 e0       	ldi	r18, 0x00	; 0
  f4:	30 e0       	ldi	r19, 0x00	; 0
  f6:	a9 01       	movw	r20, r18
  f8:	44 0f       	add	r20, r20
  fa:	55 1f       	adc	r21, r21
  fc:	fa 01       	movw	r30, r20
  fe:	e0 50       	subi	r30, 0x00	; 0
 100:	ff 4f       	sbci	r31, 0xFF	; 255
 102:	91 83       	std	Z+1, r25	; 0x01
 104:	80 83       	st	Z, r24
 106:	fa 01       	movw	r30, r20
 108:	eb 5e       	subi	r30, 0xEB	; 235
 10a:	fe 4f       	sbci	r31, 0xFE	; 254
 10c:	71 83       	std	Z+1, r23	; 0x01
 10e:	60 83       	st	Z, r22
 110:	fa 01       	movw	r30, r20
 112:	e7 5d       	subi	r30, 0xD7	; 215
 114:	fe 4f       	sbci	r31, 0xFE	; 254
 116:	11 82       	std	Z+1, r1	; 0x01
 118:	10 82       	st	Z, r1
 11a:	82 2f       	mov	r24, r18
 11c:	08 95       	ret
 11e:	8f ef       	ldi	r24, 0xFF	; 255
 120:	08 95       	ret

00000122 <__vector_9>:
//  ROUTINE INTERRUPTIONS
//****************************************

//Timer2
ISR(TIMER2_COMPA_vect)
{
 122:	1f 92       	push	r1
 124:	0f 92       	push	r0
 126:	0f b6       	in	r0, 0x3f	; 63
 128:	0f 92       	push	r0
 12a:	11 24       	eor	r1, r1
 12c:	0b b6       	in	r0, 0x3b	; 59
 12e:	0f 92       	push	r0
 130:	2f 93       	push	r18
 132:	3f 93       	push	r19
 134:	8f 93       	push	r24
 136:	9f 93       	push	r25
 138:	ef 93       	push	r30
 13a:	ff 93       	push	r31
 13c:	80 e0       	ldi	r24, 0x00	; 0
 13e:	90 e0       	ldi	r25, 0x00	; 0
	//tbiBF(PORTB,PORTB0);
 	for (tmp_int = 0; tmp_int < MAX; tmp_int ++)
 		TICK_CB[tmp_int]++;
 140:	fc 01       	movw	r30, r24
 142:	ee 0f       	add	r30, r30
 144:	ff 1f       	adc	r31, r31
 146:	e7 5d       	subi	r30, 0xD7	; 215
 148:	fe 4f       	sbci	r31, 0xFE	; 254
 14a:	20 81       	ld	r18, Z
 14c:	31 81       	ldd	r19, Z+1	; 0x01
 14e:	2f 5f       	subi	r18, 0xFF	; 255
 150:	3f 4f       	sbci	r19, 0xFF	; 255
 152:	31 83       	std	Z+1, r19	; 0x01
 154:	20 83       	st	Z, r18
 156:	01 96       	adiw	r24, 0x01	; 1

//Timer2
ISR(TIMER2_COMPA_vect)
{
	//tbiBF(PORTB,PORTB0);
 	for (tmp_int = 0; tmp_int < MAX; tmp_int ++)
 158:	8a 30       	cpi	r24, 0x0A	; 10
 15a:	91 05       	cpc	r25, r1
 15c:	89 f7       	brne	.-30     	; 0x140 <__vector_9+0x1e>
 15e:	8a e0       	ldi	r24, 0x0A	; 10
 160:	80 93 14 01 	sts	0x0114, r24
 		TICK_CB[tmp_int]++;
}
 164:	ff 91       	pop	r31
 166:	ef 91       	pop	r30
 168:	9f 91       	pop	r25
 16a:	8f 91       	pop	r24
 16c:	3f 91       	pop	r19
 16e:	2f 91       	pop	r18
 170:	0f 90       	pop	r0
 172:	0b be       	out	0x3b, r0	; 59
 174:	0f 90       	pop	r0
 176:	0f be       	out	0x3f, r0	; 63
 178:	0f 90       	pop	r0
 17a:	1f 90       	pop	r1
 17c:	18 95       	reti

0000017e <ExpenderSetA>:
	SPI_MasterTransmit(PORT);
	//Bit
	data = SPI_MasterTransmit(0b00000000);
	sbiBF(PORTCSEXPENDER,BITCSEXPENDER);
	return data;
}
 17e:	66 23       	and	r22, r22
 180:	79 f0       	breq	.+30     	; 0x1a0 <ExpenderSetA+0x22>
 182:	21 e0       	ldi	r18, 0x01	; 1
 184:	30 e0       	ldi	r19, 0x00	; 0
 186:	a9 01       	movw	r20, r18
 188:	02 c0       	rjmp	.+4      	; 0x18e <ExpenderSetA+0x10>
 18a:	44 0f       	add	r20, r20
 18c:	55 1f       	adc	r21, r21
 18e:	8a 95       	dec	r24
 190:	e2 f7       	brpl	.-8      	; 0x18a <ExpenderSetA+0xc>
 192:	ca 01       	movw	r24, r20
 194:	90 91 3d 01 	lds	r25, 0x013D
 198:	89 2b       	or	r24, r25
 19a:	80 93 3d 01 	sts	0x013D, r24
 19e:	0f c0       	rjmp	.+30     	; 0x1be <ExpenderSetA+0x40>
 1a0:	21 e0       	ldi	r18, 0x01	; 1
 1a2:	30 e0       	ldi	r19, 0x00	; 0
 1a4:	a9 01       	movw	r20, r18
 1a6:	02 c0       	rjmp	.+4      	; 0x1ac <ExpenderSetA+0x2e>
 1a8:	44 0f       	add	r20, r20
 1aa:	55 1f       	adc	r21, r21
 1ac:	8a 95       	dec	r24
 1ae:	e2 f7       	brpl	.-8      	; 0x1a8 <ExpenderSetA+0x2a>
 1b0:	ca 01       	movw	r24, r20
 1b2:	80 95       	com	r24
 1b4:	90 91 3d 01 	lds	r25, 0x013D
 1b8:	89 23       	and	r24, r25
 1ba:	80 93 3d 01 	sts	0x013D, r24
 1be:	2c 98       	cbi	0x05, 4	; 5
 1c0:	80 e4       	ldi	r24, 0x40	; 64
 1c2:	96 d0       	rcall	.+300    	; 0x2f0 <SPI_MasterTransmit>
 1c4:	82 e1       	ldi	r24, 0x12	; 18
 1c6:	94 d0       	rcall	.+296    	; 0x2f0 <SPI_MasterTransmit>
 1c8:	80 91 3d 01 	lds	r24, 0x013D
 1cc:	91 d0       	rcall	.+290    	; 0x2f0 <SPI_MasterTransmit>
 1ce:	2c 9a       	sbi	0x05, 4	; 5
 1d0:	08 95       	ret

000001d2 <ExpenderSetB>:
 1d2:	66 23       	and	r22, r22
 1d4:	79 f0       	breq	.+30     	; 0x1f4 <ExpenderSetB+0x22>
 1d6:	21 e0       	ldi	r18, 0x01	; 1
 1d8:	30 e0       	ldi	r19, 0x00	; 0
 1da:	a9 01       	movw	r20, r18
 1dc:	02 c0       	rjmp	.+4      	; 0x1e2 <ExpenderSetB+0x10>
 1de:	44 0f       	add	r20, r20
 1e0:	55 1f       	adc	r21, r21
 1e2:	8a 95       	dec	r24
 1e4:	e2 f7       	brpl	.-8      	; 0x1de <ExpenderSetB+0xc>
 1e6:	ca 01       	movw	r24, r20
 1e8:	90 91 3e 01 	lds	r25, 0x013E
 1ec:	89 2b       	or	r24, r25
 1ee:	80 93 3e 01 	sts	0x013E, r24
 1f2:	0f c0       	rjmp	.+30     	; 0x212 <ExpenderSetB+0x40>
 1f4:	21 e0       	ldi	r18, 0x01	; 1
 1f6:	30 e0       	ldi	r19, 0x00	; 0
 1f8:	a9 01       	movw	r20, r18
 1fa:	02 c0       	rjmp	.+4      	; 0x200 <ExpenderSetB+0x2e>
 1fc:	44 0f       	add	r20, r20
 1fe:	55 1f       	adc	r21, r21
 200:	8a 95       	dec	r24
 202:	e2 f7       	brpl	.-8      	; 0x1fc <ExpenderSetB+0x2a>
 204:	ca 01       	movw	r24, r20
 206:	80 95       	com	r24
 208:	90 91 3e 01 	lds	r25, 0x013E
 20c:	89 23       	and	r24, r25
 20e:	80 93 3e 01 	sts	0x013E, r24
 212:	2c 98       	cbi	0x05, 4	; 5
 214:	80 e4       	ldi	r24, 0x40	; 64
 216:	6c d0       	rcall	.+216    	; 0x2f0 <SPI_MasterTransmit>
 218:	83 e1       	ldi	r24, 0x13	; 19
 21a:	6a d0       	rcall	.+212    	; 0x2f0 <SPI_MasterTransmit>
 21c:	80 91 3e 01 	lds	r24, 0x013E
 220:	67 d0       	rcall	.+206    	; 0x2f0 <SPI_MasterTransmit>
 222:	2c 9a       	sbi	0x05, 4	; 5
 224:	08 95       	ret

00000226 <ExpenderSetPort>:
 226:	cf 93       	push	r28
 228:	df 93       	push	r29
 22a:	d8 2f       	mov	r29, r24
 22c:	c6 2f       	mov	r28, r22
 22e:	2c 98       	cbi	0x05, 4	; 5
 230:	80 e4       	ldi	r24, 0x40	; 64
 232:	5e d0       	rcall	.+188    	; 0x2f0 <SPI_MasterTransmit>
 234:	8d 2f       	mov	r24, r29
 236:	5c d0       	rcall	.+184    	; 0x2f0 <SPI_MasterTransmit>
 238:	8c 2f       	mov	r24, r28
 23a:	5a d0       	rcall	.+180    	; 0x2f0 <SPI_MasterTransmit>
 23c:	2c 9a       	sbi	0x05, 4	; 5
 23e:	df 91       	pop	r29
 240:	cf 91       	pop	r28
 242:	08 95       	ret

00000244 <ExpenderInit>:

void ExpenderInit ()
{
	expPortA = 0b00000000;
 244:	10 92 3d 01 	sts	0x013D, r1
	expPortB = 0b00000000;
 248:	10 92 3e 01 	sts	0x013E, r1
	ExpenderSetPort('\x0A',0b00001000);		//HAEN = 1, prend en compte A0,A1,A2
 24c:	68 e0       	ldi	r22, 0x08	; 8
 24e:	8a e0       	ldi	r24, 0x0A	; 10
 250:	ea df       	rcall	.-44     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x0A',0b00001000);		//HAEN = 1, prend en compte A0,A1,A2
 252:	68 e0       	ldi	r22, 0x08	; 8
 254:	8a e0       	ldi	r24, 0x0A	; 10
 256:	e7 df       	rcall	.-50     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x04',0b00000000);		//pas d'interruptions
 258:	60 e0       	ldi	r22, 0x00	; 0
 25a:	84 e0       	ldi	r24, 0x04	; 4
 25c:	e4 df       	rcall	.-56     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x05',0b00000000);		//pas d'interruptions
 25e:	60 e0       	ldi	r22, 0x00	; 0
 260:	85 e0       	ldi	r24, 0x05	; 5
 262:	e1 df       	rcall	.-62     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x0C',0b00000000);		//Pas de Pull-Up sur le Port A
 264:	60 e0       	ldi	r22, 0x00	; 0
 266:	8c e0       	ldi	r24, 0x0C	; 12
 268:	de df       	rcall	.-68     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x0D',0b00000000);		//Pas de Pull-Up sur le Port B
 26a:	60 e0       	ldi	r22, 0x00	; 0
 26c:	8d e0       	ldi	r24, 0x0D	; 13
 26e:	db df       	rcall	.-74     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x00',0b00000000);		//Port A en Output
 270:	60 e0       	ldi	r22, 0x00	; 0
 272:	80 e0       	ldi	r24, 0x00	; 0
 274:	d8 df       	rcall	.-80     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x01',0b00000000);		//Port B en Output
 276:	60 e0       	ldi	r22, 0x00	; 0
 278:	81 e0       	ldi	r24, 0x01	; 1
 27a:	d5 df       	rcall	.-86     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x12',0b00000000);		//Port A set a 0
 27c:	60 e0       	ldi	r22, 0x00	; 0
 27e:	82 e1       	ldi	r24, 0x12	; 18
 280:	d2 df       	rcall	.-92     	; 0x226 <ExpenderSetPort>
	ExpenderSetPort('\x13',0b00000000);		//Port B set a 0
 282:	60 e0       	ldi	r22, 0x00	; 0
 284:	83 e1       	ldi	r24, 0x13	; 19
 286:	cf cf       	rjmp	.-98     	; 0x226 <ExpenderSetPort>
 288:	08 95       	ret

0000028a <Test>:
    }
}

void Test (void)
{
	counter ++;
 28a:	80 91 40 01 	lds	r24, 0x0140
 28e:	8f 5f       	subi	r24, 0xFF	; 255
 290:	80 93 40 01 	sts	0x0140, r24
 294:	08 95       	ret

00000296 <main>:

//Adresse MCP23S17	0100 000

int main(void)
{
	sbiBF(DDRB,DDB0);
 296:	20 9a       	sbi	0x04, 0	; 4
	sbiBF(PORTB,PORTB0);
 298:	28 9a       	sbi	0x05, 0	; 5
	sbiBF(DDRB,DDB4);
 29a:	24 9a       	sbi	0x04, 4	; 4
	sbiBF(PORTB,PORTB4);
 29c:	2c 9a       	sbi	0x05, 4	; 5
	sbiBF(DDRD,DDD5);
 29e:	55 9a       	sbi	0x0a, 5	; 10
	sbiBF(PORTD,PORTD5);
 2a0:	5d 9a       	sbi	0x0b, 5	; 11
	Callbacks_Init();
 2a2:	05 df       	rcall	.-502    	; 0xae <Callbacks_Init>
	SPI_MasterInit();
 2a4:	20 d0       	rcall	.+64     	; 0x2e6 <SPI_MasterInit>
	USART_INIT_9600_RX_INT();
 2a6:	45 d0       	rcall	.+138    	; 0x332 <USART_INIT_9600_RX_INT>
	TIMER2_Init_1ms();
 2a8:	29 d0       	rcall	.+82     	; 0x2fc <TIMER2_Init_1ms>
	ExpenderInit();
 2aa:	cc df       	rcall	.-104    	; 0x244 <ExpenderInit>
	sei();
 2ac:	78 94       	sei
	char i;
	i = 0b00000000;
	i |= (1<< 2);
	Usart_Tx1(i);
 2ae:	84 e0       	ldi	r24, 0x04	; 4
 2b0:	38 d0       	rcall	.+112    	; 0x322 <Usart_Tx1>
	ExpenderSetA(GPA5,1);
 2b2:	61 e0       	ldi	r22, 0x01	; 1
 2b4:	85 e0       	ldi	r24, 0x05	; 5
 2b6:	63 df       	rcall	.-314    	; 0x17e <ExpenderSetA>
	ExpenderSetA(GPA6,1);
 2b8:	61 e0       	ldi	r22, 0x01	; 1
 2ba:	86 e0       	ldi	r24, 0x06	; 6
 2bc:	60 df       	rcall	.-320    	; 0x17e <ExpenderSetA>
	ExpenderSetA(GPA5,0);
 2be:	60 e0       	ldi	r22, 0x00	; 0
 2c0:	85 e0       	ldi	r24, 0x05	; 5
 2c2:	5d df       	rcall	.-326    	; 0x17e <ExpenderSetA>
	ExpenderSetA(GPA6,0);
 2c4:	60 e0       	ldi	r22, 0x00	; 0
 2c6:	86 e0       	ldi	r24, 0x06	; 6
 2c8:	5a df       	rcall	.-332    	; 0x17e <ExpenderSetA>
	ExpenderSetB(GPB0,1);
 2ca:	61 e0       	ldi	r22, 0x01	; 1
 2cc:	80 e0       	ldi	r24, 0x00	; 0
 2ce:	81 df       	rcall	.-254    	; 0x1d2 <ExpenderSetB>
	ExpenderSetB(5,1);
 2d0:	61 e0       	ldi	r22, 0x01	; 1
 2d2:	85 e0       	ldi	r24, 0x05	; 5
 2d4:	7e df       	rcall	.-260    	; 0x1d2 <ExpenderSetB>
    /* Replace with your application code */
	CB_TEST = CallBacks_Reccord_Timer(Test,5000);
 2d6:	68 e8       	ldi	r22, 0x88	; 136
 2d8:	73 e1       	ldi	r23, 0x13	; 19
 2da:	85 e4       	ldi	r24, 0x45	; 69
 2dc:	91 e0       	ldi	r25, 0x01	; 1
 2de:	f5 de       	rcall	.-534    	; 0xca <CallBacks_Reccord_Timer>
 2e0:	80 93 3f 01 	sts	0x013F, r24
    while (1)
    {
		//CallBacks_Start();
		
    }
 2e4:	ff cf       	rjmp	.-2      	; 0x2e4 <main+0x4e>

000002e6 <SPI_MasterInit>:
#include "SPI.h"

void SPI_MasterInit(void)
{
	/* Set MOSI and SCK output, all others input */
	sbiBF(DDRB,DDB5);
 2e6:	25 9a       	sbi	0x04, 5	; 4
	sbiBF(DDRB,DDB7);
 2e8:	27 9a       	sbi	0x04, 7	; 4
	/* Enable SPI, Master, set clock rate fck/1 */
	//SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
	SPCR = (1<<SPE)|(1<<MSTR);
 2ea:	80 e5       	ldi	r24, 0x50	; 80
 2ec:	8c bd       	out	0x2c, r24	; 44
 2ee:	08 95       	ret

000002f0 <SPI_MasterTransmit>:
	//Data Mode 0
}
char SPI_MasterTransmit(char cData)
{
	/* Start transmission */
	SPDR = cData;
 2f0:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))	//SPIF set a 1 quand transmission terminée
 2f2:	0d b4       	in	r0, 0x2d	; 45
 2f4:	07 fe       	sbrs	r0, 7
 2f6:	fd cf       	rjmp	.-6      	; 0x2f2 <SPI_MasterTransmit+0x2>
	;
	return SPDR;
 2f8:	8e b5       	in	r24, 0x2e	; 46
 2fa:	08 95       	ret

000002fc <TIMER2_Init_1ms>:
//CONTENU FONCTIONS EXTERNES


void TIMER2_Init_1ms(void)
{
	sbiBF(TCCR2A,WGM21);		
 2fc:	e0 eb       	ldi	r30, 0xB0	; 176
 2fe:	f0 e0       	ldi	r31, 0x00	; 0
 300:	80 81       	ld	r24, Z
 302:	82 60       	ori	r24, 0x02	; 2
 304:	80 83       	st	Z, r24
	sbiBF(TCCR2B,CS21);			//Timer 1MHz -> presc 8
 306:	e1 eb       	ldi	r30, 0xB1	; 177
 308:	f0 e0       	ldi	r31, 0x00	; 0
 30a:	80 81       	ld	r24, Z
 30c:	82 60       	ori	r24, 0x02	; 2
 30e:	80 83       	st	Z, r24
	//sbiBF(TCCR2B, CS22);		//Timer 8MHz -> presc 64
	OCR2A = 125;
 310:	8d e7       	ldi	r24, 0x7D	; 125
 312:	80 93 b3 00 	sts	0x00B3, r24
	sbiBF(TIMSK2,OCIE2A);
 316:	e0 e7       	ldi	r30, 0x70	; 112
 318:	f0 e0       	ldi	r31, 0x00	; 0
 31a:	80 81       	ld	r24, Z
 31c:	82 60       	ori	r24, 0x02	; 2
 31e:	80 83       	st	Z, r24
 320:	08 95       	ret

00000322 <Usart_Tx1>:
	while(datastr[0][i] != 0)
	{
		Usart_Tx1(datastr[0][i]);
		i++;
	}
 }
 322:	e8 ec       	ldi	r30, 0xC8	; 200
 324:	f0 e0       	ldi	r31, 0x00	; 0
 326:	90 81       	ld	r25, Z
 328:	95 ff       	sbrs	r25, 5
 32a:	fd cf       	rjmp	.-6      	; 0x326 <Usart_Tx1+0x4>
 32c:	80 93 ce 00 	sts	0x00CE, r24
 330:	08 95       	ret

00000332 <USART_INIT_9600_RX_INT>:

void USART_INIT_9600_RX_INT (void)	//Pour ATMEGA 1284 9600bps
{
	//Clock 1MHz
	UBRR1 = 12;
 332:	8c e0       	ldi	r24, 0x0C	; 12
 334:	90 e0       	ldi	r25, 0x00	; 0
 336:	90 93 cd 00 	sts	0x00CD, r25
 33a:	80 93 cc 00 	sts	0x00CC, r24
	//Clock 8MHz
	//UBRR1 = 103;
	sbiBF(UCSR1A,U2X1);
 33e:	e8 ec       	ldi	r30, 0xC8	; 200
 340:	f0 e0       	ldi	r31, 0x00	; 0
 342:	80 81       	ld	r24, Z
 344:	82 60       	ori	r24, 0x02	; 2
 346:	80 83       	st	Z, r24
	sbiBF(UCSR1B,RXCIE1);
 348:	e9 ec       	ldi	r30, 0xC9	; 201
 34a:	f0 e0       	ldi	r31, 0x00	; 0
 34c:	80 81       	ld	r24, Z
 34e:	80 68       	ori	r24, 0x80	; 128
 350:	80 83       	st	Z, r24
	sbiBF(UCSR1B,RXEN1);
 352:	80 81       	ld	r24, Z
 354:	80 61       	ori	r24, 0x10	; 16
 356:	80 83       	st	Z, r24
	sbiBF(UCSR1B,TXEN1);
 358:	80 81       	ld	r24, Z
 35a:	88 60       	ori	r24, 0x08	; 8
 35c:	80 83       	st	Z, r24
	sbiBF(UCSR1C,UCSZ10);
 35e:	ea ec       	ldi	r30, 0xCA	; 202
 360:	f0 e0       	ldi	r31, 0x00	; 0
 362:	80 81       	ld	r24, Z
 364:	82 60       	ori	r24, 0x02	; 2
 366:	80 83       	st	Z, r24
	sbiBF(UCSR1C,UCSZ11);
 368:	80 81       	ld	r24, Z
 36a:	84 60       	ori	r24, 0x04	; 4
 36c:	80 83       	st	Z, r24
 36e:	08 95       	ret

00000370 <_exit>:
 370:	f8 94       	cli

00000372 <__stop_program>:
 372:	ff cf       	rjmp	.-2      	; 0x372 <__stop_program>
