Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Fri Mar  7 10:55:53 2025
| Host         : DESKTOP-LQBVH1M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    89 |
|    Minimum number of control sets                        |    89 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   285 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    89 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             346 |          110 |
| No           | No                    | Yes                    |               6 |            5 |
| No           | Yes                   | No                     |             288 |          102 |
| Yes          | No                    | No                     |             357 |           99 |
| Yes          | No                    | Yes                    |               7 |            6 |
| Yes          | Yes                   | No                     |             975 |          352 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                                                      Enable Signal                                                                     |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset31_out                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ie_reg[MEIE]0                                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_1                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]                                                      | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        |                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                  |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dmactive_TClk_reg_0                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                         |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Functional_Reset                                                       |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_0                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]1                                                     | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                1 |              3 |         3.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_99_in                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                         |                2 |              3 |         1.50 |
| ~design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                        |                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   |                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0] | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                          |                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                        |                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_94_in                                                 |                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                    |                1 |              7 |         7.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                      |                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                            |                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                  | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2[0]                                                                                               |                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             11 |         2.20 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        |                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_1[0]                             | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                5 |             15 |         3.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                           |                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/E[0]                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native[0]                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                6 |             16 |         2.67 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                        |                                                                                                                                         |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                    | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                        |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                |                6 |             20 |         3.33 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                        |                                                                                                                                         |                9 |             20 |         2.22 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                        | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                           |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                   |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                               | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                    |               11 |             27 |         2.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                   | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                              |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                              |               11 |             30 |         2.73 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                         |                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_intc/U0/INTC_CORE_I/irq                                                                                              |                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[1]                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               13 |             32 |         2.46 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                        |                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[0]                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[0]                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[1]                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/wb_dlmb_valid_read_data0                                                        |               12 |             32 |         2.67 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                           |                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dpc]_0[0]                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                             | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                        |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_1                                          |                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                     |                                                                                                                                         |               14 |             34 |         2.43 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                        |                                                                                                                                         |                5 |             35 |         7.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                      |                                                                                                                                         |               10 |             42 |         4.20 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                               |                                                                                                                                         |                8 |             46 |         5.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/s2b                                                     |                                                                                                                                         |                6 |             47 |         7.83 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                        |                                                                                                                                         |               17 |             59 |         3.47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                  |                                                                                                                                         |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               38 |            100 |         2.63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_1                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               44 |            121 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                |                                                                                                                                         |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                |               75 |            164 |         2.19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                              |                                                                                                                                                        |                                                                                                                                         |               73 |            241 |         3.30 |
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


