cocci_test_suite() {
	const struct nv50_disp_mthd_list cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 29 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 180 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 180 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 179 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 179 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 179 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 178 */;
	u64 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 160 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 158 */;
	union {
		struct nvc37e_window_channel_dma_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 155 */;
	const struct nv50_disp_chan_mthd *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 150 */;
	const struct nv50_disp_chan_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 149 */;
	const struct nv50_disp_chan_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 139 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 134 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 133 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 131 */;
	struct nv50_disp_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 131 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 130 */;
	const struct nv50_disp_chan_mthd cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/wndwgv100.c 119 */;
}
