#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Mar 20 18:40:29 2023
# Process ID: 10505
# Current directory: /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/Vivado_ip_integrator
# Command line: vivado
# Log file: /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/Vivado_ip_integrator/vivado.log
# Journal file: /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/Vivado_ip_integrator/vivado.jou
# Running On: kevin-Surface-Pro-6, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 4, Host memory: 16691 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd}
Reading block design file </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd>...
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - XOR_straight_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - XOR_inverted_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - any_matches
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT_straight_x32
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - NOT_inverted_x32
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - pattern
Successfully read diagram <blkDesign> from block design file </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7717.957 ; gain = 8.660 ; free physical = 7980 ; free virtual = 15624
set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells NOT_x32]
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {1023}] [get_bd_cells pattern]
proc ipCustomize {} {

   # pattern
   set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {1023}] [get_bd_cells pattern];

   # inverters
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_inverted_x32];

   # XORs
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_inverted_x32];

   # OR
   set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or}] [get_bd_cells any_matches];

   # reduction logic - AND
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells straight_all_same];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells inverted_all_same];

   save_bd_design;

}
ipCustomize
WARNING: [BD 5-230] No cells matched 'get_bd_cells straight_all_same'
INFO: [Common 17-17] undo 'set_property'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_0
endgroup
set_property name straight_all_same [get_bd_cells util_reduced_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 util_reduced_logic_0
endgroup
set_property name inverted_all_same [get_bd_cells util_reduced_logic_0]
proc ipCustomize {} {

   # pattern
   set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {1023}] [get_bd_cells pattern];

   # inverters
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_inverted_x32];

   # XORs
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_straight_x32];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_inverted_x32];

   # OR
   set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or}] [get_bd_cells any_matches];

   # reduction logic - AND
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells straight_all_same];
   set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells inverted_all_same];

   save_bd_design;

}
ipCustomize
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/ui/bd_e2f8b0bf.ui> 
regenerate_bd_layout
cd /home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/support
source IPI_Driver_completer_V2.tcl
# proc ipAddRename {} {     
#    # constant pattern
#    create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 pattern;
# 
#    # vector logic
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_x32;
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 XOR_straight_x32;
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 XOR_inverted_x32;
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_straight_x32;
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_inverted_x32;
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 any_matches ;
# 
#    # reduction logic
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 straight_all_same;
#    create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 inverted_all_same;
#    
#    save_bd_design;
# }
# proc ipCustomize {} { 
#    
#    # pattern
#    set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {1023}] [get_bd_cells pattern];
# 
#    # inverters
#    set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_x32];
#    set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_straight_x32];
#    set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {not}] [get_bd_cells NOT_inverted_x32];
# 
#    # XORs
#    set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_straight_x32];
#    set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {xor}] [get_bd_cells XOR_inverted_x32];
# 
#    # OR
#    set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {or}] [get_bd_cells any_matches];
#    
#    # reduction logic - AND
#    set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells straight_all_same];
#    set_property -dict [list CONFIG.C_SIZE {32} CONFIG.C_OPERATION {and}] [get_bd_cells inverted_all_same];
#    
#    save_bd_design;
#    
# }
# proc internalConnects {} {
#    
#    # remove any previous connections
#    set nets [get_bd_nets -quiet {*}];
#    delete_bd_objs $nets;
#    
#    # make connections
#    connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins XOR_straight_x32/Op1];
#    connect_bd_net [get_bd_pins pattern/dout] [get_bd_pins NOT_x32/Op1];
#    connect_bd_net [get_bd_pins NOT_x32/Res] [get_bd_pins XOR_inverted_x32/Op1];
#    connect_bd_net [get_bd_pins XOR_straight_x32/Res] [get_bd_pins NOT_straight_x32/Op1];
#    connect_bd_net [get_bd_pins XOR_inverted_x32/Res] [get_bd_pins NOT_inverted_x32/Op1];
#    connect_bd_net [get_bd_pins NOT_inverted_x32/Res] [get_bd_pins inverted_all_same/Op1];
#    connect_bd_net [get_bd_pins NOT_straight_x32/Res] [get_bd_pins straight_all_same/Op1];
#    connect_bd_net [get_bd_pins straight_all_same/Res] [get_bd_pins any_matches/Op1];
#    connect_bd_net [get_bd_pins inverted_all_same/Res] [get_bd_pins any_matches/Op2];
#    connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_straight_x32/Op2];
#    connect_bd_net [get_bd_pins register_adj_width_0/sig_out] [get_bd_pins XOR_inverted_x32/Op2]   ;
#    
#    save_bd_design;
#    
# }
# proc clockAdd {} {
#    
#    # clear the old stuff
#    set clkStuff [get_bd_cells -quiet {clk*}];
#    delete_bd_objs -quiet $clkStuff;
#    set ports [get_bd_ports -quiet {reset* *clock* *clk*}];
#    delete_bd_objs -quiet $ports;
#    set clkNets [get_bd_nets -quiet {clk*}];
#    delete_bd_objs -quiet $clkNets;
#       
#     create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
#     apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
#     apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System clock ) " }  [get_bd_pins clk_wiz_0/clk_in1]   
#    puts "clockAdd done";
# }
# proc registersAdd {} {
#    
#    # clear the old stuff
#    set regStuff [get_bd_cells -quiet {reg*}];
#    delete_bd_objs -quiet $regStuff;
#    
#    # break the old connections
#    delete_bd_objs -quiet [get_bd_nets -quiet *match*];
#    delete_bd_objs -quiet [get_bd_nets -quiet pattern*];
#    
#    # add registers on the input and output sides of the match/antimatch
#    create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 reg_input;
#    set_property -dict [list CONFIG.Width.VALUE_SRC USER] [get_bd_cells reg_input];
#    set_property -dict [list CONFIG.Width {32} CONFIG.DefaultData {00000000000000000000000000000000} CONFIG.AsyncInitVal {00000000000000000000000000000000} CONFIG.SyncInitVal {00000000000000000000000000000000}] [get_bd_cells reg_input];
#    create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 reg_output;
#    set_property -dict [list CONFIG.Width.VALUE_SRC USER] [get_bd_cells reg_output];
#    set_property -dict [list CONFIG.Width {1} CONFIG.Depth {1} CONFIG.DefaultData {0} CONFIG.AsyncInitVal {0} CONFIG.SyncInitVal {0}] [get_bd_cells reg_output]; 
#    
#    # connect (from left-to-right)
#    connect_bd_net [get_bd_ports pattern_to_match_x32] [get_bd_pins reg_input/D];
#    connect_bd_net [get_bd_pins reg_input/Q] [get_bd_pins match_antimatch/pattern_to_match_x32];
#    
#    connect_bd_net [get_bd_pins match_antimatch/match_found_x1] [get_bd_pins reg_output/D];
#    connect_bd_net [get_bd_ports match_found_x1] [get_bd_pins reg_output/Q];
#    
#    # now connect the clocks
#    connect_bd_net [get_bd_pins reg_input/CLK] [get_bd_pins clk_wiz_0/clk_out1];
#    connect_bd_net [get_bd_pins reg_output/CLK] [get_bd_pins clk_wiz_0/clk_out1];
#    
#    regenerate_bd_layout; # not in the instructions, but nice to have
# }
ipAddRename
ERROR: [BD 41-79] Exec TCL: Specified object '/pattern' already exists. Please use a different name
ERROR: [BD 5-7] Error: running create_bd_cell  -vlnv xilinx.com:ip:xlconstant:1.1 -type ip -name pattern .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
ipCustomize
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/blkDesign.bd> 
Wrote  : </home/kevin/Documents/2022_spring_ECE520_system_on_chip_design_and_lab/intro_to_ip_integrator/sp22-e520-lab-assignment2-guzmankev/IPI_Driver/lab/IPIdriver/IPIdriver.srcs/sources_1/bd/blkDesign/ui/bd_e2f8b0bf.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 19:57:35 2023...
