{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682401765268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682401765276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 13:49:25 2023 " "Processing started: Tue Apr 25 13:49:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682401765276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682401765276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682401765276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682401765620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682401765620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/fsm_lock/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/fsm_lock/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682401776578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682401776578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682401776606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(137) " "Verilog HDL assignment warning at FSM.v(137): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(149) " "Verilog HDL assignment warning at FSM.v(149): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(152) " "Verilog HDL assignment warning at FSM.v(152): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(155) " "Verilog HDL assignment warning at FSM.v(155): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(160) " "Verilog HDL assignment warning at FSM.v(160): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(163) " "Verilog HDL assignment warning at FSM.v(163): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(166) " "Verilog HDL assignment warning at FSM.v(166): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(171) " "Verilog HDL assignment warning at FSM.v(171): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(174) " "Verilog HDL assignment warning at FSM.v(174): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(177) " "Verilog HDL assignment warning at FSM.v(177): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(182) " "Verilog HDL assignment warning at FSM.v(182): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(185) " "Verilog HDL assignment warning at FSM.v(185): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 FSM.v(188) " "Verilog HDL assignment warning at FSM.v(188): truncated value with size 3 to match size of target (2)" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM.v(191) " "Verilog HDL Case Statement warning at FSM.v(191): case item expression never matches the case expression" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 191 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM.v(199) " "Verilog HDL Case Statement warning at FSM.v(199): case item expression never matches the case expression" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 199 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM.v(225) " "Verilog HDL Case Statement warning at FSM.v(225): case item expression never matches the case expression" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 225 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "FSM.v(226) " "Verilog HDL Case Statement warning at FSM.v(226): case item expression never matches the case expression" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 226 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1682401776607 "|FSM"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../FSM_lock/rtl/FSM.v" "" { Text "D:/code-file/fpga_prj/FSM_lock/rtl/FSM.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682401776921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682401776921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682401777010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682401777426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682401777426 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682401777458 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682401777458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682401777458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682401777458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682401777475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 13:49:37 2023 " "Processing ended: Tue Apr 25 13:49:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682401777475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682401777475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682401777475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682401777475 ""}
