error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/system.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_sys.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_textio.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/v2009.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
testcases/alwayscomb_misc_modport_selection_module_definition.sv:27: syntax error
testcases/alwayscomb_misc_modport_selection_module_definition.sv:27: Errors in port declarations.
testcases/alwayscomb_misc_modport_selection_module_definition.sv:42: syntax error
testcases/alwayscomb_misc_modport_selection_module_definition.sv:42: Errors in port declarations.
testcases/alwayscomb_misc_modport_selection_module_definition.sv:63: warning: implicit definition of wire 'u_I1'.
testcases/alwayscomb_misc_modport_selection_module_definition.sv:67: warning: implicit definition of wire 'u_I2'.
