$version Generated by VerilatedVcd $end
$date Sat Jan 22 19:41:34 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 ' io_compressed $end
  $var wire 32 % io_instIn [31:0] $end
  $var wire 32 & io_instOut [31:0] $end
  $var wire  1 $ reset $end
  $scope module CompressedDecoder $end
   $var wire  5 , RD_RS2 [4:0] $end
   $var wire  5 + RS1 [4:0] $end
   $var wire  1 # clock $end
   $var wire  1 ( hi_hi_hi $end
   $var wire  3 ) hi_hi_lo [2:0] $end
   $var wire  1 - hi_hi_lo_1 $end
   $var wire  1 * hi_lo_hi $end
   $var wire  1 ' io_compressed $end
   $var wire 32 % io_instIn [31:0] $end
   $var wire 32 & io_instOut [31:0] $end
   $var wire  2 . lo_hi_hi_lo [1:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
0'
0(
b000 )
0*
b01000 +
b01000 ,
0-
b00 .
#1
1#
#2
0#
0$
b00000000000000001001000000000010 %
b00000000000100000000000001110011 &
1'
b100 )
1-
#3
1#
#4
0#
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
0'
b000 )
0-
#5
1#
