module_name sample
//option_port{
//}
//use_fifo_8
//use_fifo_32
//make_8_alw{
//}
//make_32_alw{
//}
//w_cycle_32
//r_cycle_32
//w_cycle_8
//r_cycle_8
//reg_list{}
//wire_list{}
sub_module_name MPU_gyro_controller uut
assign_port MPU_gyro_controller normal{
	clk=
	reset=
	gyro_x=
	gyro_y=
	gyro_z=
	SPI_SS_g=
	SPI_CK_g=
	SPI_DO_g=
	SPI_DI_g=
	arm_read_enable_g=
}
end