set_property PACKAGE_PIN AD12 [get_ports clock_p]
set_property IOSTANDARD LVDS [get_ports clock_p]
set_property IOSTANDARD LVDS [get_ports clock_n]
set_property PACKAGE_PIN T28 [get_ports {leds[0]}]
set_property PACKAGE_PIN V19 [get_ports {leds[1]}]
set_property PACKAGE_PIN U30 [get_ports {leds[2]}]
set_property PACKAGE_PIN U29 [get_ports {leds[3]}]
set_property PACKAGE_PIN V20 [get_ports {leds[4]}]
set_property PACKAGE_PIN V26 [get_ports {leds[5]}]
set_property PACKAGE_PIN W24 [get_ports {leds[6]}]
set_property PACKAGE_PIN W23 [get_ports {leds[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {leds[7]}]
set_property PACKAGE_PIN R19 [get_ports reset_n]
set_property IOSTANDARD LVCMOS33 [get_ports reset_n]
set_property PACKAGE_PIN G19 [get_ports {switches[0]}]
set_property PACKAGE_PIN G25 [get_ports {switches[1]}]
set_property PACKAGE_PIN H24 [get_ports {switches[2]}]
set_property PACKAGE_PIN K19 [get_ports {switches[3]}]
set_property PACKAGE_PIN N19 [get_ports {switches[4]}]
set_property PACKAGE_PIN P19 [get_ports {switches[5]}]
set_property PACKAGE_PIN P26 [get_ports {switches[6]}]
set_property PACKAGE_PIN P27 [get_ports {switches[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switches[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switches[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switches[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switches[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switches[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {switches[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {switches[7]}]
set_property PACKAGE_PIN H26 [get_ports {dphy0_hs_clk[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d0[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d0[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d1[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d1[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d2[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d2[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d3[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy0_hs_d3[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_clk[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_clk[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d0[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d0[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d1[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d1[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d2[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d2[0]}]
set_property SLEW FAST [get_ports {dphy0_hs_d3[1]}]
set_property SLEW FAST [get_ports {dphy0_hs_d3[0]}]
set_property PACKAGE_PIN C17 [get_ports {dphy0_hs_d0[1]}]
set_property PACKAGE_PIN A16 [get_ports {dphy0_hs_d1[1]}]
set_property PACKAGE_PIN E29 [get_ports {dphy0_hs_d2[1]}]
set_property PACKAGE_PIN F26 [get_ports {dphy0_hs_d3[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_clk[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_clk[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy0_lp_d3[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_clk[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_clk[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d1[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d2[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d2[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d3[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports lcd_reset_b]
set_property IOSTANDARD LVCMOS18 [get_ports lcd_te]
set_property IOSTANDARD LVCMOS18 [get_ports {dphy1_lp_d3[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports vddd_en]
set_property IOSTANDARD LVCMOS18 [get_ports vdda_en]
set_property PACKAGE_PIN F25 [get_ports {dphy0_lp_clk[0]}]
set_property PACKAGE_PIN G30 [get_ports {dphy0_lp_clk[1]}]
set_property PACKAGE_PIN D16 [get_ports {dphy0_lp_d0[0]}]
set_property PACKAGE_PIN A18 [get_ports {dphy0_lp_d0[1]}]
set_property PACKAGE_PIN K18 [get_ports {dphy0_lp_d1[0]}]
set_property PACKAGE_PIN H19 [get_ports {dphy0_lp_d1[1]}]
set_property PACKAGE_PIN C29 [get_ports {dphy0_lp_d2[0]}]
set_property PACKAGE_PIN C27 [get_ports {dphy0_lp_d2[1]}]
set_property PACKAGE_PIN E23 [get_ports {dphy0_lp_d3[0]}]
set_property PACKAGE_PIN B29 [get_ports {dphy0_lp_d3[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d0[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d0[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d1[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d1[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d2[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d2[0]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d3[1]}]
set_property IOSTANDARD DIFF_SSTL18_II [get_ports {dphy1_hs_d3[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_clk[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_clk[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d0[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d0[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d1[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d1[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d2[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d2[0]}]
set_property SLEW FAST [get_ports {dphy1_hs_d3[1]}]
set_property SLEW FAST [get_ports {dphy1_hs_d3[0]}]
set_property PACKAGE_PIN D22 [get_ports {dphy1_hs_clk[1]}]
set_property PACKAGE_PIN G22 [get_ports {dphy1_hs_d0[1]}]
set_property PACKAGE_PIN A25 [get_ports {dphy1_hs_d1[1]}]
set_property PACKAGE_PIN H20 [get_ports {dphy1_hs_d2[1]}]
set_property PACKAGE_PIN H21 [get_ports {dphy1_hs_d3[1]}]
set_property PACKAGE_PIN B18 [get_ports {dphy1_lp_clk[0]}]
set_property PACKAGE_PIN H17 [get_ports {dphy1_lp_clk[1]}]
set_property PACKAGE_PIN J17 [get_ports {dphy1_lp_d0[0]}]
set_property PACKAGE_PIN D23 [get_ports {dphy1_lp_d0[1]}]
set_property PACKAGE_PIN B23 [get_ports {dphy1_lp_d1[0]}]
set_property PACKAGE_PIN E25 [get_ports {dphy1_lp_d1[1]}]
set_property PACKAGE_PIN J19 [get_ports {dphy1_lp_d2[0]}]
set_property PACKAGE_PIN L18 [get_ports {dphy1_lp_d2[1]}]
set_property PACKAGE_PIN L17 [get_ports {dphy1_lp_d3[0]}]
set_property PACKAGE_PIN A23 [get_ports {dphy1_lp_d3[1]}]
set_property PACKAGE_PIN F18 [get_ports lcd_reset_b]
set_property PACKAGE_PIN G18 [get_ports lcd_te]
set_property PACKAGE_PIN P22 [get_ports vdda_en]
set_property PACKAGE_PIN M24 [get_ports vddd_en]
set_property PACKAGE_PIN N29 [get_ports bl_pwm_b]


create_clock -period 5.000 -name sysclk -waveform {0.000 2.500} [get_ports clock_p]


set_output_delay -clock [get_clocks [get_clocks -of_objects [get_pins dsipll/inst/plle2_adv_inst/CLKOUT1]]] 0.000 [get_ports {{dphy0_hs_clk[0]} {dphy0_hs_clk[1]} {dphy0_hs_d0[0]} {dphy0_hs_d0[1]} {dphy0_hs_d1[0]} {dphy0_hs_d1[1]} {dphy0_hs_d2[0]} {dphy0_hs_d2[1]} {dphy0_hs_d3[0]} {dphy0_hs_d3[1]}}]
set_output_delay -clock [get_clocks [get_clocks -of_objects [get_pins dsipll/inst/plle2_adv_inst/CLKOUT1]]] -clock_fall 0.000 [get_ports {{dphy0_hs_clk[0]} {dphy0_hs_clk[1]} {dphy0_hs_d0[0]} {dphy0_hs_d0[1]} {dphy0_hs_d1[0]} {dphy0_hs_d1[1]} {dphy0_hs_d2[0]} {dphy0_hs_d2[1]} {dphy0_hs_d3[0]} {dphy0_hs_d3[1]}}]
set_output_delay -clock [get_clocks [get_clocks -of_objects [get_pins dsipll/inst/plle2_adv_inst/CLKOUT1]]] 0.000 [get_ports {{dphy1_hs_d0[0]} {dphy1_hs_d0[1]} {dphy1_hs_d1[0]} {dphy1_hs_d1[1]} {dphy1_hs_d2[0]} {dphy1_hs_d2[1]} {dphy1_hs_d3[0]} {dphy1_hs_d3[1]}}]
set_output_delay -clock [get_clocks [get_clocks -of_objects [get_pins dsipll/inst/plle2_adv_inst/CLKOUT1]]] -clock_fall 0.000 [get_ports {{dphy1_hs_d0[0]} {dphy1_hs_d0[1]} {dphy1_hs_d1[0]} {dphy1_hs_d1[1]} {dphy1_hs_d2[0]} {dphy1_hs_d2[1]} {dphy1_hs_d3[0]} {dphy1_hs_d3[1]}}]

set_property IOSTANDARD LVCMOS18 [get_ports bl_pwm_b]

#Debug ONLY
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets lcd_te_IBUF]