m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/CMP/CMP 3/CMP 302/VLSI/In_Proj
X_16_bit_mux_v_unit
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1622072223
V1BlDc[RoiG2g23TLU648`0
r1
!s85 0
!i10b 1
!s100 `QheA1QZ`6B=[S@?edQlP2
I1BlDc[RoiG2g23TLU648`0
!i103 1
S1
Z2 d/run/media/bahaa/CMP/projects/VLSI20/modules
Z3 w1622038482
Z4 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v
Z5 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v
!i122 394
L0 48 0
Z6 OV;L;2020.1;71
31
Z7 !s108 1622072223.000000
Z8 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
n@_16_bit_mux_v_unit
vcoordinator
R1
!i10b 1
!s100 XHcNMKE9P2oTkgVNmF:253
Z12 !s11b Dg1SIo80bB@j0V0VzS_@n1
ID>N228c6M]T1W:EFciI_R0
Z13 VDg1SIo80bB@j0V0VzS_@n1
R2
Z14 w1622071898
Z15 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v
Z16 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v
!i122 395
Z17 L0 1 50
R6
r1
!s85 0
31
R7
Z18 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v|
!i113 1
R10
R11
Xcpu_v_unit
R0
R1
VHBXSF3O<N8Ho_DEDc^>OD3
r1
!s85 0
!i10b 1
!s100 a<6BiaQjPbPdHNWJ4@eZg0
IHBXSF3O<N8Ho_DEDc^>OD3
!i103 1
S1
R2
R14
R15
R16
!i122 395
Z20 L0 50 0
R6
31
R7
R18
R19
!i113 1
R10
R11
vdecompress
R1
!i10b 1
!s100 `M?0JDUA<XSWc2Q<Zjc]z0
R12
IF;Q4N=dcQzRCekM?WJbI`3
R13
R2
Z21 w1622071930
Z22 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v
Z23 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v
!i122 396
R17
R6
r1
!s85 0
31
R7
Z24 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v|
Z25 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v|
!i113 1
R10
R11
vdecompress_handler
R1
!i10b 1
!s100 fbN[6:<27nf]BaR67jM:V3
R12
Ia0JfnA?9@Sf1ZZKBUmVDc1
R13
R2
Z26 w1622072133
Z27 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v
Z28 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v
!i122 397
L0 5 110
R6
r1
!s85 0
31
R7
Z29 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v|
Z30 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v|
!i113 1
R10
R11
Xdecompress_handler_v_unit
R0
R1
V18KbMXb_oR8icl3=LM[]d1
r1
!s85 0
!i10b 1
!s100 2jX2PNB@6NezSile0SV5i2
I18KbMXb_oR8icl3=LM[]d1
!i103 1
S1
R2
R26
R27
R28
!i122 397
L0 114 0
R6
31
R7
R29
R30
!i113 1
R10
R11
Xdecompress_v_unit
R0
R1
V09b8hVEkQ2Dhm8=V`e5eQ1
r1
!s85 0
!i10b 1
!s100 zMEe;IlNX43ENH]D4d7fV2
I09b8hVEkQ2Dhm8=V`e5eQ1
!i103 1
S1
R2
R21
R22
R23
!i122 396
R20
R6
31
R7
R24
R25
!i113 1
R10
R11
vDMA
R1
!i10b 1
!s100 3CcPaYD_mn:G1AbljE_eU1
R12
IbXHU9M9?bjee4BleOA[561
R13
R2
Z31 w1622069500
Z32 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v
Z33 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v
!i122 401
L0 1 40
R6
r1
!s85 0
31
R7
Z34 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v|
Z35 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v|
!i113 1
R10
R11
n@d@m@a
vfile_handler
R1
!i10b 1
!s100 MEE2BAcX`oCR3`??cR^f[2
R12
I2M]FI?k5cRW4:k`nNIQ:_3
R13
R2
Z36 w1622070330
Z37 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v
Z38 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v
!i122 398
L0 1 26
R6
r1
!s85 0
31
R7
Z39 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v|
Z40 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v|
!i113 1
R10
R11
Xfile_handler_v_unit
R0
R1
VbO0Ie>j>3h[@N3Yb0W<n33
r1
!s85 0
!i10b 1
!s100 XJz[:o_A>l;bXI1bL^2_10
IbO0Ie>j>3h[@N3Yb0W<n33
!i103 1
S1
R2
R36
R37
R38
!i122 398
L0 26 0
R6
31
R7
R39
R40
!i113 1
R10
R11
vMUX
R1
!i10b 1
!s100 0aCa0Zf?LLD7R?0Ib4DX61
R12
IRdF]Z2a>S8j^IBh5b;iK<0
R13
R2
Z41 w1622069688
Z42 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v
Z43 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v
!i122 399
L0 1 47
R6
r1
!s85 0
31
R7
Z44 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v|
Z45 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v|
!i113 1
R10
R11
n@m@u@x
Xmux_v_unit
R0
R1
VX9Y9oD]02hz84@`>fo5F_2
r1
!s85 0
!i10b 1
!s100 ]=W52c;hN1[zmFJEJJ8A<1
IX9Y9oD]02hz84@`>fo5F_2
!i103 1
S1
R2
R41
R42
R43
!i122 399
L0 47 0
R6
31
R7
R44
R45
!i113 1
R10
R11
vOne_Bit_MUX
R1
!i10b 1
!s100 D?PSVlIf[Uk]Lg8;00U[D0
R12
Id7?DKUbJK@z7zV0nQ?1[l3
R13
R2
R3
Z46 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v
Z47 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v
!i122 400
L0 1 45
R6
r1
!s85 0
31
R7
Z48 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v|
Z49 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v|
!i113 1
R10
R11
n@one_@bit_@m@u@x
Xone_bit_mux_v_unit
R0
R1
Vo@_BN`ZQlNEBG<MM7T1Uo1
r1
!s85 0
!i10b 1
!s100 cL^5dKRAAgz]J`S@[eBQN2
Io@_BN`ZQlNEBG<MM7T1Uo1
!i103 1
S1
R2
R3
R46
R47
!i122 400
L0 45 0
R6
31
R7
R48
R49
!i113 1
R10
R11
Xram_v_unit
R0
R1
VhM3Fe1l^JGJ:g:FU:U_922
r1
!s85 0
!i10b 1
!s100 ZAHBZlZDn@KQ1M^Q:PX8O2
IhM3Fe1l^JGJ:g:FU:U_922
!i103 1
S1
R2
R31
R32
R33
!i122 401
L0 40 0
R6
31
R7
R34
R35
!i113 1
R10
R11
vST_Bit_MUX
R1
!i10b 1
!s100 jNGe4Hf2FNPoN3`]`AzB>2
R12
I;JzZzY?Dze1GE9N@nHm4`3
R13
R2
R3
R4
R5
!i122 394
L0 1 48
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@s@t_@bit_@m@u@x
vtest_bench
R1
!i10b 1
!s100 JeNo9RWeKD<bE4`UCPP8b0
R12
ITKPd0l_abC;SkV<ISZ@>O0
R13
R2
Z50 w1622070456
Z51 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v
Z52 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v
!i122 402
L0 1 210
R6
r1
!s85 0
31
R7
!s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
Z53 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
!i113 1
R10
R11
Xtest_bench_v_unit
R0
R1
VP2c=QDHk:QzP5aU4jzPED0
r1
!s85 0
!i10b 1
!s100 GGazU:DWQa40A]OH?_YH>1
IP2c=QDHk:QzP5aU4jzPED0
!i103 1
S1
R2
R50
R51
R52
!i122 402
L0 210 0
R6
31
R7
Z54 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
R53
!i113 1
R10
R11
