{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 13:10:18 2017 " "Info: Processing started: Tue Nov 21 13:10:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Complete_MIPS -c Complete_MIPS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Complete_MIPS -c Complete_MIPS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0 memory Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0~porta_datain_reg11 63.33 MHz 15.79 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 63.33 MHz between source memory \"MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination memory \"Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0~porta_datain_reg11\" (period= 15.79 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.575 ns + Longest memory memory " "Info: + Longest memory to memory delay is 7.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y21 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y21; Fanout = 32; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a11 2 MEM M4K_X41_Y21 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y21; Fanout = 4; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 389 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.545 ns) 5.879 ns MIPS:CPU\|Mem_Bus\[11\]~44 3 COMB LCCOMB_X40_Y21_N4 4 " "Info: 3: + IC(1.960 ns) + CELL(0.545 ns) = 5.879 ns; Loc. = LCCOMB_X40_Y21_N4; Fanout = 4; COMB Node = 'MIPS:CPU\|Mem_Bus\[11\]~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 MIPS:CPU|Mem_Bus[11]~44 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.117 ns) 7.575 ns Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0~porta_datain_reg11 4 MEM M4K_X41_Y20 1 " "Info: 4: + IC(1.579 ns) + CELL(0.117 ns) = 7.575 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0~porta_datain_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { MIPS:CPU|Mem_Bus[11]~44 Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_n0m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_n0m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.036 ns ( 53.28 % ) " "Info: Total cell delay = 4.036 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.539 ns ( 46.72 % ) " "Info: Total interconnect delay = 3.539 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.575 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 MIPS:CPU|Mem_Bus[11]~44 Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.575 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 {} MIPS:CPU|Mem_Bus[11]~44 {} Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 1.960ns 1.579ns } { 0.000ns 3.374ns 0.545ns 0.117ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.046 ns - Smallest " "Info: - Smallest clock skew is -0.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.918 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.746 ns) 2.918 ns Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0~porta_datain_reg11 3 MEM M4K_X41_Y20 1 " "Info: 3: + IC(0.908 ns) + CELL(0.746 ns) = 2.918 ns; Loc. = M4K_X41_Y20; Fanout = 1; MEM Node = 'Memory:MEM\|altsyncram:RAM_rtl_2\|altsyncram_n0m1:auto_generated\|ram_block1a0~porta_datain_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { CLK~clkctrl Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_n0m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_n0m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.73 % ) " "Info: Total cell delay = 1.772 ns ( 60.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 39.27 % ) " "Info: Total interconnect delay = 1.146 ns ( 39.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { CLK CLK~clkctrl Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.918 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.964 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.783 ns) 2.964 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y21 32 " "Info: 3: + IC(0.917 ns) + CELL(0.783 ns) = 2.964 ns; Loc. = M4K_X41_Y21; Fanout = 32; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.03 % ) " "Info: Total cell delay = 1.809 ns ( 61.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 38.97 % ) " "Info: Total interconnect delay = 1.155 ns ( 38.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CLK CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { CLK CLK~clkctrl Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.918 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CLK CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_n0m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_n0m1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } } { "db/altsyncram_n0m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_n0m1.tdf" 37 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.575 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 MIPS:CPU|Mem_Bus[11]~44 Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.575 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 {} MIPS:CPU|Mem_Bus[11]~44 {} Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 1.960ns 1.579ns } { 0.000ns 3.374ns 0.545ns 0.117ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { CLK CLK~clkctrl Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.918 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Memory:MEM|altsyncram:RAM_rtl_2|altsyncram_n0m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 0.238ns 0.908ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CLK CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\|altsyncram_75m1:auto_generated\|ram_block1a0~porta_datain_reg11 init CLK 9.827 ns memory " "Info: tsu for memory \"MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\|altsyncram_75m1:auto_generated\|ram_block1a0~porta_datain_reg11\" (data pin = \"init\", clock pin = \"CLK\") is 9.827 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.719 ns + Longest pin memory " "Info: + Longest pin to memory delay is 12.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns init 1 PIN PIN_C17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_C17; Fanout = 11; PIN Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.485 ns) + CELL(0.521 ns) 7.859 ns CS_MUX~1 2 COMB LCCOMB_X40_Y20_N16 3 " "Info: 2: + IC(6.485 ns) + CELL(0.521 ns) = 7.859 ns; Loc. = LCCOMB_X40_Y20_N16; Fanout = 3; COMB Node = 'CS_MUX~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { init CS_MUX~1 } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 8.497 ns Memory:MEM\|Mem_Bus~0 3 COMB LCCOMB_X40_Y20_N10 32 " "Info: 3: + IC(0.316 ns) + CELL(0.322 ns) = 8.497 ns; Loc. = LCCOMB_X40_Y20_N10; Fanout = 32; COMB Node = 'Memory:MEM\|Mem_Bus~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { CS_MUX~1 Memory:MEM|Mem_Bus~0 } "NODE_NAME" } } { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.322 ns) 9.749 ns MIPS:CPU\|Mem_Bus\[11\]~44 4 COMB LCCOMB_X40_Y21_N4 4 " "Info: 4: + IC(0.930 ns) + CELL(0.322 ns) = 9.749 ns; Loc. = LCCOMB_X40_Y21_N4; Fanout = 4; COMB Node = 'MIPS:CPU\|Mem_Bus\[11\]~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { Memory:MEM|Mem_Bus~0 MIPS:CPU|Mem_Bus[11]~44 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.178 ns) 11.026 ns MIPS:CPU\|reg_in\[11\]~21 5 COMB LCCOMB_X35_Y21_N4 2 " "Info: 5: + IC(1.099 ns) + CELL(0.178 ns) = 11.026 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 2; COMB Node = 'MIPS:CPU\|reg_in\[11\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { MIPS:CPU|Mem_Bus[11]~44 MIPS:CPU|reg_in[11]~21 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.117 ns) 12.719 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\|altsyncram_75m1:auto_generated\|ram_block1a0~porta_datain_reg11 6 MEM M4K_X41_Y22 1 " "Info: 6: + IC(1.576 ns) + CELL(0.117 ns) = 12.719 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\|altsyncram_75m1:auto_generated\|ram_block1a0~porta_datain_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { MIPS:CPU|reg_in[11]~21 MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 18.19 % ) " "Info: Total cell delay = 2.313 ns ( 18.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.406 ns ( 81.81 % ) " "Info: Total interconnect delay = 10.406 ns ( 81.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.719 ns" { init CS_MUX~1 Memory:MEM|Mem_Bus~0 MIPS:CPU|Mem_Bus[11]~44 MIPS:CPU|reg_in[11]~21 MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.719 ns" { init {} init~combout {} CS_MUX~1 {} Memory:MEM|Mem_Bus~0 {} MIPS:CPU|Mem_Bus[11]~44 {} MIPS:CPU|reg_in[11]~21 {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 6.485ns 0.316ns 0.930ns 1.099ns 1.576ns } { 0.000ns 0.853ns 0.521ns 0.322ns 0.322ns 0.178ns 0.117ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.932 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.746 ns) 2.932 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\|altsyncram_75m1:auto_generated\|ram_block1a0~porta_datain_reg11 3 MEM M4K_X41_Y22 1 " "Info: 3: + IC(0.922 ns) + CELL(0.746 ns) = 2.932 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_0\|altsyncram_75m1:auto_generated\|ram_block1a0~porta_datain_reg11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.772 ns ( 60.44 % ) " "Info: Total cell delay = 1.772 ns ( 60.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.56 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.719 ns" { init CS_MUX~1 Memory:MEM|Mem_Bus~0 MIPS:CPU|Mem_Bus[11]~44 MIPS:CPU|reg_in[11]~21 MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.719 ns" { init {} init~combout {} CS_MUX~1 {} Memory:MEM|Mem_Bus~0 {} MIPS:CPU|Mem_Bus[11]~44 {} MIPS:CPU|reg_in[11]~21 {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 6.485ns 0.316ns 0.930ns 1.099ns 1.576ns } { 0.000ns 0.853ns 0.521ns 0.322ns 0.322ns 0.178ns 0.117ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { CLK CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_0|altsyncram_75m1:auto_generated|ram_block1a0~porta_datain_reg11 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Mem_Out\[11\] MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0 13.749 ns memory " "Info: tco from clock \"CLK\" to destination pin \"Mem_Out\[11\]\" through memory \"MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0\" is 13.749 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.964 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.783 ns) 2.964 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X41_Y21 32 " "Info: 3: + IC(0.917 ns) + CELL(0.783 ns) = 2.964 ns; Loc. = M4K_X41_Y21; Fanout = 32; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.03 % ) " "Info: Total cell delay = 1.809 ns ( 61.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 38.97 % ) " "Info: Total interconnect delay = 1.155 ns ( 38.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CLK CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.551 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X41_Y21 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y21; Fanout = 32; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a11 2 MEM M4K_X41_Y21 4 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y21; Fanout = 4; MEM Node = 'MIPS:CPU\|Register:REG\|altsyncram:REG_rtl_1\|altsyncram_75m1:auto_generated\|ram_block1a11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 } "NODE_NAME" } } { "db/altsyncram_75m1.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/db/altsyncram_75m1.tdf" 389 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.545 ns) 5.879 ns MIPS:CPU\|Mem_Bus\[11\]~44 3 COMB LCCOMB_X40_Y21_N4 4 " "Info: 3: + IC(1.960 ns) + CELL(0.545 ns) = 5.879 ns; Loc. = LCCOMB_X40_Y21_N4; Fanout = 4; COMB Node = 'MIPS:CPU\|Mem_Bus\[11\]~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 MIPS:CPU|Mem_Bus[11]~44 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(2.986 ns) 10.551 ns Mem_Out\[11\] 4 PIN PIN_F14 0 " "Info: 4: + IC(1.686 ns) + CELL(2.986 ns) = 10.551 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'Mem_Out\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { MIPS:CPU|Mem_Bus[11]~44 Mem_Out[11] } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.905 ns ( 65.44 % ) " "Info: Total cell delay = 6.905 ns ( 65.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.646 ns ( 34.56 % ) " "Info: Total interconnect delay = 3.646 ns ( 34.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.551 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 MIPS:CPU|Mem_Bus[11]~44 Mem_Out[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.551 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 {} MIPS:CPU|Mem_Bus[11]~44 {} Mem_Out[11] {} } { 0.000ns 0.000ns 1.960ns 1.686ns } { 0.000ns 3.374ns 0.545ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { CLK CLK~clkctrl MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.551 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 MIPS:CPU|Mem_Bus[11]~44 Mem_Out[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.551 ns" { MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a0~portb_address_reg0 {} MIPS:CPU|Register:REG|altsyncram:REG_rtl_1|altsyncram_75m1:auto_generated|ram_block1a11 {} MIPS:CPU|Mem_Bus[11]~44 {} Mem_Out[11] {} } { 0.000ns 0.000ns 1.960ns 1.686ns } { 0.000ns 3.374ns 0.545ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "init Mem_Out\[9\] 16.087 ns Longest " "Info: Longest tpd from source pin \"init\" to destination pin \"Mem_Out\[9\]\" is 16.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns init 1 PIN PIN_C17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_C17; Fanout = 11; PIN Node = 'init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { init } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.485 ns) + CELL(0.521 ns) 7.859 ns CS_MUX~1 2 COMB LCCOMB_X40_Y20_N16 3 " "Info: 2: + IC(6.485 ns) + CELL(0.521 ns) = 7.859 ns; Loc. = LCCOMB_X40_Y20_N16; Fanout = 3; COMB Node = 'CS_MUX~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.006 ns" { init CS_MUX~1 } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.322 ns) 8.497 ns Memory:MEM\|Mem_Bus~0 3 COMB LCCOMB_X40_Y20_N10 32 " "Info: 3: + IC(0.316 ns) + CELL(0.322 ns) = 8.497 ns; Loc. = LCCOMB_X40_Y20_N10; Fanout = 32; COMB Node = 'Memory:MEM\|Mem_Bus~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { CS_MUX~1 Memory:MEM|Mem_Bus~0 } "NODE_NAME" } } { "Memory.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Memory.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.322 ns) 10.456 ns MIPS:CPU\|Mem_Bus\[9\]~42 4 COMB LCCOMB_X38_Y21_N18 4 " "Info: 4: + IC(1.637 ns) + CELL(0.322 ns) = 10.456 ns; Loc. = LCCOMB_X38_Y21_N18; Fanout = 4; COMB Node = 'MIPS:CPU\|Mem_Bus\[9\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { Memory:MEM|Mem_Bus~0 MIPS:CPU|Mem_Bus[9]~42 } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.615 ns) + CELL(3.016 ns) 16.087 ns Mem_Out\[9\] 5 PIN PIN_B19 0 " "Info: 5: + IC(2.615 ns) + CELL(3.016 ns) = 16.087 ns; Loc. = PIN_B19; Fanout = 0; PIN Node = 'Mem_Out\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.631 ns" { MIPS:CPU|Mem_Bus[9]~42 Mem_Out[9] } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.034 ns ( 31.29 % ) " "Info: Total cell delay = 5.034 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.053 ns ( 68.71 % ) " "Info: Total interconnect delay = 11.053 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.087 ns" { init CS_MUX~1 Memory:MEM|Mem_Bus~0 MIPS:CPU|Mem_Bus[9]~42 Mem_Out[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.087 ns" { init {} init~combout {} CS_MUX~1 {} Memory:MEM|Mem_Bus~0 {} MIPS:CPU|Mem_Bus[9]~42 {} Mem_Out[9] {} } { 0.000ns 0.000ns 6.485ns 0.316ns 1.637ns 2.615ns } { 0.000ns 0.853ns 0.521ns 0.322ns 0.322ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MIPS:CPU\|pc\[3\] RST CLK -3.754 ns register " "Info: th for register \"MIPS:CPU\|pc\[3\]\" (data pin = \"RST\", clock pin = \"CLK\") is -3.754 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.857 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 338 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 338; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns MIPS:CPU\|pc\[3\] 3 REG LCFF_X43_Y22_N1 5 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X43_Y22_N1; Fanout = 5; REG Node = 'MIPS:CPU\|pc\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { CLK~clkctrl MIPS:CPU|pc[3] } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl MIPS:CPU|pc[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|pc[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 169 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.897 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns RST 1 PIN PIN_D22 39 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_D22; Fanout = 39; PIN Node = 'RST'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "Complete_MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/Complete_MIPS.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.473 ns) + CELL(0.580 ns) 6.897 ns MIPS:CPU\|pc\[3\] 2 REG LCFF_X43_Y22_N1 5 " "Info: 2: + IC(5.473 ns) + CELL(0.580 ns) = 6.897 ns; Loc. = LCFF_X43_Y22_N1; Fanout = 5; REG Node = 'MIPS:CPU\|pc\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { RST MIPS:CPU|pc[3] } "NODE_NAME" } } { "MIPS.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/Complete_MIPS/MIPS.v" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 20.65 % ) " "Info: Total cell delay = 1.424 ns ( 20.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.473 ns ( 79.35 % ) " "Info: Total interconnect delay = 5.473 ns ( 79.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { RST MIPS:CPU|pc[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { RST {} RST~combout {} MIPS:CPU|pc[3] {} } { 0.000ns 0.000ns 5.473ns } { 0.000ns 0.844ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { CLK CLK~clkctrl MIPS:CPU|pc[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MIPS:CPU|pc[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { RST MIPS:CPU|pc[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { RST {} RST~combout {} MIPS:CPU|pc[3] {} } { 0.000ns 0.000ns 5.473ns } { 0.000ns 0.844ns 0.580ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 13:10:19 2017 " "Info: Processing ended: Tue Nov 21 13:10:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
