// Seed: 3470867511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_10(
      id_7
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    output wand id_2,
    output tri1 id_3,
    output wor  id_4,
    input  tri  id_5
);
  wire id_7, id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  wire id_9, id_10;
endmodule
