ISim log file
Running: C:\Users\kevin\Documents\GitHub\Chip-Design\proj_asic\rtl\i2si\i2s_in\i2s_in_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kevin/Documents/GitHub/Chip-Design/proj_asic/rtl/i2si/i2s_in/i2s_in_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
word: aaaacccc       ---      i2si_data: aaaacccc       --- Pass
word: cdd7baba       ---      i2si_data: cdd7baba       --- Pass
word: 4444aaaa       ---      i2si_data: 4444aaaa       --- Pass
word: 7398ffdd       ---      i2si_data: 7398ffdd       --- Pass
word: 11115982       ---      i2si_data: 11115982       --- Pass
word: 0001ffff       ---      i2si_data: 0001ffff       --- Pass
word: 1478a3b9       ---      i2si_data: 1478a3b9       --- Pass
word: f8d5d55a       ---      i2si_data: f8d5d55a       --- Pass
word: 99c57435       ---      i2si_data: 99c57435       --- Pass
word: 69d9abcd       ---      i2si_data: 69d9abcd       --- Pass
Stopped at time : 1359055 ns : File "C:/Users/kevin/Documents/GitHub/Chip-Design/proj_asic/rtl/i2si/i2s_in/i2si_deserializer.v" Line 136
