

================================================================
== Vitis HLS Report for 'word_width_manual_Pipeline_LOAD'
================================================================
* Date:           Sun Jun  9 03:14:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     539|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     105|    -|
|Register         |        -|     -|     119|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     119|     644|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln885_2_fu_260_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln885_fu_240_p2       |         +|   0|  0|   9|           2|           1|
    |i_fu_226_p2               |         +|   0|  0|  28|          21|           1|
    |sub_ln414_1_fu_369_p2     |         -|   0|  0|  12|           5|           5|
    |sub_ln414_fu_339_p2       |         -|   0|  0|  12|           5|           5|
    |and_ln414_1_fu_435_p2     |       and|   0|  0|  24|          24|          24|
    |and_ln414_2_fu_441_p2     |       and|   0|  0|  24|          24|          24|
    |and_ln414_fu_423_p2       |       and|   0|  0|  24|          24|          24|
    |ap_condition_357          |       and|   0|  0|   2|           1|           1|
    |ap_condition_360          |       and|   0|  0|   2|           1|           1|
    |ap_condition_364          |       and|   0|  0|   2|           1|           1|
    |icmp_ln1064_2_fu_289_p2   |      icmp|   0|  0|  15|          21|          19|
    |icmp_ln1064_fu_246_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln20_fu_220_p2       |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln414_fu_333_p2      |      icmp|   0|  0|   9|           5|           5|
    |lshr_ln414_fu_417_p2      |      lshr|   0|  0|  63|           2|          24|
    |Hi_fu_323_p2              |        or|   0|  0|   5|           3|           5|
    |or_ln18_fu_464_p2         |        or|   0|  0|   2|           1|           1|
    |p_Result_s_fu_447_p2      |        or|   0|  0|  24|          24|          24|
    |select_ln18_1_fu_295_p3   |    select|   0|  0|  20|           1|           1|
    |select_ln18_fu_469_p3     |    select|   0|  0|  20|           1|           1|
    |select_ln414_1_fu_353_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln414_2_fu_361_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln414_3_fu_403_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln414_fu_345_p3    |    select|   0|  0|   5|           1|           5|
    |shl_ln414_1_fu_411_p2     |       shl|   0|  0|  63|           2|          24|
    |shl_ln414_fu_387_p2       |       shl|   0|  0|  63|          24|          24|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln414_fu_429_p2       |       xor|   0|  0|  24|           2|          24|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 539|         243|         304|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_sig_allocacmp_t_V_1_load_1  |   9|          2|   21|         42|
    |empty_fu_100                   |  14|          3|    2|          6|
    |i_V_fu_96                      |   9|          2|   21|         42|
    |p_Val2_s_fu_104                |   9|          2|   24|         48|
    |t_V_1_fu_108                   |  14|          3|   21|         63|
    |x_idx_V_flag_0_fu_116          |  14|          3|    1|          3|
    |x_idx_V_new_0_fu_112           |   9|          2|   21|         42|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 105|         23|  114|        252|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_fu_100             |   2|   0|    2|          0|
    |i_V_fu_96                |  21|   0|   21|          0|
    |icmp_ln1064_2_reg_579    |   1|   0|    1|          0|
    |icmp_ln1064_reg_570      |   1|   0|    1|          0|
    |p_Val2_s_fu_104          |  24|   0|   24|          0|
    |p_load_reg_560           |   2|   0|    2|          0|
    |t_V_1_fu_108             |  21|   0|   21|          0|
    |t_V_1_load_reg_574       |  21|   0|   21|          0|
    |x_idx_V_flag_0_fu_116    |   1|   0|    1|          0|
    |x_idx_V_new_0_fu_112     |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 119|   0|  119|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_LOAD|  return value|
|x_idx_V_load               |   in|   21|     ap_none|                     x_idx_V_load|        scalar|
|x_write3_V_load            |   in|   24|     ap_none|                  x_write3_V_load|        scalar|
|x_sel_wr_V_load            |   in|    2|     ap_none|                  x_sel_wr_V_load|        scalar|
|x_in_Addr_A                |  out|   32|        bram|                             x_in|         array|
|x_in_EN_A                  |  out|    1|        bram|                             x_in|         array|
|x_in_WEN_A                 |  out|    1|        bram|                             x_in|         array|
|x_in_Din_A                 |  out|    8|        bram|                             x_in|         array|
|x_in_Dout_A                |   in|    8|        bram|                             x_in|         array|
|x_idx_V_flag_0_out         |  out|    1|      ap_vld|               x_idx_V_flag_0_out|       pointer|
|x_idx_V_flag_0_out_ap_vld  |  out|    1|      ap_vld|               x_idx_V_flag_0_out|       pointer|
|x_idx_V_new_0_out          |  out|   21|      ap_vld|                x_idx_V_new_0_out|       pointer|
|x_idx_V_new_0_out_ap_vld   |  out|    1|      ap_vld|                x_idx_V_new_0_out|       pointer|
|p_Val2_out                 |  out|   24|      ap_vld|                       p_Val2_out|       pointer|
|p_Val2_out_ap_vld          |  out|    1|      ap_vld|                       p_Val2_out|       pointer|
|p_out                      |  out|    2|      ap_vld|                            p_out|       pointer|
|p_out_ap_vld               |  out|    1|      ap_vld|                            p_out|       pointer|
|x_x_V_address0             |  out|   19|   ap_memory|                            x_x_V|         array|
|x_x_V_ce0                  |  out|    1|   ap_memory|                            x_x_V|         array|
|x_x_V_we0                  |  out|    1|   ap_memory|                            x_x_V|         array|
|x_x_V_d0                   |  out|   24|   ap_memory|                            x_x_V|         array|
+---------------------------+-----+-----+------------+---------------------------------+--------------+

