
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.601141                       # Number of seconds simulated
sim_ticks                                1601140592500                       # Number of ticks simulated
final_tick                               1601140592500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 846598                       # Simulator instruction rate (inst/s)
host_op_rate                                  1483772                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2711045913                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826508                       # Number of bytes of host memory used
host_seconds                                   590.60                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400490240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400533440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70358336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70358336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6257660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6258335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099349                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099349                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          250128091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             250155072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43942635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43942635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43942635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         250128091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            294097706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6258335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099349                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6258335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400160512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  372928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70357184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400533440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70358336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5827                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5141905                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            387965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            394550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            379421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           400496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71041                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1601123563500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6258335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6252508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  64940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  64952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  64957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  64906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  64903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5476935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.908943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.972810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.356920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4921810     89.86%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       400715      7.32%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43361      0.79%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18991      0.35%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13400      0.24%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12468      0.23%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12259      0.22%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8606      0.16%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45325      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5476935                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.335963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.980857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    128.656905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64348     99.14%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          545      0.84%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64903                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.938061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.908747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34028     52.43%     52.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1374      2.12%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29006     44.69%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              483      0.74%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64903                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 142565759000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            259800284000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31262540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22801.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41551.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       249.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    250.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1340910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  533994                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     217612.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              20556978120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11216605125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             24201652800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3553476480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         104578244160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         810679770270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         249557525250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1224344252205                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            764.673410                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 410228386000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   53465360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1137439819000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              20848650480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              11375751750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             24567909600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3570188400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         104578244160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         812028845700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         248374125750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1225343715840                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            765.297632                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 407921664000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   53465360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1139746541000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                97901002                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97901002                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5519009                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50264569                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                49006404                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.496915                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             2.503085                       # BTB Miss Percentage
system.cpu.branchPred.BranchMispredPercent     5.637337                       # Branch Mispredict Percentage
system.cpu.branchPred.usedRAS                 5508621                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              24197                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3202281185                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981012                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046927                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076425                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654684                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505532                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763578                       # number of memory refs
system.cpu.num_load_insts                   221285025                       # Number of load instructions
system.cpu.num_store_insts                   72478553                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3202281185                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.predictedBranches                 54515025                       # Number of branches predicted as taken
system.cpu.BranchMispred                      5519009                       # Number of branch mispredictions
system.cpu.BranchMispredPercent              5.637337                       # Percentage of Mispredicted Branches
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420279     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285025     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478553      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          10215320                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.297650                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283560340                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10217368                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.752777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262398500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.297650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          605                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597772784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597772784                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211420249                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211420249                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72140091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72140091                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283560340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283560340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283560340                       # number of overall hits
system.cpu.dcache.overall_hits::total       283560340                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9878905                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9878905                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       338463                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338463                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10217368                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10217368                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10217368                       # number of overall misses
system.cpu.dcache.overall_misses::total      10217368                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 621252391000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 621252391000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18964159500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18964159500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 640216550500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 640216550500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 640216550500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 640216550500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777708                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777708                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044641                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004670                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004670                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034779                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62886.766398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62886.766398                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56030.229301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56030.229301                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62659.635094                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62659.635094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62659.635094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62659.635094                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2727118                       # number of writebacks
system.cpu.dcache.writebacks::total           2727118                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9878905                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9878905                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       338463                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       338463                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10217368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10217368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10217368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10217368                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 611373486000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 611373486000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18625696500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18625696500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 629999182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 629999182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 629999182500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 629999182500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004670                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034779                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61886.766398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61886.766398                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55030.229301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55030.229301                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61659.635094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61659.635094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61659.635094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61659.635094                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           617.723059                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.607988                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   617.723059                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.301623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.301623                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636546                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317259                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317259                       # number of overall hits
system.cpu.icache.overall_hits::total       677317259                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53510500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53510500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53510500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53510500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53510500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53510500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317935                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79157.544379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79157.544379                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79157.544379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79157.544379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79157.544379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79157.544379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     52834500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52834500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     52834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     52834500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52834500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78157.544379                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78157.544379                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78157.544379                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78157.544379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78157.544379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78157.544379                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6247452                       # number of replacements
system.l2.tags.tagsinuse                 16004.410123                       # Cycle average of tags in use
system.l2.tags.total_refs                    13827098                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6263796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.207463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              329936070500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2754.168427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.900818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13247.340877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.168101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.808554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976832                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3228                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997559                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  88335795                       # Number of tag accesses
system.l2.tags.data_accesses                 88335795                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2727118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2727118                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             130312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130312                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3829396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3829396                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3959708                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3959709                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              3959708                       # number of overall hits
system.l2.overall_hits::total                 3959709                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208151                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6049509                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6049509                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6257660                       # number of demand (read+write) misses
system.l2.demand_misses::total                6258335                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            6257660                       # number of overall misses
system.l2.overall_misses::total               6258335                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16749725500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16749725500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     51807000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51807000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 556346470500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 556346470500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      51807000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  573096196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     573148003000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     51807000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 573096196000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    573148003000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2727118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2727118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         338463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            338463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9878905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9878905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10217368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10218044                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10217368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10218044                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.614989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.614989                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998521                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.612366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.612366                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.612453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.612479                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.612453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.612479                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80469.108964                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80469.108964                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76751.111111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76751.111111                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91965.557949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91965.557949                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76751.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91583.147055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91581.547328                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76751.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91583.147055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91581.547328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1099349                       # number of writebacks
system.l2.writebacks::total                   1099349                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         3892                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3892                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208151                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6049509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6049509                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6257660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6258335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6257660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6258335                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14668215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14668215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45057000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 495851380500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 495851380500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45057000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 510519596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 510564653000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45057000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 510519596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 510564653000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.614989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.614989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998521                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.612366                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.612366                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.612453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.612479                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.612453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.612479                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70469.108964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70469.108964                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66751.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66751.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81965.557949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81965.557949                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66751.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81583.147055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81581.547328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66751.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81583.147055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81581.547328                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6050184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099349                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5141905                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208151                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6050184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18757924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18757924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18757924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    470891776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    470891776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470891776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          12499589                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12499589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12499589                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16904049500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34901243000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20433385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10215341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10090                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10090                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9879581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3826467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12636304                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           338463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          338463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9878905                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30650055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30651428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    828447104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              828491712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6247452                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16465496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000613                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024748                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16455405     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10091      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16465496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12943831500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15326052000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
