
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={28,rS,rT,rD,0,32}                         Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F8)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={28,rS,rT,rD,0,32}                           ICache-Search(S4,S1)
	S6= ICache.Out=>IR_ID.In                                    Premise(F12)
	S7= IR_ID.In={28,rS,rT,rD,0,32}                             Path(S5,S6)
	S8= CtrlPC=0                                                Premise(F25)
	S9= CtrlPCInc=1                                             Premise(F26)
	S10= PC[Out]=addr+4                                         PC-Inc(S0,S8,S9)
	S11= CtrlIR_ID=1                                            Premise(F31)
	S12= [IR_ID]={28,rS,rT,rD,0,32}                             IR_ID-Write(S7,S11)
	S13= GPR[rS]=a                                              Premise(F43)

ID	S14= IR_ID.Out={28,rS,rT,rD,0,32}                           IR-Out(S12)
	S15= IR_ID.Out25_21=rS                                      IR-Out(S12)
	S16= IR_ID.Out25_21=>GPR.RReg1                              Premise(F71)
	S17= GPR.RReg1=rS                                           Path(S15,S16)
	S18= GPR.Rdata1=a                                           GPR-Read(S17,S13)
	S19= GPR.Rdata1=>FU.InID1                                   Premise(F73)
	S20= FU.InID1=a                                             Path(S18,S19)
	S21= FU.OutID1=FU(a)                                        FU-Forward(S20)
	S22= FU.OutID1=>A_EX.In                                     Premise(F75)
	S23= A_EX.In=FU(a)                                          Path(S21,S22)
	S24= IR_ID.Out=>IR_EX.In                                    Premise(F76)
	S25= IR_EX.In={28,rS,rT,rD,0,32}                            Path(S14,S24)
	S26= CtrlPC=0                                               Premise(F85)
	S27= CtrlPCInc=0                                            Premise(F86)
	S28= PC[Out]=addr+4                                         PC-Hold(S10,S26,S27)
	S29= CtrlA_EX=1                                             Premise(F95)
	S30= [A_EX]=FU(a)                                           A_EX-Write(S23,S29)
	S31= CtrlIR_EX=1                                            Premise(F96)
	S32= [IR_EX]={28,rS,rT,rD,0,32}                             IR_EX-Write(S25,S31)

EX	S33= A_EX.Out=FU(a)                                         A_EX-Out(S30)
	S34= IR_EX.Out15_11=rD                                      IR_EX-Out(S32)
	S35= A_EX.Out=>CountUnit.In                                 Premise(F108)
	S36= CountUnit.In=FU(a)                                     Path(S33,S35)
	S37= CountUnit.Out=Count0(FU(a))                            CountUnit_Count0(S36)
	S38= CountUnit.Out=>GPR.WData                               Premise(F110)
	S39= GPR.WData=Count0(FU(a))                                Path(S37,S38)
	S40= IR_EX.Out15_11=>GPR.WReg                               Premise(F113)
	S41= GPR.WReg=rD                                            Path(S34,S40)
	S42= CtrlPC=0                                               Premise(F120)
	S43= CtrlPCInc=0                                            Premise(F121)
	S44= PC[Out]=addr+4                                         PC-Hold(S28,S42,S43)
	S45= CtrlGPR=1                                              Premise(F129)
	S46= GPR[rD]=Count0(FU(a))                                  GPR-Write(S41,S39,S45)

MEM	S47= CtrlPC=0                                               Premise(F156)
	S48= CtrlPCInc=0                                            Premise(F157)
	S49= PC[Out]=addr+4                                         PC-Hold(S44,S47,S48)
	S50= CtrlGPR=0                                              Premise(F165)
	S51= GPR[rD]=Count0(FU(a))                                  GPR-Hold(S46,S50)

WB	S52= CtrlPC=0                                               Premise(F246)
	S53= CtrlPCInc=0                                            Premise(F247)
	S54= PC[Out]=addr+4                                         PC-Hold(S49,S52,S53)
	S55= CtrlGPR=0                                              Premise(F255)
	S56= GPR[rD]=Count0(FU(a))                                  GPR-Hold(S51,S55)

POST	S54= PC[Out]=addr+4                                         PC-Hold(S49,S52,S53)
	S56= GPR[rD]=Count0(FU(a))                                  GPR-Hold(S51,S55)

