--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml project_main.twx project_main.ncd -o project_main.twr
project_main.pcf -ucf project_main.ucf

Design file:              project_main.ncd
Physical constraint file: project_main.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
kbclk       |    0.822(R)|      FAST  |    0.793(R)|      SLOW  |clk_BUFGP         |   0.000|
kbdata      |    0.953(R)|      FAST  |    0.512(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.122(R)|      FAST  |    2.177(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
led_out<0>     |        12.406(R)|      SLOW  |         3.746(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>     |        12.093(R)|      SLOW  |         3.710(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>     |        12.019(R)|      SLOW  |         3.625(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>     |        11.366(R)|      SLOW  |         3.396(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>     |        11.717(R)|      SLOW  |         3.566(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<5>     |        11.232(R)|      SLOW  |         3.331(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>     |        11.107(R)|      SLOW  |         3.299(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>     |        11.223(R)|      SLOW  |         3.335(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<0> |        14.403(R)|      SLOW  |         4.017(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<1> |        13.629(R)|      SLOW  |         3.713(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<2> |        14.057(R)|      SLOW  |         3.962(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<3> |        15.244(R)|      SLOW  |         4.634(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<4> |        14.990(R)|      SLOW  |         4.248(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<5> |        13.727(R)|      SLOW  |         3.754(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<6> |        13.471(R)|      SLOW  |         3.891(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<7> |        14.301(R)|      SLOW  |         4.421(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<8> |        14.586(R)|      SLOW  |         4.658(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<9> |        14.601(R)|      SLOW  |         4.637(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<10>|        14.775(R)|      SLOW  |         4.617(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<11>|        14.004(R)|      SLOW  |         4.421(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<12>|        13.840(R)|      SLOW  |         4.310(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<13>|        14.569(R)|      SLOW  |         4.594(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<14>|        14.792(R)|      SLOW  |         4.640(R)|      FAST  |clk_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.406|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul  7 17:53:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 768 MB



