#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  8 11:52:53 2025
# Process ID: 28348
# Current directory: C:/Users/rba83.ADSFU/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23744
# Log file: C:/Users/rba83.ADSFU/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/rba83.ADSFU/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/ENSC452/FinalStage/adventures_with_ip/adventures_with_ip.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'u:/ENSC452/FinalStage/ip_repo/bonustimer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/FinalStage/LFSR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/FinalStage/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1104.801 ; gain = 0.000
open_bd_design {U:/ENSC452/FinalStage/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip_design.bd}
Reading block design file <U:/ENSC452/FinalStage/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip_design.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- ac.uk:user:led_controller:1.0 - led_controller_0
Adding component instance block -- xilinx.com:user:zed_audio_ctrl:1.0 - zed_audio_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:Debouncer:1.0 - Debouncer
Adding component instance block -- sfu.ca:user:LFSR:1.0 - LFSR
Adding component instance block -- user.org:user:vga_controller:1.0 - vga_controller_0
Adding component instance block -- sfu.ca:user:bonustimer:1.0 - bonustimer
Successfully read diagram <ip_design> from block design file <U:/ENSC452/FinalStage/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip_design.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1225.965 ; gain = 121.164
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-13:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.871 ; gain = 11.203
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248469107
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2865.562 ; gain = 1550.691
set_property PROGRAM.FILE {U:/ENSC452/FinalStage/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {U:/ENSC452/FinalStage/adventures_with_ip/adventures_with_ip.runs/impl_1/ip_design_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
archive_project U:/ENSC452/FinalStage/adventures_with_ip.xpr.zip -temp_dir C:/Users/rba83.ADSFU/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-28348-ensc-pit-w30 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/rba83.ADSFU/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-28348-ensc-pit-w30' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'u:/ENSC452/FinalStage/ip_repo/bonustimer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/FinalStage/LFSR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/FinalStage/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/vga_tutorial_students/vga_controller_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/rba83.ADSFU/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-28348-ensc-pit-w30/PrjAr/_X_'.
INFO: [IP_Flow 19-7005] Skipping external file u:/ENSC452/FinalStage/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/ip/fifo_generator_0/fifo_generator_0.xci
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'u:/ENSC452/FinalStage/ip_repo/bonustimer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/FinalStage/LFSR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/FinalStage/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'u:/ENSC452/vga_tutorial_students/vga_controller_ip'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_axi_gpio_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_led_controller_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_zed_audio_ctrl_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_Debouncer_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_rst_ps7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_LFSR_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_vga_controller_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ip_design_bonustimer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'ip_design_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_led_controller_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_zed_audio_ctrl_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_Debouncer_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_LFSR_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_vga_controller_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ip_design_bonustimer_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_Debouncer_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_Debouncer_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_LFSR_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_LFSR_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_bonustimer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_bonustimer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_led_controller_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_led_controller_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_vga_controller_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_vga_controller_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ip_design_zed_audio_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ip_design_zed_audio_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
