# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SSh_UART_Project.srcs/sources_1/new/SS_DIVIDER.v" \
"../../../../SSh_UART_Project.srcs/sources_1/new/SS_UART.v" \
"../../../../SSh_UART_Project.srcs/sim_1/new/SS_UART_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
