Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 13:40:24 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323160049.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.422        0.000                      0                10748        0.067        0.000                      0                10748        0.264        0.000                       0                  3398  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.245        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.422        0.000                      0                10734        0.067        0.000                      0                10734        3.750        0.000                       0                  3302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDPE (Prop_fdpe_C_Q)         0.456     6.973 r  FDPE_2/Q
                         net (fo=1, routed)           0.199     7.172    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X160Y173       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688     8.165    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.351     8.517    
                         clock uncertainty           -0.053     8.464    
    SLICE_X160Y173       FDPE (Setup_fdpe_C_D)       -0.047     8.417    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.773ns (37.518%)  route 1.287ns (62.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.478     6.991 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.929     7.920    reset_counter[1]
    SLICE_X158Y175       LUT4 (Prop_lut4_I0_O)        0.295     8.215 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.573    reset_counter[3]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.773ns (37.518%)  route 1.287ns (62.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.478     6.991 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.929     7.920    reset_counter[1]
    SLICE_X158Y175       LUT4 (Prop_lut4_I0_O)        0.295     8.215 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.573    reset_counter[3]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.773ns (37.518%)  route 1.287ns (62.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.478     6.991 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.929     7.920    reset_counter[1]
    SLICE_X158Y175       LUT4 (Prop_lut4_I0_O)        0.295     8.215 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.573    reset_counter[3]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.773ns (37.518%)  route 1.287ns (62.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.478     6.991 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.929     7.920    reset_counter[1]
    SLICE_X158Y175       LUT4 (Prop_lut4_I0_O)        0.295     8.215 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.358     8.573    reset_counter[3]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.291    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.642ns (32.975%)  route 1.305ns (67.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.518     7.031 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.305     8.336    reset_counter[0]
    SLICE_X158Y174       LUT1 (Prop_lut1_I0_O)        0.124     8.460 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.460    reset_counter0[0]
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_D)        0.077    11.537    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.642ns (33.145%)  route 1.295ns (66.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.518     7.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.295     8.326    reset_counter[0]
    SLICE_X158Y174       LUT3 (Prop_lut3_I1_O)        0.124     8.450 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.450    reset_counter[2]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_D)        0.081    11.541    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.668ns (33.858%)  route 1.305ns (66.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.518     7.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.305     8.336    reset_counter[0]
    SLICE_X158Y174       LUT2 (Prop_lut2_I0_O)        0.150     8.486 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.486    reset_counter[1]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_D)        0.118    11.578    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.670ns (34.098%)  route 1.295ns (65.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.513ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.798     6.513    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.518     7.031 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.295     8.326    reset_counter[0]
    SLICE_X158Y174       LUT4 (Prop_lut4_I1_O)        0.152     8.478 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.478    reset_counter[3]_i_2_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.513    
                         clock uncertainty           -0.053    11.460    
    SLICE_X158Y174       FDSE (Setup_fdse_C_D)        0.118    11.578    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.578    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.419ns (45.584%)  route 0.500ns (54.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 11.161 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDPE (Prop_fdpe_C_Q)         0.419     6.936 r  FDPE_3/Q
                         net (fo=5, routed)           0.500     7.436    clk200_rst
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.684    11.161    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.315    11.477    
                         clock uncertainty           -0.053    11.424    
    SLICE_X158Y174       FDSE (Setup_fdse_C_S)       -0.699    10.725    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.725    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  3.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDPE (Prop_fdpe_C_Q)         0.141     2.080 r  FDPE_2/Q
                         net (fo=1, routed)           0.065     2.145    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X160Y173       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.553     1.939    
    SLICE_X160Y173       FDPE (Hold_fdpe_C_D)         0.075     2.014    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.392%)  route 0.175ns (45.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.175     2.276    reset_counter[0]
    SLICE_X159Y175       LUT6 (Prop_lut6_I1_O)        0.045     2.321 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.321    ic_reset_i_1_n_0
    SLICE_X159Y175       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X159Y175       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.517     1.973    
    SLICE_X159Y175       FDRE (Hold_fdre_C_D)         0.091     2.064    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.133%)  route 0.233ns (52.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.233     2.334    reset_counter[2]
    SLICE_X158Y174       LUT4 (Prop_lut4_I0_O)        0.044     2.378 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.378    reset_counter[3]_i_2_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y174       FDSE (Hold_fdse_C_D)         0.131     2.068    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.233     2.334    reset_counter[2]
    SLICE_X158Y174       LUT3 (Prop_lut3_I2_O)        0.045     2.379 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.379    reset_counter[2]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y174       FDSE (Hold_fdse_C_D)         0.121     2.058    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.612%)  route 0.187ns (59.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.067 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.254    clk200_rst
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y174       FDSE (Hold_fdse_C_S)        -0.045     1.928    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.612%)  route 0.187ns (59.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.067 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.254    clk200_rst
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y174       FDSE (Hold_fdse_C_S)        -0.045     1.928    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.612%)  route 0.187ns (59.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.067 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.254    clk200_rst
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y174       FDSE (Hold_fdse_C_S)        -0.045     1.928    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.612%)  route 0.187ns (59.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X160Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y173       FDPE (Prop_fdpe_C_Q)         0.128     2.067 r  FDPE_3/Q
                         net (fo=5, routed)           0.187     2.254    clk200_rst
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.973    
    SLICE_X158Y174       FDSE (Hold_fdse_C_S)        -0.045     1.928    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.245ns (36.571%)  route 0.425ns (63.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.148     2.085 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.425     2.510    reset_counter[1]
    SLICE_X158Y174       LUT2 (Prop_lut2_I1_O)        0.097     2.607 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.607    reset_counter[1]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y174       FDSE (Hold_fdse_C_D)         0.131     2.068    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.899%)  route 0.357ns (63.101%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.632     1.937    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y174       FDSE (Prop_fdse_C_Q)         0.164     2.101 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.220     2.321    reset_counter[2]
    SLICE_X158Y175       LUT4 (Prop_lut4_I2_O)        0.045     2.366 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.137     2.503    reset_counter[3]_i_1_n_0
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.901     2.490    clk200_clk
    SLICE_X158Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.937    
    SLICE_X158Y174       FDSE (Hold_fdse_C_CE)       -0.016     1.921    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X160Y173   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X160Y173   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y174   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y174   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y174   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X158Y174   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X159Y175   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X159Y175   ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X159Y175   ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X160Y173   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X158Y174   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.958ns (31.882%)  route 6.320ns (68.119%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.814     1.814    sys_clk
    SLICE_X156Y162       FDRE                                         r  controllerinjector_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y162       FDRE (Prop_fdre_C_Q)         0.419     2.233 r  controllerinjector_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.216     3.449    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X154Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.299     3.748 r  storage_9_reg_0_7_12_17/RAMA_D1/O
                         net (fo=3, routed)           1.153     4.901    p_0_in5_in[5]
    SLICE_X155Y164       LUT6 (Prop_lut6_I1_O)        0.124     5.025 r  controllerinjector_bankmachine7_count[2]_i_13/O
                         net (fo=1, routed)           0.000     5.025    controllerinjector_bankmachine7_count[2]_i_13_n_0
    SLICE_X155Y164       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.575 r  controllerinjector_bankmachine7_count_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.575    controllerinjector_bankmachine7_count_reg[2]_i_9_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.846 f  controllerinjector_bankmachine7_count_reg[2]_i_8/CO[0]
                         net (fo=4, routed)           0.756     6.602    controllerinjector_bankmachine7_hit
    SLICE_X149Y165       LUT5 (Prop_lut5_I2_O)        0.367     6.969 r  controllerinjector_bankmachine7_count[2]_i_4/O
                         net (fo=2, routed)           0.645     7.613    controllerinjector_bankmachine7_count[2]_i_4_n_0
    SLICE_X148Y165       LUT4 (Prop_lut4_I1_O)        0.352     7.965 f  controllerinjector_bankmachine7_count[2]_i_2/O
                         net (fo=6, routed)           0.827     8.793    controllerinjector_bankmachine7_count[2]_i_2_n_0
    SLICE_X149Y164       LUT6 (Prop_lut6_I1_O)        0.328     9.121 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.893    10.014    multiplexer_state[3]_i_9_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I1_O)        0.124    10.138 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.451    10.589    multiplexer_state[3]_i_3_n_0
    SLICE_X163Y163       LUT6 (Prop_lut6_I0_O)        0.124    10.713 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.092    multiplexer_next_state
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.698    11.698    sys_clk
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.078    11.776    
                         clock uncertainty           -0.057    11.719    
    SLICE_X163Y163       FDRE (Setup_fdre_C_CE)      -0.205    11.514    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.958ns (31.882%)  route 6.320ns (68.119%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.814     1.814    sys_clk
    SLICE_X156Y162       FDRE                                         r  controllerinjector_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y162       FDRE (Prop_fdre_C_Q)         0.419     2.233 r  controllerinjector_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.216     3.449    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X154Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.299     3.748 r  storage_9_reg_0_7_12_17/RAMA_D1/O
                         net (fo=3, routed)           1.153     4.901    p_0_in5_in[5]
    SLICE_X155Y164       LUT6 (Prop_lut6_I1_O)        0.124     5.025 r  controllerinjector_bankmachine7_count[2]_i_13/O
                         net (fo=1, routed)           0.000     5.025    controllerinjector_bankmachine7_count[2]_i_13_n_0
    SLICE_X155Y164       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.575 r  controllerinjector_bankmachine7_count_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.575    controllerinjector_bankmachine7_count_reg[2]_i_9_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.846 f  controllerinjector_bankmachine7_count_reg[2]_i_8/CO[0]
                         net (fo=4, routed)           0.756     6.602    controllerinjector_bankmachine7_hit
    SLICE_X149Y165       LUT5 (Prop_lut5_I2_O)        0.367     6.969 r  controllerinjector_bankmachine7_count[2]_i_4/O
                         net (fo=2, routed)           0.645     7.613    controllerinjector_bankmachine7_count[2]_i_4_n_0
    SLICE_X148Y165       LUT4 (Prop_lut4_I1_O)        0.352     7.965 f  controllerinjector_bankmachine7_count[2]_i_2/O
                         net (fo=6, routed)           0.827     8.793    controllerinjector_bankmachine7_count[2]_i_2_n_0
    SLICE_X149Y164       LUT6 (Prop_lut6_I1_O)        0.328     9.121 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.893    10.014    multiplexer_state[3]_i_9_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I1_O)        0.124    10.138 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.451    10.589    multiplexer_state[3]_i_3_n_0
    SLICE_X163Y163       LUT6 (Prop_lut6_I0_O)        0.124    10.713 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.092    multiplexer_next_state
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.698    11.698    sys_clk
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.078    11.776    
                         clock uncertainty           -0.057    11.719    
    SLICE_X163Y163       FDRE (Setup_fdre_C_CE)      -0.205    11.514    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.958ns (31.882%)  route 6.320ns (68.119%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.814     1.814    sys_clk
    SLICE_X156Y162       FDRE                                         r  controllerinjector_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y162       FDRE (Prop_fdre_C_Q)         0.419     2.233 r  controllerinjector_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.216     3.449    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X154Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.299     3.748 r  storage_9_reg_0_7_12_17/RAMA_D1/O
                         net (fo=3, routed)           1.153     4.901    p_0_in5_in[5]
    SLICE_X155Y164       LUT6 (Prop_lut6_I1_O)        0.124     5.025 r  controllerinjector_bankmachine7_count[2]_i_13/O
                         net (fo=1, routed)           0.000     5.025    controllerinjector_bankmachine7_count[2]_i_13_n_0
    SLICE_X155Y164       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.575 r  controllerinjector_bankmachine7_count_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.575    controllerinjector_bankmachine7_count_reg[2]_i_9_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.846 f  controllerinjector_bankmachine7_count_reg[2]_i_8/CO[0]
                         net (fo=4, routed)           0.756     6.602    controllerinjector_bankmachine7_hit
    SLICE_X149Y165       LUT5 (Prop_lut5_I2_O)        0.367     6.969 r  controllerinjector_bankmachine7_count[2]_i_4/O
                         net (fo=2, routed)           0.645     7.613    controllerinjector_bankmachine7_count[2]_i_4_n_0
    SLICE_X148Y165       LUT4 (Prop_lut4_I1_O)        0.352     7.965 f  controllerinjector_bankmachine7_count[2]_i_2/O
                         net (fo=6, routed)           0.827     8.793    controllerinjector_bankmachine7_count[2]_i_2_n_0
    SLICE_X149Y164       LUT6 (Prop_lut6_I1_O)        0.328     9.121 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.893    10.014    multiplexer_state[3]_i_9_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I1_O)        0.124    10.138 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.451    10.589    multiplexer_state[3]_i_3_n_0
    SLICE_X163Y163       LUT6 (Prop_lut6_I0_O)        0.124    10.713 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.092    multiplexer_next_state
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.698    11.698    sys_clk
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.078    11.776    
                         clock uncertainty           -0.057    11.719    
    SLICE_X163Y163       FDRE (Setup_fdre_C_CE)      -0.205    11.514    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine7_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 2.958ns (31.882%)  route 6.320ns (68.119%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.814     1.814    sys_clk
    SLICE_X156Y162       FDRE                                         r  controllerinjector_bankmachine7_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y162       FDRE (Prop_fdre_C_Q)         0.419     2.233 r  controllerinjector_bankmachine7_consume_reg[0]/Q
                         net (fo=27, routed)          1.216     3.449    storage_9_reg_0_7_12_17/ADDRA0
    SLICE_X154Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.299     3.748 r  storage_9_reg_0_7_12_17/RAMA_D1/O
                         net (fo=3, routed)           1.153     4.901    p_0_in5_in[5]
    SLICE_X155Y164       LUT6 (Prop_lut6_I1_O)        0.124     5.025 r  controllerinjector_bankmachine7_count[2]_i_13/O
                         net (fo=1, routed)           0.000     5.025    controllerinjector_bankmachine7_count[2]_i_13_n_0
    SLICE_X155Y164       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.575 r  controllerinjector_bankmachine7_count_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.575    controllerinjector_bankmachine7_count_reg[2]_i_9_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.846 f  controllerinjector_bankmachine7_count_reg[2]_i_8/CO[0]
                         net (fo=4, routed)           0.756     6.602    controllerinjector_bankmachine7_hit
    SLICE_X149Y165       LUT5 (Prop_lut5_I2_O)        0.367     6.969 r  controllerinjector_bankmachine7_count[2]_i_4/O
                         net (fo=2, routed)           0.645     7.613    controllerinjector_bankmachine7_count[2]_i_4_n_0
    SLICE_X148Y165       LUT4 (Prop_lut4_I1_O)        0.352     7.965 f  controllerinjector_bankmachine7_count[2]_i_2/O
                         net (fo=6, routed)           0.827     8.793    controllerinjector_bankmachine7_count[2]_i_2_n_0
    SLICE_X149Y164       LUT6 (Prop_lut6_I1_O)        0.328     9.121 r  multiplexer_state[3]_i_9/O
                         net (fo=2, routed)           0.893    10.014    multiplexer_state[3]_i_9_n_0
    SLICE_X162Y163       LUT6 (Prop_lut6_I1_O)        0.124    10.138 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.451    10.589    multiplexer_state[3]_i_3_n_0
    SLICE_X163Y163       LUT6 (Prop_lut6_I0_O)        0.124    10.713 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.379    11.092    multiplexer_next_state
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.698    11.698    sys_clk
    SLICE_X163Y163       FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.078    11.776    
                         clock uncertainty           -0.057    11.719    
    SLICE_X163Y163       FDRE (Setup_fdre_C_CE)      -0.205    11.514    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine4_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.082ns (32.738%)  route 6.332ns (67.262%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.737     1.737    sys_clk
    SLICE_X148Y165       FDRE                                         r  controllerinjector_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y165       FDRE (Prop_fdre_C_Q)         0.518     2.255 r  controllerinjector_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.364     3.619    storage_7_reg_0_7_6_11/ADDRB0
    SLICE_X148Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.771 r  storage_7_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.972     4.742    p_0_in3_in[0]
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.348     5.090 r  controllerinjector_bankmachine5_count[2]_i_13/O
                         net (fo=1, routed)           0.000     5.090    controllerinjector_bankmachine5_count[2]_i_13_n_0
    SLICE_X149Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.622 r  controllerinjector_bankmachine5_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.622    controllerinjector_bankmachine5_count_reg[2]_i_8_n_0
    SLICE_X149Y159       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.893 f  controllerinjector_bankmachine5_count_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.454     6.347    controllerinjector_bankmachine5_hit
    SLICE_X148Y159       LUT6 (Prop_lut6_I1_O)        0.373     6.720 r  controllerinjector_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.444     7.164    controllerinjector_bankmachine5_count[2]_i_4_n_0
    SLICE_X149Y160       LUT6 (Prop_lut6_I4_O)        0.124     7.288 f  controllerinjector_choose_req_grant[2]_i_12/O
                         net (fo=12, routed)          0.995     8.283    controllerinjector_choose_req_grant[2]_i_12_n_0
    SLICE_X153Y166       LUT6 (Prop_lut6_I2_O)        0.124     8.407 r  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.407    new_master_rdata_valid0_i_4_n_0
    SLICE_X153Y166       MUXF7 (Prop_muxf7_I1_O)      0.217     8.624 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=30, routed)          0.465     9.089    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X152Y168       LUT5 (Prop_lut5_I4_O)        0.299     9.388 r  controllerinjector_bankmachine7_consume[1]_i_2/O
                         net (fo=27, routed)          1.031    10.419    controllerinjector_bankmachine7_consume[1]_i_2_n_0
    SLICE_X155Y160       LUT5 (Prop_lut5_I0_O)        0.124    10.543 r  controllerinjector_bankmachine4_consume[0]_i_1/O
                         net (fo=1, routed)           0.608    11.151    controllerinjector_bankmachine4_consume[0]_i_1_n_0
    SLICE_X155Y160       FDRE                                         r  controllerinjector_bankmachine4_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.625    11.625    sys_clk
    SLICE_X155Y160       FDRE                                         r  controllerinjector_bankmachine4_consume_reg[0]/C
                         clock pessimism              0.078    11.703    
                         clock uncertainty           -0.057    11.646    
    SLICE_X155Y160       FDRE (Setup_fdre_C_D)       -0.047    11.599    controllerinjector_bankmachine4_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_dfi_p1_we_n_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 3.242ns (35.001%)  route 6.020ns (64.999%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.743     1.743    sys_clk
    SLICE_X155Y160       FDRE                                         r  controllerinjector_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y160       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  controllerinjector_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.180     3.379    storage_5_reg_0_7_12_17/ADDRA1
    SLICE_X152Y158       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.525 r  storage_5_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.099     4.625    p_0_in1_in[4]
    SLICE_X153Y158       LUT6 (Prop_lut6_I1_O)        0.328     4.953 r  controllerinjector_bankmachine3_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.953    controllerinjector_bankmachine3_count[2]_i_11_n_0
    SLICE_X153Y158       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.503 r  controllerinjector_bankmachine3_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.503    controllerinjector_bankmachine3_count_reg[2]_i_7_n_0
    SLICE_X153Y159       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.774 f  controllerinjector_bankmachine3_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.629     6.403    controllerinjector_bankmachine3_hit
    SLICE_X149Y163       LUT6 (Prop_lut6_I1_O)        0.373     6.776 r  controllerinjector_bankmachine3_count[2]_i_4/O
                         net (fo=4, routed)           0.673     7.449    controllerinjector_bankmachine3_count[2]_i_4_n_0
    SLICE_X149Y163       LUT3 (Prop_lut3_I1_O)        0.152     7.601 f  controllerinjector_bankmachine3_count[2]_i_2/O
                         net (fo=5, routed)           0.867     8.468    controllerinjector_bankmachine3_count[2]_i_2_n_0
    SLICE_X156Y164       LUT5 (Prop_lut5_I0_O)        0.332     8.800 r  controllerinjector_dfi_p0_we_n_i_7/O
                         net (fo=1, routed)           0.000     8.800    controllerinjector_dfi_p0_we_n_i_7_n_0
    SLICE_X156Y164       MUXF7 (Prop_muxf7_I1_O)      0.217     9.017 r  controllerinjector_dfi_p0_we_n_reg_i_3/O
                         net (fo=1, routed)           0.605     9.622    controllerinjector_dfi_p0_we_n_reg_i_3_n_0
    SLICE_X156Y167       LUT6 (Prop_lut6_I1_O)        0.299     9.921 f  controllerinjector_dfi_p0_we_n_i_2/O
                         net (fo=2, routed)           0.584    10.505    controllerinjector_dfi_p0_we_n_i_2_n_0
    SLICE_X160Y167       LUT5 (Prop_lut5_I4_O)        0.118    10.623 r  controllerinjector_dfi_p1_we_n_i_1/O
                         net (fo=1, routed)           0.382    11.005    controllerinjector_dfi_p1_we_n_i_1_n_0
    SLICE_X161Y167       FDSE                                         r  controllerinjector_dfi_p1_we_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.695    11.695    sys_clk
    SLICE_X161Y167       FDSE                                         r  controllerinjector_dfi_p1_we_n_reg/C
                         clock pessimism              0.078    11.773    
                         clock uncertainty           -0.057    11.716    
    SLICE_X161Y167       FDSE (Setup_fdse_C_D)       -0.249    11.467    controllerinjector_dfi_p1_we_n_reg
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 uart_rx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 1.614ns (18.627%)  route 7.051ns (81.373%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.734     1.734    sys_clk
    SLICE_X146Y182       FDRE                                         r  uart_rx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y182       FDRE (Prop_fdre_C_Q)         0.518     2.252 f  uart_rx_pending_reg/Q
                         net (fo=4, routed)           1.034     3.286    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/uart_rx_pending
    SLICE_X146Y179       LUT4 (Prop_lut4_I0_O)        0.124     3.410 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.885     4.295    lm32_cpu/interrupt_unit/basesoc_interrupt[1]
    SLICE_X133Y177       LUT6 (Prop_lut6_I5_O)        0.124     4.419 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.438     4.857    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X133Y178       LUT5 (Prop_lut5_I2_O)        0.124     4.981 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.799     5.780    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X129Y180       LUT5 (Prop_lut5_I4_O)        0.124     5.904 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.528     6.431    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X129Y180       LUT4 (Prop_lut4_I0_O)        0.150     6.581 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           0.988     7.570    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X128Y182       LUT5 (Prop_lut5_I0_O)        0.326     7.896 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.298     9.194    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X129Y172       LUT3 (Prop_lut3_I1_O)        0.124     9.318 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_3__2/O
                         net (fo=2, routed)           1.081    10.399    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[5]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.650    11.650    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.078    11.728    
                         clock uncertainty           -0.057    11.672    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    11.106    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bankmachine4_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 3.082ns (33.605%)  route 6.089ns (66.395%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.737     1.737    sys_clk
    SLICE_X148Y165       FDRE                                         r  controllerinjector_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y165       FDRE (Prop_fdre_C_Q)         0.518     2.255 r  controllerinjector_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.364     3.619    storage_7_reg_0_7_6_11/ADDRB0
    SLICE_X148Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.771 r  storage_7_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.972     4.742    p_0_in3_in[0]
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.348     5.090 r  controllerinjector_bankmachine5_count[2]_i_13/O
                         net (fo=1, routed)           0.000     5.090    controllerinjector_bankmachine5_count[2]_i_13_n_0
    SLICE_X149Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.622 r  controllerinjector_bankmachine5_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.622    controllerinjector_bankmachine5_count_reg[2]_i_8_n_0
    SLICE_X149Y159       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.893 f  controllerinjector_bankmachine5_count_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.454     6.347    controllerinjector_bankmachine5_hit
    SLICE_X148Y159       LUT6 (Prop_lut6_I1_O)        0.373     6.720 r  controllerinjector_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.444     7.164    controllerinjector_bankmachine5_count[2]_i_4_n_0
    SLICE_X149Y160       LUT6 (Prop_lut6_I4_O)        0.124     7.288 r  controllerinjector_choose_req_grant[2]_i_12/O
                         net (fo=12, routed)          0.995     8.283    controllerinjector_choose_req_grant[2]_i_12_n_0
    SLICE_X153Y166       LUT6 (Prop_lut6_I2_O)        0.124     8.407 f  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.407    new_master_rdata_valid0_i_4_n_0
    SLICE_X153Y166       MUXF7 (Prop_muxf7_I1_O)      0.217     8.624 f  new_master_rdata_valid0_reg_i_2/O
                         net (fo=30, routed)          0.894     9.517    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X145Y161       LUT6 (Prop_lut6_I3_O)        0.299     9.816 f  bankmachine4_state[2]_i_2/O
                         net (fo=3, routed)           0.636    10.452    bankmachine4_state[2]_i_2_n_0
    SLICE_X146Y160       LUT5 (Prop_lut5_I0_O)        0.124    10.576 r  bankmachine4_state[2]_i_1/O
                         net (fo=1, routed)           0.332    10.908    bankmachine4_state[2]_i_1_n_0
    SLICE_X146Y160       FDRE                                         r  bankmachine4_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.623    11.623    sys_clk
    SLICE_X146Y160       FDRE                                         r  bankmachine4_state_reg[2]/C
                         clock pessimism              0.078    11.701    
                         clock uncertainty           -0.057    11.644    
    SLICE_X146Y160       FDRE (Setup_fdre_C_D)       -0.016    11.628    bankmachine4_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 controllerinjector_bankmachine5_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllerinjector_bankmachine7_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 3.082ns (33.608%)  route 6.088ns (66.392%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 11.697 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.737     1.737    sys_clk
    SLICE_X148Y165       FDRE                                         r  controllerinjector_bankmachine5_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y165       FDRE (Prop_fdre_C_Q)         0.518     2.255 r  controllerinjector_bankmachine5_consume_reg[0]/Q
                         net (fo=27, routed)          1.364     3.619    storage_7_reg_0_7_6_11/ADDRB0
    SLICE_X148Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.771 r  storage_7_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.972     4.742    p_0_in3_in[0]
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.348     5.090 r  controllerinjector_bankmachine5_count[2]_i_13/O
                         net (fo=1, routed)           0.000     5.090    controllerinjector_bankmachine5_count[2]_i_13_n_0
    SLICE_X149Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.622 r  controllerinjector_bankmachine5_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.622    controllerinjector_bankmachine5_count_reg[2]_i_8_n_0
    SLICE_X149Y159       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.893 f  controllerinjector_bankmachine5_count_reg[2]_i_7/CO[0]
                         net (fo=2, routed)           0.454     6.347    controllerinjector_bankmachine5_hit
    SLICE_X148Y159       LUT6 (Prop_lut6_I1_O)        0.373     6.720 r  controllerinjector_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.444     7.164    controllerinjector_bankmachine5_count[2]_i_4_n_0
    SLICE_X149Y160       LUT6 (Prop_lut6_I4_O)        0.124     7.288 f  controllerinjector_choose_req_grant[2]_i_12/O
                         net (fo=12, routed)          0.995     8.283    controllerinjector_choose_req_grant[2]_i_12_n_0
    SLICE_X153Y166       LUT6 (Prop_lut6_I2_O)        0.124     8.407 r  new_master_rdata_valid0_i_4/O
                         net (fo=1, routed)           0.000     8.407    new_master_rdata_valid0_i_4_n_0
    SLICE_X153Y166       MUXF7 (Prop_muxf7_I1_O)      0.217     8.624 r  new_master_rdata_valid0_reg_i_2/O
                         net (fo=30, routed)          0.465     9.089    new_master_rdata_valid0_reg_i_2_n_0
    SLICE_X152Y168       LUT5 (Prop_lut5_I4_O)        0.299     9.388 r  controllerinjector_bankmachine7_consume[1]_i_2/O
                         net (fo=27, routed)          0.870    10.258    controllerinjector_bankmachine7_consume[1]_i_2_n_0
    SLICE_X156Y162       LUT5 (Prop_lut5_I3_O)        0.124    10.382 r  controllerinjector_bankmachine7_consume[0]_i_1/O
                         net (fo=1, routed)           0.525    10.907    controllerinjector_bankmachine7_consume[0]_i_1_n_0
    SLICE_X156Y162       FDRE                                         r  controllerinjector_bankmachine7_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.697    11.697    sys_clk
    SLICE_X156Y162       FDRE                                         r  controllerinjector_bankmachine7_consume_reg[0]/C
                         clock pessimism              0.078    11.775    
                         clock uncertainty           -0.057    11.718    
    SLICE_X156Y162       FDRE (Setup_fdre_C_D)       -0.047    11.671    controllerinjector_bankmachine7_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 3.884ns (42.734%)  route 5.205ns (57.266%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        1.725     1.725    sys_clk
    SLICE_X140Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y172       FDRE (Prop_fdre_C_Q)         0.518     2.243 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.736     2.979    bridge_word_counter[0]
    SLICE_X137Y169       LUT2 (Prop_lut2_I1_O)        0.124     3.103 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.103    tag_mem_reg_i_43_n_0
    SLICE_X137Y169       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.635 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.635    tag_mem_reg_i_33_n_0
    SLICE_X137Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.749    tag_mem_reg_i_32_n_0
    SLICE_X137Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.863    tag_mem_reg_i_31_n_0
    SLICE_X137Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.977    tag_mem_reg_i_37_n_0
    SLICE_X137Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.091    tag_mem_reg_i_36_n_0
    SLICE_X137Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.205 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.009     4.214    tag_mem_reg_i_35_n_0
    SLICE_X137Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.328 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.328    tag_mem_reg_i_34_n_0
    SLICE_X137Y176       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.550 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.440     4.990    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X138Y175       LUT5 (Prop_lut5_I0_O)        0.299     5.289 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.928     6.217    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X140Y171       LUT6 (Prop_lut6_I1_O)        0.124     6.341 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.341    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X140Y171       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.874 f  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.649     7.524    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X141Y172       LUT3 (Prop_lut3_I2_O)        0.124     7.648 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.403     8.051    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X141Y173       LUT6 (Prop_lut6_I0_O)        0.124     8.175 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.658     8.833    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X140Y176       LUT4 (Prop_lut4_I0_O)        0.124     8.957 f  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.952     9.908    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X135Y177       LUT4 (Prop_lut4_I0_O)        0.150    10.058 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.430    10.488    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X134Y177       LUT4 (Prop_lut4_I3_O)        0.326    10.814 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    10.814    lm32_cpu/load_store_unit/dcache_n_22
    SLICE_X134Y177       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3303, routed)        1.546    11.546    lm32_cpu/load_store_unit/out
    SLICE_X134Y177       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.078    11.624    
                         clock uncertainty           -0.057    11.567    
    SLICE_X134Y177       FDRE (Setup_fdre_C_D)        0.029    11.596    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  0.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.436%)  route 0.218ns (59.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.606     0.606    lm32_cpu/instruction_unit/out
    SLICE_X140Y177       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y177       FDRE (Prop_fdre_C_Q)         0.148     0.754 r  lm32_cpu/instruction_unit/icache_refill_data_reg[9]/Q
                         net (fo=1, routed)           0.218     0.972    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][9]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.918     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.662    
    RAMB36_X7Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     0.905    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.964%)  route 0.203ns (59.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.612     0.612    sys_clk
    SLICE_X145Y182       FDRE                                         r  uart_rx_fifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y182       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  uart_rx_fifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.203     0.956    storage_1_reg_0_15_0_5/ADDRD2
    SLICE_X146Y181       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.880     0.880    storage_1_reg_0_15_0_5/WCLK
    SLICE_X146Y181       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y181       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     0.879    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.614     0.614    sys_clk
    SLICE_X145Y185       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y185       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.261     1.015    storage_reg_0_15_0_5/ADDRD0
    SLICE_X146Y184       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3303, routed)        0.883     0.883    storage_reg_0_15_0_5/WCLK
    SLICE_X146Y184       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.628    
    SLICE_X146Y184       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y72     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y73     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X8Y73    data_mem_grain10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X8Y77    data_mem_grain11_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y39    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X8Y72    data_mem_grain12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X8Y74    data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X8Y69    data_mem_grain14_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y181  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y181  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y181  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y181  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y181  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y181  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y165  storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X158Y165  storage_2_reg_0_7_0_5/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.560 (r) | FAST    |     3.761 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.523 (r) | SLOW    |    -0.007 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.990 (r) | SLOW    |    -2.645 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.506 (r) | SLOW    |    -2.427 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.874 (r) | SLOW    |    -2.590 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.450 (r) | SLOW    |      1.911 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.547 (r) | SLOW    |      1.508 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.987 (r) | SLOW    |      1.687 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.602 (r) | SLOW    |      1.996 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.913 (r) | SLOW    |      2.133 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.837 (r) | SLOW    |      1.628 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.442 (r) | SLOW    |      1.906 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.137 (r) | SLOW    |      1.750 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.764 (r) | SLOW    |      2.065 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.386 (r) | SLOW    |      2.367 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      8.067 (r) | SLOW    |      2.179 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      8.070 (r) | SLOW    |      2.212 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.536 (r) | SLOW    |      2.423 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.528 (r) | SLOW    |      2.433 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.382 (r) | SLOW    |      2.342 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.678 (r) | SLOW    |      2.489 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.299 (r) | SLOW    |      1.825 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.382 (r) | SLOW    |      2.326 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.300 (r) | SLOW    |      1.827 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.383 (r) | SLOW    |      2.323 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.877 (r) | SLOW    |      5.349 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     13.870 (r) | SLOW    |      5.350 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     14.166 (r) | SLOW    |      5.459 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     13.872 (r) | SLOW    |      5.349 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     11.890 (r) | SLOW    |      4.220 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.147 (r) | SLOW    |      3.830 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     12.694 (r) | SLOW    |      4.664 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.955 (r) | SLOW    |      5.588 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     12.513 (r) | SLOW    |      4.158 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.282 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.578 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.131 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.450 (r) | SLOW    |   1.911 (r) | FAST    |    0.903 |
ddram_dq[1]        |   6.547 (r) | SLOW    |   1.508 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.987 (r) | SLOW    |   1.687 (r) | FAST    |    0.441 |
ddram_dq[3]        |   7.602 (r) | SLOW    |   1.996 (r) | FAST    |    1.055 |
ddram_dq[4]        |   7.913 (r) | SLOW    |   2.133 (r) | FAST    |    1.367 |
ddram_dq[5]        |   6.837 (r) | SLOW    |   1.628 (r) | FAST    |    0.291 |
ddram_dq[6]        |   7.442 (r) | SLOW    |   1.906 (r) | FAST    |    0.895 |
ddram_dq[7]        |   7.137 (r) | SLOW    |   1.750 (r) | FAST    |    0.591 |
ddram_dq[8]        |   7.764 (r) | SLOW    |   2.065 (r) | FAST    |    1.218 |
ddram_dq[9]        |   8.386 (r) | SLOW    |   2.367 (r) | FAST    |    1.839 |
ddram_dq[10]       |   8.067 (r) | SLOW    |   2.179 (r) | FAST    |    1.520 |
ddram_dq[11]       |   8.070 (r) | SLOW    |   2.212 (r) | FAST    |    1.523 |
ddram_dq[12]       |   8.536 (r) | SLOW    |   2.423 (r) | FAST    |    1.989 |
ddram_dq[13]       |   8.528 (r) | SLOW    |   2.433 (r) | FAST    |    1.981 |
ddram_dq[14]       |   8.382 (r) | SLOW    |   2.342 (r) | FAST    |    1.836 |
ddram_dq[15]       |   8.678 (r) | SLOW    |   2.489 (r) | FAST    |    2.131 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.678 (r) | SLOW    |   1.508 (r) | FAST    |    2.131 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.084 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.299 (r) | SLOW    |   1.825 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.382 (r) | SLOW    |   2.326 (r) | FAST    |    1.083 |
ddram_dqs_p[0]     |   7.300 (r) | SLOW    |   1.827 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.383 (r) | SLOW    |   2.323 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   1.825 (r) | FAST    |    1.084 |
-------------------+-------------+---------+-------------+---------+----------+




