// Seed: 1391265769
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3
    , id_6,
    input logic id_4,
    input logic id_5
);
  logic id_7;
  type_14(
      1, id_2, 1
  );
  always @(posedge {1, 1, id_7}) id_3 <= 1;
  defparam id_8.id_9 = id_6 && id_7;
endmodule
