#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain for Timing/Power analysis on the mapped FPGA
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Thu Aug  8 18:22:31 2024
#############################################

##################################################
# Create clock                                    
##################################################
create_clock clk[0] -period 1.999999943e-09 -waveform {0 9.999999717e-10}

##################################################
# Create input and output delays for used I/Os    
##################################################
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[103]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[102]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[93]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[124]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[65]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[66]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[146]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[73]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[125]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[56]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[130]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[77]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[112]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[74]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[140]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[133]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[106]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[86]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[135]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[75]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[128]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[118]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[80]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[116]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[114]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[95]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[76]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[71]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[129]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[105]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[107]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[141]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[62]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[121]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[98]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[72]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[131]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[126]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[139]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[115]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[104]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[221]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[210]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[192]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[4]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[199]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[19]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[204]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[3]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[203]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[194]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[163]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[193]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[2]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[198]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[196]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[213]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[215]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[216]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[205]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[201]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[208]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[207]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[223]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[200]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[218]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[206]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[7]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[160]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[6]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[212]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[161]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[202]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[217]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[219]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[220]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[209]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[211]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[195]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[214]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[222]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[167]
set_input_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[151]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[113]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[111]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[136]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[68]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[79]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[122]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[89]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[94]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[134]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[109]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[96]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[84]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[91]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[88]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[99]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[78]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[123]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[67]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[70]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[138]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[87]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[85]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[81]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[64]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[101]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[143]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[119]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[92]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[132]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[142]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[117]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[137]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[32]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[127]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[100]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[34]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[120]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[108]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[83]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[110]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[90]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[82]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[97]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[186]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[145]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[188]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[152]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[169]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[181]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[176]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[164]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[148]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[172]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[179]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[149]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[177]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[165]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[157]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[174]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[173]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[158]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[175]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[153]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[191]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[155]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[154]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[180]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[182]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[184]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[144]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[162]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[190]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[159]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[156]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[150]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[168]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[187]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[170]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[178]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[166]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[197]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[147]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[189]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[171]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[183]
set_output_delay -clock clk[0] -max 1.999999943e-09 gfpga_pad_GPIO_PAD[185]

##################################################
# Disable timing for unused I/Os    
##################################################
set_disable_timing gfpga_pad_GPIO_PAD[0]
set_disable_timing gfpga_pad_GPIO_PAD[1]
set_disable_timing gfpga_pad_GPIO_PAD[5]
set_disable_timing gfpga_pad_GPIO_PAD[8]
set_disable_timing gfpga_pad_GPIO_PAD[9]
set_disable_timing gfpga_pad_GPIO_PAD[10]
set_disable_timing gfpga_pad_GPIO_PAD[11]
set_disable_timing gfpga_pad_GPIO_PAD[12]
set_disable_timing gfpga_pad_GPIO_PAD[13]
set_disable_timing gfpga_pad_GPIO_PAD[14]
set_disable_timing gfpga_pad_GPIO_PAD[15]
set_disable_timing gfpga_pad_GPIO_PAD[16]
set_disable_timing gfpga_pad_GPIO_PAD[17]
set_disable_timing gfpga_pad_GPIO_PAD[18]
set_disable_timing gfpga_pad_GPIO_PAD[20]
set_disable_timing gfpga_pad_GPIO_PAD[21]
set_disable_timing gfpga_pad_GPIO_PAD[22]
set_disable_timing gfpga_pad_GPIO_PAD[23]
set_disable_timing gfpga_pad_GPIO_PAD[24]
set_disable_timing gfpga_pad_GPIO_PAD[25]
set_disable_timing gfpga_pad_GPIO_PAD[26]
set_disable_timing gfpga_pad_GPIO_PAD[27]
set_disable_timing gfpga_pad_GPIO_PAD[28]
set_disable_timing gfpga_pad_GPIO_PAD[29]
set_disable_timing gfpga_pad_GPIO_PAD[30]
set_disable_timing gfpga_pad_GPIO_PAD[31]
set_disable_timing gfpga_pad_GPIO_PAD[33]
set_disable_timing gfpga_pad_GPIO_PAD[35]
set_disable_timing gfpga_pad_GPIO_PAD[36]
set_disable_timing gfpga_pad_GPIO_PAD[37]
set_disable_timing gfpga_pad_GPIO_PAD[38]
set_disable_timing gfpga_pad_GPIO_PAD[39]
set_disable_timing gfpga_pad_GPIO_PAD[40]
set_disable_timing gfpga_pad_GPIO_PAD[41]
set_disable_timing gfpga_pad_GPIO_PAD[42]
set_disable_timing gfpga_pad_GPIO_PAD[43]
set_disable_timing gfpga_pad_GPIO_PAD[44]
set_disable_timing gfpga_pad_GPIO_PAD[45]
set_disable_timing gfpga_pad_GPIO_PAD[46]
set_disable_timing gfpga_pad_GPIO_PAD[47]
set_disable_timing gfpga_pad_GPIO_PAD[48]
set_disable_timing gfpga_pad_GPIO_PAD[49]
set_disable_timing gfpga_pad_GPIO_PAD[50]
set_disable_timing gfpga_pad_GPIO_PAD[51]
set_disable_timing gfpga_pad_GPIO_PAD[52]
set_disable_timing gfpga_pad_GPIO_PAD[53]
set_disable_timing gfpga_pad_GPIO_PAD[54]
set_disable_timing gfpga_pad_GPIO_PAD[55]
set_disable_timing gfpga_pad_GPIO_PAD[57]
set_disable_timing gfpga_pad_GPIO_PAD[58]
set_disable_timing gfpga_pad_GPIO_PAD[59]
set_disable_timing gfpga_pad_GPIO_PAD[60]
set_disable_timing gfpga_pad_GPIO_PAD[61]
set_disable_timing gfpga_pad_GPIO_PAD[63]
set_disable_timing gfpga_pad_GPIO_PAD[69]

##################################################
# Disable timing for global ports                 
##################################################
set_disable_timing set[0]
set_disable_timing reset[0]
set_disable_timing pReset[0]
set_disable_timing prog_clk[0]
set_disable_timing fpga_top/grid_io_bottom_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/Q
set_disable_timing fpga_top/grid_io_bottom_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/QN
set_disable_timing fpga_top/grid_io_right_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/Q
set_disable_timing fpga_top/grid_io_right_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/grid_io_top_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/Q
set_disable_timing fpga_top/grid_io_top_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/grid_io_left_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/Q
set_disable_timing fpga_top/grid_io_left_*__*_/logical_tile_io_mode_io__*/logical_tile_io_mode_physical__iopad_*/GPIO_DFFR_mem/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__ble*_*/logical_tile_clb_mode_default__fle_mode_physical__ble*_mode_default__lut*_*/lut*_DFFR_mem/DFFR_*_/Q
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__ble*_*/logical_tile_clb_mode_default__fle_mode_physical__ble*_mode_default__lut*_*/lut*_DFFR_mem/DFFR_*_/QN
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__ble*_*/mem_ble*_out_*/DFFR_*_/Q
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__ble*_*/mem_ble*_out_*/DFFR_*_/QN
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/mem_fle_*_in_*/DFFR_*_/Q
set_disable_timing fpga_top/grid_clb_*__*_/logical_tile_clb_mode_clb__*/mem_fle_*_in_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_left_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cby_*__*_/mem_right_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_bottom_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/Q
set_disable_timing fpga_top/cbx_*__*_/mem_top_ipin_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_top_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_right_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_bottom_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/Q
set_disable_timing fpga_top/sb_*__*_/mem_left_track_*/DFFR_*_/QN
##################################################
# Disable timing for Connection block cbx_1__0_
##################################################
set_disable_timing cbx_1__0_/chanx_left_in[0]
set_disable_timing cbx_1__0_/chanx_left_in[1]
set_disable_timing cbx_1__0_/chanx_left_in[10]
set_disable_timing cbx_1__0_/chanx_left_in[14]
set_disable_timing cbx_1__0_/chanx_left_in[19]
set_disable_timing cbx_1__0_/chanx_left_in[24]
set_disable_timing cbx_1__0_/chanx_left_in[25]
set_disable_timing cbx_1__0_/chanx_left_in[27]
set_disable_timing cbx_1__0_/chanx_left_in[29]
set_disable_timing cbx_1__0_/chanx_left_in[31]
set_disable_timing cbx_1__0_/chanx_left_in[32]
set_disable_timing cbx_1__0_/chanx_left_out[0]
set_disable_timing cbx_1__0_/chanx_left_out[1]
set_disable_timing cbx_1__0_/chanx_left_out[10]
set_disable_timing cbx_1__0_/chanx_left_out[14]
set_disable_timing cbx_1__0_/chanx_left_out[19]
set_disable_timing cbx_1__0_/chanx_left_out[24]
set_disable_timing cbx_1__0_/chanx_left_out[25]
set_disable_timing cbx_1__0_/chanx_left_out[27]
set_disable_timing cbx_1__0_/chanx_left_out[29]
set_disable_timing cbx_1__0_/chanx_left_out[31]
set_disable_timing cbx_1__0_/chanx_left_out[32]
set_disable_timing cbx_1__0_/bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_1__0_/bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_1__0_/bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_1__0_/bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[1]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[1]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[1]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[1]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[1]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[1]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[1]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[1]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_26/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[0]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[0]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[2]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[2]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[2]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[2]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[2]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_26/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[3]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[3]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_26/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[2]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[2]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[2]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[5]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[4]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[5]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[4]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[5]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[4]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[4]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[5]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[6]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[4]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[5]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[5]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_26/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[6]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[4]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[4]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[6]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[6]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[7]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[6]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[6]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_26/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[7]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[6]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[9]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_18/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_26/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[8]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_42/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_9/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_15/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_21/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_27/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_36/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_48/in[10]
set_disable_timing cbx_1__0_/mux_top_ipin_2/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_10/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_16/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_22/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_28/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_37/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_43/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_49/in[10]
set_disable_timing cbx_1__0_/mux_top_ipin_3/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[9]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_11/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_17/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_23/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_29/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[8]
set_disable_timing cbx_1__0_/mux_bottom_ipin_38/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_44/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_50/in[10]
set_disable_timing cbx_1__0_/mux_top_ipin_4/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_5/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_12/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_24/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_30/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_33/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_39/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_45/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_51/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_13/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_19/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_25/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_31/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_34/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_40/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_46/in[10]
set_disable_timing cbx_1__0_/mux_top_ipin_0/in[10]
set_disable_timing cbx_1__0_/mux_top_ipin_6/in[10]
set_disable_timing cbx_1__0_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_14/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_20/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_26/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_32/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_35/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_47/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[11]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[11]
set_disable_timing cbx_1__0_/mux_bottom_ipin_41/in[10]
set_disable_timing cbx_1__0_/mux_top_ipin_1/in[10]
set_disable_timing cbx_1__0_/mux_top_ipin_7/in[10]
##################################################
# Disable timing for Connection block cbx_1__1_
##################################################
set_disable_timing cbx_1__1_/chanx_left_in[0]
set_disable_timing cbx_1__1_/chanx_left_in[3]
set_disable_timing cbx_1__1_/chanx_right_in[3]
set_disable_timing cbx_1__1_/chanx_left_in[6]
set_disable_timing cbx_1__1_/chanx_left_in[7]
set_disable_timing cbx_1__1_/chanx_left_in[9]
set_disable_timing cbx_1__1_/chanx_right_in[10]
set_disable_timing cbx_1__1_/chanx_left_in[12]
set_disable_timing cbx_1__1_/chanx_left_in[13]
set_disable_timing cbx_1__1_/chanx_left_in[18]
set_disable_timing cbx_1__1_/chanx_left_in[19]
set_disable_timing cbx_1__1_/chanx_left_in[21]
set_disable_timing cbx_1__1_/chanx_right_in[21]
set_disable_timing cbx_1__1_/chanx_left_in[22]
set_disable_timing cbx_1__1_/chanx_right_in[22]
set_disable_timing cbx_1__1_/chanx_left_in[26]
set_disable_timing cbx_1__1_/chanx_left_in[27]
set_disable_timing cbx_1__1_/chanx_left_in[29]
set_disable_timing cbx_1__1_/chanx_left_in[30]
set_disable_timing cbx_1__1_/chanx_right_in[30]
set_disable_timing cbx_1__1_/chanx_right_in[31]
set_disable_timing cbx_1__1_/chanx_left_in[32]
set_disable_timing cbx_1__1_/chanx_left_out[0]
set_disable_timing cbx_1__1_/chanx_left_out[3]
set_disable_timing cbx_1__1_/chanx_right_out[3]
set_disable_timing cbx_1__1_/chanx_left_out[6]
set_disable_timing cbx_1__1_/chanx_left_out[7]
set_disable_timing cbx_1__1_/chanx_left_out[9]
set_disable_timing cbx_1__1_/chanx_right_out[10]
set_disable_timing cbx_1__1_/chanx_left_out[12]
set_disable_timing cbx_1__1_/chanx_left_out[13]
set_disable_timing cbx_1__1_/chanx_left_out[18]
set_disable_timing cbx_1__1_/chanx_left_out[19]
set_disable_timing cbx_1__1_/chanx_left_out[21]
set_disable_timing cbx_1__1_/chanx_right_out[21]
set_disable_timing cbx_1__1_/chanx_left_out[22]
set_disable_timing cbx_1__1_/chanx_right_out[22]
set_disable_timing cbx_1__1_/chanx_left_out[26]
set_disable_timing cbx_1__1_/chanx_left_out[27]
set_disable_timing cbx_1__1_/chanx_left_out[29]
set_disable_timing cbx_1__1_/chanx_left_out[30]
set_disable_timing cbx_1__1_/chanx_right_out[30]
set_disable_timing cbx_1__1_/chanx_right_out[31]
set_disable_timing cbx_1__1_/chanx_left_out[32]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0]
set_disable_timing cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[1]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[1]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[0]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[0]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[3]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[2]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[2]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[3]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[5]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[5]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[4]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[4]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[6]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[7]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[7]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[6]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[9]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[8]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[9]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_1__1_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[8]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[9]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[8]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_38/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_5/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_11/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_17/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_26/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_32/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_44/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_50/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_39/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_0/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_6/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_12/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_18/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_27/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_33/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_45/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_51/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[9]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_52/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_1/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_7/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_13/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_19/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_28/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_34/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_36/in[8]
set_disable_timing cbx_1__1_/mux_top_ipin_40/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_46/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_2/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_8/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_14/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_20/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_23/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_29/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_35/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_41/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_47/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_3/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_9/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_15/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_21/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_24/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_30/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_42/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_48/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[11]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[11]
set_disable_timing cbx_1__1_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_1__1_/mux_bottom_ipin_8/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_4/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_10/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_16/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_22/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_25/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_31/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_37/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_43/in[10]
set_disable_timing cbx_1__1_/mux_top_ipin_49/in[10]
##################################################
# Disable timing for Connection block cbx_1__2_
##################################################
set_disable_timing cbx_1__2_/chanx_left_in[0]
set_disable_timing cbx_1__2_/chanx_right_in[0]
set_disable_timing cbx_1__2_/chanx_left_in[2]
set_disable_timing cbx_1__2_/chanx_left_in[4]
set_disable_timing cbx_1__2_/chanx_left_in[5]
set_disable_timing cbx_1__2_/chanx_left_in[6]
set_disable_timing cbx_1__2_/chanx_left_in[7]
set_disable_timing cbx_1__2_/chanx_left_in[8]
set_disable_timing cbx_1__2_/chanx_left_in[10]
set_disable_timing cbx_1__2_/chanx_left_in[11]
set_disable_timing cbx_1__2_/chanx_right_in[11]
set_disable_timing cbx_1__2_/chanx_left_in[12]
set_disable_timing cbx_1__2_/chanx_left_in[14]
set_disable_timing cbx_1__2_/chanx_left_in[15]
set_disable_timing cbx_1__2_/chanx_left_in[16]
set_disable_timing cbx_1__2_/chanx_right_in[16]
set_disable_timing cbx_1__2_/chanx_left_in[18]
set_disable_timing cbx_1__2_/chanx_right_in[20]
set_disable_timing cbx_1__2_/chanx_left_in[21]
set_disable_timing cbx_1__2_/chanx_left_in[22]
set_disable_timing cbx_1__2_/chanx_right_in[22]
set_disable_timing cbx_1__2_/chanx_left_in[24]
set_disable_timing cbx_1__2_/chanx_left_in[27]
set_disable_timing cbx_1__2_/chanx_right_in[27]
set_disable_timing cbx_1__2_/chanx_left_in[28]
set_disable_timing cbx_1__2_/chanx_left_in[29]
set_disable_timing cbx_1__2_/chanx_left_in[30]
set_disable_timing cbx_1__2_/chanx_right_in[30]
set_disable_timing cbx_1__2_/chanx_left_in[31]
set_disable_timing cbx_1__2_/chanx_right_in[31]
set_disable_timing cbx_1__2_/chanx_left_in[32]
set_disable_timing cbx_1__2_/chanx_right_in[32]
set_disable_timing cbx_1__2_/chanx_left_out[0]
set_disable_timing cbx_1__2_/chanx_right_out[0]
set_disable_timing cbx_1__2_/chanx_left_out[2]
set_disable_timing cbx_1__2_/chanx_left_out[4]
set_disable_timing cbx_1__2_/chanx_left_out[5]
set_disable_timing cbx_1__2_/chanx_left_out[6]
set_disable_timing cbx_1__2_/chanx_left_out[7]
set_disable_timing cbx_1__2_/chanx_left_out[8]
set_disable_timing cbx_1__2_/chanx_left_out[10]
set_disable_timing cbx_1__2_/chanx_left_out[11]
set_disable_timing cbx_1__2_/chanx_right_out[11]
set_disable_timing cbx_1__2_/chanx_left_out[12]
set_disable_timing cbx_1__2_/chanx_left_out[14]
set_disable_timing cbx_1__2_/chanx_left_out[15]
set_disable_timing cbx_1__2_/chanx_left_out[16]
set_disable_timing cbx_1__2_/chanx_right_out[16]
set_disable_timing cbx_1__2_/chanx_left_out[18]
set_disable_timing cbx_1__2_/chanx_right_out[20]
set_disable_timing cbx_1__2_/chanx_left_out[21]
set_disable_timing cbx_1__2_/chanx_left_out[22]
set_disable_timing cbx_1__2_/chanx_right_out[22]
set_disable_timing cbx_1__2_/chanx_left_out[24]
set_disable_timing cbx_1__2_/chanx_left_out[27]
set_disable_timing cbx_1__2_/chanx_right_out[27]
set_disable_timing cbx_1__2_/chanx_left_out[28]
set_disable_timing cbx_1__2_/chanx_left_out[29]
set_disable_timing cbx_1__2_/chanx_left_out[30]
set_disable_timing cbx_1__2_/chanx_right_out[30]
set_disable_timing cbx_1__2_/chanx_left_out[31]
set_disable_timing cbx_1__2_/chanx_right_out[31]
set_disable_timing cbx_1__2_/chanx_left_out[32]
set_disable_timing cbx_1__2_/chanx_right_out[32]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0]
set_disable_timing cbx_1__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[1]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[0]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[3]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[2]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[5]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[4]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[7]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[6]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[9]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[8]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_3/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_9/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_4/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_5/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_0/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_6/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_1/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_7/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[11]
set_disable_timing cbx_1__2_/mux_top_ipin_2/in[10]
set_disable_timing cbx_1__2_/mux_top_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_1__3_/chanx_left_in[0]
set_disable_timing cbx_1__3_/chanx_right_in[1]
set_disable_timing cbx_1__3_/chanx_left_in[2]
set_disable_timing cbx_1__3_/chanx_left_in[3]
set_disable_timing cbx_1__3_/chanx_left_in[4]
set_disable_timing cbx_1__3_/chanx_right_in[4]
set_disable_timing cbx_1__3_/chanx_left_in[5]
set_disable_timing cbx_1__3_/chanx_right_in[5]
set_disable_timing cbx_1__3_/chanx_left_in[6]
set_disable_timing cbx_1__3_/chanx_left_in[7]
set_disable_timing cbx_1__3_/chanx_left_in[8]
set_disable_timing cbx_1__3_/chanx_right_in[8]
set_disable_timing cbx_1__3_/chanx_left_in[9]
set_disable_timing cbx_1__3_/chanx_right_in[9]
set_disable_timing cbx_1__3_/chanx_right_in[10]
set_disable_timing cbx_1__3_/chanx_left_in[11]
set_disable_timing cbx_1__3_/chanx_left_in[13]
set_disable_timing cbx_1__3_/chanx_left_in[14]
set_disable_timing cbx_1__3_/chanx_right_in[14]
set_disable_timing cbx_1__3_/chanx_left_in[15]
set_disable_timing cbx_1__3_/chanx_left_in[16]
set_disable_timing cbx_1__3_/chanx_left_in[17]
set_disable_timing cbx_1__3_/chanx_left_in[18]
set_disable_timing cbx_1__3_/chanx_left_in[19]
set_disable_timing cbx_1__3_/chanx_left_in[20]
set_disable_timing cbx_1__3_/chanx_right_in[20]
set_disable_timing cbx_1__3_/chanx_left_in[21]
set_disable_timing cbx_1__3_/chanx_left_in[22]
set_disable_timing cbx_1__3_/chanx_left_in[23]
set_disable_timing cbx_1__3_/chanx_right_in[24]
set_disable_timing cbx_1__3_/chanx_left_in[25]
set_disable_timing cbx_1__3_/chanx_right_in[25]
set_disable_timing cbx_1__3_/chanx_left_in[26]
set_disable_timing cbx_1__3_/chanx_right_in[26]
set_disable_timing cbx_1__3_/chanx_left_in[27]
set_disable_timing cbx_1__3_/chanx_right_in[28]
set_disable_timing cbx_1__3_/chanx_left_in[29]
set_disable_timing cbx_1__3_/chanx_right_in[29]
set_disable_timing cbx_1__3_/chanx_right_in[30]
set_disable_timing cbx_1__3_/chanx_left_in[32]
set_disable_timing cbx_1__3_/chanx_right_in[32]
set_disable_timing cbx_1__3_/chanx_left_out[0]
set_disable_timing cbx_1__3_/chanx_right_out[1]
set_disable_timing cbx_1__3_/chanx_left_out[2]
set_disable_timing cbx_1__3_/chanx_left_out[3]
set_disable_timing cbx_1__3_/chanx_left_out[4]
set_disable_timing cbx_1__3_/chanx_right_out[4]
set_disable_timing cbx_1__3_/chanx_left_out[5]
set_disable_timing cbx_1__3_/chanx_right_out[5]
set_disable_timing cbx_1__3_/chanx_left_out[6]
set_disable_timing cbx_1__3_/chanx_left_out[7]
set_disable_timing cbx_1__3_/chanx_left_out[8]
set_disable_timing cbx_1__3_/chanx_right_out[8]
set_disable_timing cbx_1__3_/chanx_left_out[9]
set_disable_timing cbx_1__3_/chanx_right_out[9]
set_disable_timing cbx_1__3_/chanx_right_out[10]
set_disable_timing cbx_1__3_/chanx_left_out[11]
set_disable_timing cbx_1__3_/chanx_left_out[13]
set_disable_timing cbx_1__3_/chanx_left_out[14]
set_disable_timing cbx_1__3_/chanx_right_out[14]
set_disable_timing cbx_1__3_/chanx_left_out[15]
set_disable_timing cbx_1__3_/chanx_left_out[16]
set_disable_timing cbx_1__3_/chanx_left_out[17]
set_disable_timing cbx_1__3_/chanx_left_out[18]
set_disable_timing cbx_1__3_/chanx_left_out[19]
set_disable_timing cbx_1__3_/chanx_left_out[20]
set_disable_timing cbx_1__3_/chanx_right_out[20]
set_disable_timing cbx_1__3_/chanx_left_out[21]
set_disable_timing cbx_1__3_/chanx_left_out[22]
set_disable_timing cbx_1__3_/chanx_left_out[23]
set_disable_timing cbx_1__3_/chanx_right_out[24]
set_disable_timing cbx_1__3_/chanx_left_out[25]
set_disable_timing cbx_1__3_/chanx_right_out[25]
set_disable_timing cbx_1__3_/chanx_left_out[26]
set_disable_timing cbx_1__3_/chanx_right_out[26]
set_disable_timing cbx_1__3_/chanx_left_out[27]
set_disable_timing cbx_1__3_/chanx_right_out[28]
set_disable_timing cbx_1__3_/chanx_left_out[29]
set_disable_timing cbx_1__3_/chanx_right_out[29]
set_disable_timing cbx_1__3_/chanx_right_out[30]
set_disable_timing cbx_1__3_/chanx_left_out[32]
set_disable_timing cbx_1__3_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_1__4_/chanx_left_in[0]
set_disable_timing cbx_1__4_/chanx_left_in[1]
set_disable_timing cbx_1__4_/chanx_left_in[2]
set_disable_timing cbx_1__4_/chanx_left_in[3]
set_disable_timing cbx_1__4_/chanx_right_in[3]
set_disable_timing cbx_1__4_/chanx_left_in[4]
set_disable_timing cbx_1__4_/chanx_left_in[5]
set_disable_timing cbx_1__4_/chanx_right_in[5]
set_disable_timing cbx_1__4_/chanx_left_in[6]
set_disable_timing cbx_1__4_/chanx_right_in[6]
set_disable_timing cbx_1__4_/chanx_left_in[7]
set_disable_timing cbx_1__4_/chanx_right_in[7]
set_disable_timing cbx_1__4_/chanx_right_in[8]
set_disable_timing cbx_1__4_/chanx_right_in[9]
set_disable_timing cbx_1__4_/chanx_left_in[10]
set_disable_timing cbx_1__4_/chanx_right_in[10]
set_disable_timing cbx_1__4_/chanx_left_in[11]
set_disable_timing cbx_1__4_/chanx_right_in[11]
set_disable_timing cbx_1__4_/chanx_left_in[12]
set_disable_timing cbx_1__4_/chanx_right_in[12]
set_disable_timing cbx_1__4_/chanx_right_in[13]
set_disable_timing cbx_1__4_/chanx_left_in[14]
set_disable_timing cbx_1__4_/chanx_right_in[14]
set_disable_timing cbx_1__4_/chanx_left_in[15]
set_disable_timing cbx_1__4_/chanx_right_in[15]
set_disable_timing cbx_1__4_/chanx_right_in[16]
set_disable_timing cbx_1__4_/chanx_left_in[17]
set_disable_timing cbx_1__4_/chanx_right_in[17]
set_disable_timing cbx_1__4_/chanx_left_in[18]
set_disable_timing cbx_1__4_/chanx_right_in[18]
set_disable_timing cbx_1__4_/chanx_right_in[19]
set_disable_timing cbx_1__4_/chanx_right_in[20]
set_disable_timing cbx_1__4_/chanx_left_in[21]
set_disable_timing cbx_1__4_/chanx_left_in[22]
set_disable_timing cbx_1__4_/chanx_right_in[23]
set_disable_timing cbx_1__4_/chanx_left_in[24]
set_disable_timing cbx_1__4_/chanx_left_in[25]
set_disable_timing cbx_1__4_/chanx_left_in[26]
set_disable_timing cbx_1__4_/chanx_left_in[27]
set_disable_timing cbx_1__4_/chanx_right_in[27]
set_disable_timing cbx_1__4_/chanx_left_in[28]
set_disable_timing cbx_1__4_/chanx_left_in[29]
set_disable_timing cbx_1__4_/chanx_right_in[29]
set_disable_timing cbx_1__4_/chanx_left_in[30]
set_disable_timing cbx_1__4_/chanx_left_in[32]
set_disable_timing cbx_1__4_/chanx_left_out[0]
set_disable_timing cbx_1__4_/chanx_left_out[1]
set_disable_timing cbx_1__4_/chanx_left_out[2]
set_disable_timing cbx_1__4_/chanx_left_out[3]
set_disable_timing cbx_1__4_/chanx_right_out[3]
set_disable_timing cbx_1__4_/chanx_left_out[4]
set_disable_timing cbx_1__4_/chanx_left_out[5]
set_disable_timing cbx_1__4_/chanx_right_out[5]
set_disable_timing cbx_1__4_/chanx_left_out[6]
set_disable_timing cbx_1__4_/chanx_right_out[6]
set_disable_timing cbx_1__4_/chanx_left_out[7]
set_disable_timing cbx_1__4_/chanx_right_out[7]
set_disable_timing cbx_1__4_/chanx_right_out[8]
set_disable_timing cbx_1__4_/chanx_right_out[9]
set_disable_timing cbx_1__4_/chanx_left_out[10]
set_disable_timing cbx_1__4_/chanx_right_out[10]
set_disable_timing cbx_1__4_/chanx_left_out[11]
set_disable_timing cbx_1__4_/chanx_right_out[11]
set_disable_timing cbx_1__4_/chanx_left_out[12]
set_disable_timing cbx_1__4_/chanx_right_out[12]
set_disable_timing cbx_1__4_/chanx_right_out[13]
set_disable_timing cbx_1__4_/chanx_left_out[14]
set_disable_timing cbx_1__4_/chanx_right_out[14]
set_disable_timing cbx_1__4_/chanx_left_out[15]
set_disable_timing cbx_1__4_/chanx_right_out[15]
set_disable_timing cbx_1__4_/chanx_right_out[16]
set_disable_timing cbx_1__4_/chanx_left_out[17]
set_disable_timing cbx_1__4_/chanx_right_out[17]
set_disable_timing cbx_1__4_/chanx_left_out[18]
set_disable_timing cbx_1__4_/chanx_right_out[18]
set_disable_timing cbx_1__4_/chanx_right_out[19]
set_disable_timing cbx_1__4_/chanx_right_out[20]
set_disable_timing cbx_1__4_/chanx_left_out[21]
set_disable_timing cbx_1__4_/chanx_left_out[22]
set_disable_timing cbx_1__4_/chanx_right_out[23]
set_disable_timing cbx_1__4_/chanx_left_out[24]
set_disable_timing cbx_1__4_/chanx_left_out[25]
set_disable_timing cbx_1__4_/chanx_left_out[26]
set_disable_timing cbx_1__4_/chanx_left_out[27]
set_disable_timing cbx_1__4_/chanx_right_out[27]
set_disable_timing cbx_1__4_/chanx_left_out[28]
set_disable_timing cbx_1__4_/chanx_left_out[29]
set_disable_timing cbx_1__4_/chanx_right_out[29]
set_disable_timing cbx_1__4_/chanx_left_out[30]
set_disable_timing cbx_1__4_/chanx_left_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_1__5_/chanx_left_in[0]
set_disable_timing cbx_1__5_/chanx_left_in[1]
set_disable_timing cbx_1__5_/chanx_left_in[2]
set_disable_timing cbx_1__5_/chanx_right_in[2]
set_disable_timing cbx_1__5_/chanx_left_in[3]
set_disable_timing cbx_1__5_/chanx_left_in[4]
set_disable_timing cbx_1__5_/chanx_right_in[4]
set_disable_timing cbx_1__5_/chanx_right_in[5]
set_disable_timing cbx_1__5_/chanx_left_in[6]
set_disable_timing cbx_1__5_/chanx_right_in[6]
set_disable_timing cbx_1__5_/chanx_left_in[7]
set_disable_timing cbx_1__5_/chanx_right_in[7]
set_disable_timing cbx_1__5_/chanx_left_in[8]
set_disable_timing cbx_1__5_/chanx_right_in[8]
set_disable_timing cbx_1__5_/chanx_left_in[9]
set_disable_timing cbx_1__5_/chanx_right_in[9]
set_disable_timing cbx_1__5_/chanx_left_in[10]
set_disable_timing cbx_1__5_/chanx_right_in[12]
set_disable_timing cbx_1__5_/chanx_left_in[14]
set_disable_timing cbx_1__5_/chanx_right_in[14]
set_disable_timing cbx_1__5_/chanx_left_in[15]
set_disable_timing cbx_1__5_/chanx_right_in[15]
set_disable_timing cbx_1__5_/chanx_left_in[16]
set_disable_timing cbx_1__5_/chanx_left_in[17]
set_disable_timing cbx_1__5_/chanx_right_in[17]
set_disable_timing cbx_1__5_/chanx_right_in[18]
set_disable_timing cbx_1__5_/chanx_left_in[20]
set_disable_timing cbx_1__5_/chanx_right_in[20]
set_disable_timing cbx_1__5_/chanx_left_in[21]
set_disable_timing cbx_1__5_/chanx_left_in[22]
set_disable_timing cbx_1__5_/chanx_right_in[22]
set_disable_timing cbx_1__5_/chanx_left_in[23]
set_disable_timing cbx_1__5_/chanx_left_in[24]
set_disable_timing cbx_1__5_/chanx_left_in[25]
set_disable_timing cbx_1__5_/chanx_right_in[25]
set_disable_timing cbx_1__5_/chanx_left_in[26]
set_disable_timing cbx_1__5_/chanx_left_in[27]
set_disable_timing cbx_1__5_/chanx_right_in[27]
set_disable_timing cbx_1__5_/chanx_left_in[28]
set_disable_timing cbx_1__5_/chanx_right_in[28]
set_disable_timing cbx_1__5_/chanx_left_in[29]
set_disable_timing cbx_1__5_/chanx_left_in[30]
set_disable_timing cbx_1__5_/chanx_right_in[31]
set_disable_timing cbx_1__5_/chanx_left_in[32]
set_disable_timing cbx_1__5_/chanx_right_in[32]
set_disable_timing cbx_1__5_/chanx_left_out[0]
set_disable_timing cbx_1__5_/chanx_left_out[1]
set_disable_timing cbx_1__5_/chanx_left_out[2]
set_disable_timing cbx_1__5_/chanx_right_out[2]
set_disable_timing cbx_1__5_/chanx_left_out[3]
set_disable_timing cbx_1__5_/chanx_left_out[4]
set_disable_timing cbx_1__5_/chanx_right_out[4]
set_disable_timing cbx_1__5_/chanx_right_out[5]
set_disable_timing cbx_1__5_/chanx_left_out[6]
set_disable_timing cbx_1__5_/chanx_right_out[6]
set_disable_timing cbx_1__5_/chanx_left_out[7]
set_disable_timing cbx_1__5_/chanx_right_out[7]
set_disable_timing cbx_1__5_/chanx_left_out[8]
set_disable_timing cbx_1__5_/chanx_right_out[8]
set_disable_timing cbx_1__5_/chanx_left_out[9]
set_disable_timing cbx_1__5_/chanx_right_out[9]
set_disable_timing cbx_1__5_/chanx_left_out[10]
set_disable_timing cbx_1__5_/chanx_right_out[12]
set_disable_timing cbx_1__5_/chanx_left_out[14]
set_disable_timing cbx_1__5_/chanx_right_out[14]
set_disable_timing cbx_1__5_/chanx_left_out[15]
set_disable_timing cbx_1__5_/chanx_right_out[15]
set_disable_timing cbx_1__5_/chanx_left_out[16]
set_disable_timing cbx_1__5_/chanx_left_out[17]
set_disable_timing cbx_1__5_/chanx_right_out[17]
set_disable_timing cbx_1__5_/chanx_right_out[18]
set_disable_timing cbx_1__5_/chanx_left_out[20]
set_disable_timing cbx_1__5_/chanx_right_out[20]
set_disable_timing cbx_1__5_/chanx_left_out[21]
set_disable_timing cbx_1__5_/chanx_left_out[22]
set_disable_timing cbx_1__5_/chanx_right_out[22]
set_disable_timing cbx_1__5_/chanx_left_out[23]
set_disable_timing cbx_1__5_/chanx_left_out[24]
set_disable_timing cbx_1__5_/chanx_left_out[25]
set_disable_timing cbx_1__5_/chanx_right_out[25]
set_disable_timing cbx_1__5_/chanx_left_out[26]
set_disable_timing cbx_1__5_/chanx_left_out[27]
set_disable_timing cbx_1__5_/chanx_right_out[27]
set_disable_timing cbx_1__5_/chanx_left_out[28]
set_disable_timing cbx_1__5_/chanx_right_out[28]
set_disable_timing cbx_1__5_/chanx_left_out[29]
set_disable_timing cbx_1__5_/chanx_left_out[30]
set_disable_timing cbx_1__5_/chanx_right_out[31]
set_disable_timing cbx_1__5_/chanx_left_out[32]
set_disable_timing cbx_1__5_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_1__6_/chanx_left_in[0]
set_disable_timing cbx_1__6_/chanx_right_in[0]
set_disable_timing cbx_1__6_/chanx_left_in[1]
set_disable_timing cbx_1__6_/chanx_left_in[2]
set_disable_timing cbx_1__6_/chanx_right_in[2]
set_disable_timing cbx_1__6_/chanx_left_in[3]
set_disable_timing cbx_1__6_/chanx_right_in[3]
set_disable_timing cbx_1__6_/chanx_left_in[4]
set_disable_timing cbx_1__6_/chanx_right_in[4]
set_disable_timing cbx_1__6_/chanx_right_in[5]
set_disable_timing cbx_1__6_/chanx_right_in[6]
set_disable_timing cbx_1__6_/chanx_left_in[7]
set_disable_timing cbx_1__6_/chanx_right_in[7]
set_disable_timing cbx_1__6_/chanx_right_in[8]
set_disable_timing cbx_1__6_/chanx_left_in[9]
set_disable_timing cbx_1__6_/chanx_right_in[9]
set_disable_timing cbx_1__6_/chanx_left_in[10]
set_disable_timing cbx_1__6_/chanx_right_in[10]
set_disable_timing cbx_1__6_/chanx_left_in[11]
set_disable_timing cbx_1__6_/chanx_right_in[11]
set_disable_timing cbx_1__6_/chanx_left_in[12]
set_disable_timing cbx_1__6_/chanx_right_in[13]
set_disable_timing cbx_1__6_/chanx_left_in[15]
set_disable_timing cbx_1__6_/chanx_right_in[15]
set_disable_timing cbx_1__6_/chanx_left_in[16]
set_disable_timing cbx_1__6_/chanx_right_in[16]
set_disable_timing cbx_1__6_/chanx_left_in[17]
set_disable_timing cbx_1__6_/chanx_right_in[17]
set_disable_timing cbx_1__6_/chanx_right_in[18]
set_disable_timing cbx_1__6_/chanx_left_in[19]
set_disable_timing cbx_1__6_/chanx_right_in[19]
set_disable_timing cbx_1__6_/chanx_right_in[21]
set_disable_timing cbx_1__6_/chanx_right_in[22]
set_disable_timing cbx_1__6_/chanx_left_in[23]
set_disable_timing cbx_1__6_/chanx_right_in[23]
set_disable_timing cbx_1__6_/chanx_left_in[25]
set_disable_timing cbx_1__6_/chanx_right_in[25]
set_disable_timing cbx_1__6_/chanx_right_in[26]
set_disable_timing cbx_1__6_/chanx_left_in[27]
set_disable_timing cbx_1__6_/chanx_right_in[27]
set_disable_timing cbx_1__6_/chanx_right_in[28]
set_disable_timing cbx_1__6_/chanx_left_in[29]
set_disable_timing cbx_1__6_/chanx_right_in[29]
set_disable_timing cbx_1__6_/chanx_left_in[30]
set_disable_timing cbx_1__6_/chanx_left_in[32]
set_disable_timing cbx_1__6_/chanx_right_in[32]
set_disable_timing cbx_1__6_/chanx_left_out[0]
set_disable_timing cbx_1__6_/chanx_right_out[0]
set_disable_timing cbx_1__6_/chanx_left_out[1]
set_disable_timing cbx_1__6_/chanx_left_out[2]
set_disable_timing cbx_1__6_/chanx_right_out[2]
set_disable_timing cbx_1__6_/chanx_left_out[3]
set_disable_timing cbx_1__6_/chanx_right_out[3]
set_disable_timing cbx_1__6_/chanx_left_out[4]
set_disable_timing cbx_1__6_/chanx_right_out[4]
set_disable_timing cbx_1__6_/chanx_right_out[5]
set_disable_timing cbx_1__6_/chanx_right_out[6]
set_disable_timing cbx_1__6_/chanx_left_out[7]
set_disable_timing cbx_1__6_/chanx_right_out[7]
set_disable_timing cbx_1__6_/chanx_right_out[8]
set_disable_timing cbx_1__6_/chanx_left_out[9]
set_disable_timing cbx_1__6_/chanx_right_out[9]
set_disable_timing cbx_1__6_/chanx_left_out[10]
set_disable_timing cbx_1__6_/chanx_right_out[10]
set_disable_timing cbx_1__6_/chanx_left_out[11]
set_disable_timing cbx_1__6_/chanx_right_out[11]
set_disable_timing cbx_1__6_/chanx_left_out[12]
set_disable_timing cbx_1__6_/chanx_right_out[13]
set_disable_timing cbx_1__6_/chanx_left_out[15]
set_disable_timing cbx_1__6_/chanx_right_out[15]
set_disable_timing cbx_1__6_/chanx_left_out[16]
set_disable_timing cbx_1__6_/chanx_right_out[16]
set_disable_timing cbx_1__6_/chanx_left_out[17]
set_disable_timing cbx_1__6_/chanx_right_out[17]
set_disable_timing cbx_1__6_/chanx_right_out[18]
set_disable_timing cbx_1__6_/chanx_left_out[19]
set_disable_timing cbx_1__6_/chanx_right_out[19]
set_disable_timing cbx_1__6_/chanx_right_out[21]
set_disable_timing cbx_1__6_/chanx_right_out[22]
set_disable_timing cbx_1__6_/chanx_left_out[23]
set_disable_timing cbx_1__6_/chanx_right_out[23]
set_disable_timing cbx_1__6_/chanx_left_out[25]
set_disable_timing cbx_1__6_/chanx_right_out[25]
set_disable_timing cbx_1__6_/chanx_right_out[26]
set_disable_timing cbx_1__6_/chanx_left_out[27]
set_disable_timing cbx_1__6_/chanx_right_out[27]
set_disable_timing cbx_1__6_/chanx_right_out[28]
set_disable_timing cbx_1__6_/chanx_left_out[29]
set_disable_timing cbx_1__6_/chanx_right_out[29]
set_disable_timing cbx_1__6_/chanx_left_out[30]
set_disable_timing cbx_1__6_/chanx_left_out[32]
set_disable_timing cbx_1__6_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__7_
##################################################
set_disable_timing cbx_1__7_/chanx_left_in[0]
set_disable_timing cbx_1__7_/chanx_right_in[0]
set_disable_timing cbx_1__7_/chanx_left_in[1]
set_disable_timing cbx_1__7_/chanx_right_in[1]
set_disable_timing cbx_1__7_/chanx_left_in[2]
set_disable_timing cbx_1__7_/chanx_right_in[2]
set_disable_timing cbx_1__7_/chanx_left_in[3]
set_disable_timing cbx_1__7_/chanx_right_in[3]
set_disable_timing cbx_1__7_/chanx_left_in[4]
set_disable_timing cbx_1__7_/chanx_right_in[4]
set_disable_timing cbx_1__7_/chanx_right_in[5]
set_disable_timing cbx_1__7_/chanx_left_in[6]
set_disable_timing cbx_1__7_/chanx_right_in[6]
set_disable_timing cbx_1__7_/chanx_right_in[7]
set_disable_timing cbx_1__7_/chanx_left_in[8]
set_disable_timing cbx_1__7_/chanx_left_in[9]
set_disable_timing cbx_1__7_/chanx_right_in[9]
set_disable_timing cbx_1__7_/chanx_left_in[10]
set_disable_timing cbx_1__7_/chanx_right_in[10]
set_disable_timing cbx_1__7_/chanx_left_in[11]
set_disable_timing cbx_1__7_/chanx_right_in[11]
set_disable_timing cbx_1__7_/chanx_right_in[12]
set_disable_timing cbx_1__7_/chanx_left_in[13]
set_disable_timing cbx_1__7_/chanx_right_in[13]
set_disable_timing cbx_1__7_/chanx_right_in[14]
set_disable_timing cbx_1__7_/chanx_left_in[15]
set_disable_timing cbx_1__7_/chanx_right_in[15]
set_disable_timing cbx_1__7_/chanx_left_in[16]
set_disable_timing cbx_1__7_/chanx_right_in[16]
set_disable_timing cbx_1__7_/chanx_left_in[17]
set_disable_timing cbx_1__7_/chanx_right_in[18]
set_disable_timing cbx_1__7_/chanx_left_in[19]
set_disable_timing cbx_1__7_/chanx_right_in[19]
set_disable_timing cbx_1__7_/chanx_right_in[20]
set_disable_timing cbx_1__7_/chanx_left_in[21]
set_disable_timing cbx_1__7_/chanx_right_in[21]
set_disable_timing cbx_1__7_/chanx_left_in[22]
set_disable_timing cbx_1__7_/chanx_right_in[22]
set_disable_timing cbx_1__7_/chanx_left_in[23]
set_disable_timing cbx_1__7_/chanx_right_in[23]
set_disable_timing cbx_1__7_/chanx_left_in[24]
set_disable_timing cbx_1__7_/chanx_right_in[24]
set_disable_timing cbx_1__7_/chanx_left_in[25]
set_disable_timing cbx_1__7_/chanx_left_in[26]
set_disable_timing cbx_1__7_/chanx_right_in[26]
set_disable_timing cbx_1__7_/chanx_left_in[27]
set_disable_timing cbx_1__7_/chanx_right_in[27]
set_disable_timing cbx_1__7_/chanx_left_in[28]
set_disable_timing cbx_1__7_/chanx_right_in[28]
set_disable_timing cbx_1__7_/chanx_left_in[29]
set_disable_timing cbx_1__7_/chanx_right_in[29]
set_disable_timing cbx_1__7_/chanx_left_in[30]
set_disable_timing cbx_1__7_/chanx_right_in[30]
set_disable_timing cbx_1__7_/chanx_left_in[31]
set_disable_timing cbx_1__7_/chanx_right_in[31]
set_disable_timing cbx_1__7_/chanx_right_in[32]
set_disable_timing cbx_1__7_/chanx_left_out[0]
set_disable_timing cbx_1__7_/chanx_right_out[0]
set_disable_timing cbx_1__7_/chanx_left_out[1]
set_disable_timing cbx_1__7_/chanx_right_out[1]
set_disable_timing cbx_1__7_/chanx_left_out[2]
set_disable_timing cbx_1__7_/chanx_right_out[2]
set_disable_timing cbx_1__7_/chanx_left_out[3]
set_disable_timing cbx_1__7_/chanx_right_out[3]
set_disable_timing cbx_1__7_/chanx_left_out[4]
set_disable_timing cbx_1__7_/chanx_right_out[4]
set_disable_timing cbx_1__7_/chanx_right_out[5]
set_disable_timing cbx_1__7_/chanx_left_out[6]
set_disable_timing cbx_1__7_/chanx_right_out[6]
set_disable_timing cbx_1__7_/chanx_right_out[7]
set_disable_timing cbx_1__7_/chanx_left_out[8]
set_disable_timing cbx_1__7_/chanx_left_out[9]
set_disable_timing cbx_1__7_/chanx_right_out[9]
set_disable_timing cbx_1__7_/chanx_left_out[10]
set_disable_timing cbx_1__7_/chanx_right_out[10]
set_disable_timing cbx_1__7_/chanx_left_out[11]
set_disable_timing cbx_1__7_/chanx_right_out[11]
set_disable_timing cbx_1__7_/chanx_right_out[12]
set_disable_timing cbx_1__7_/chanx_left_out[13]
set_disable_timing cbx_1__7_/chanx_right_out[13]
set_disable_timing cbx_1__7_/chanx_right_out[14]
set_disable_timing cbx_1__7_/chanx_left_out[15]
set_disable_timing cbx_1__7_/chanx_right_out[15]
set_disable_timing cbx_1__7_/chanx_left_out[16]
set_disable_timing cbx_1__7_/chanx_right_out[16]
set_disable_timing cbx_1__7_/chanx_left_out[17]
set_disable_timing cbx_1__7_/chanx_right_out[18]
set_disable_timing cbx_1__7_/chanx_left_out[19]
set_disable_timing cbx_1__7_/chanx_right_out[19]
set_disable_timing cbx_1__7_/chanx_right_out[20]
set_disable_timing cbx_1__7_/chanx_left_out[21]
set_disable_timing cbx_1__7_/chanx_right_out[21]
set_disable_timing cbx_1__7_/chanx_left_out[22]
set_disable_timing cbx_1__7_/chanx_right_out[22]
set_disable_timing cbx_1__7_/chanx_left_out[23]
set_disable_timing cbx_1__7_/chanx_right_out[23]
set_disable_timing cbx_1__7_/chanx_left_out[24]
set_disable_timing cbx_1__7_/chanx_right_out[24]
set_disable_timing cbx_1__7_/chanx_left_out[25]
set_disable_timing cbx_1__7_/chanx_left_out[26]
set_disable_timing cbx_1__7_/chanx_right_out[26]
set_disable_timing cbx_1__7_/chanx_left_out[27]
set_disable_timing cbx_1__7_/chanx_right_out[27]
set_disable_timing cbx_1__7_/chanx_left_out[28]
set_disable_timing cbx_1__7_/chanx_right_out[28]
set_disable_timing cbx_1__7_/chanx_left_out[29]
set_disable_timing cbx_1__7_/chanx_right_out[29]
set_disable_timing cbx_1__7_/chanx_left_out[30]
set_disable_timing cbx_1__7_/chanx_right_out[30]
set_disable_timing cbx_1__7_/chanx_left_out[31]
set_disable_timing cbx_1__7_/chanx_right_out[31]
set_disable_timing cbx_1__7_/chanx_right_out[32]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_1__7_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_1__7_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_1__7_/mux_bottom_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__0_
##################################################
set_disable_timing cbx_2__0_/chanx_left_in[1]
set_disable_timing cbx_2__0_/chanx_left_in[2]
set_disable_timing cbx_2__0_/chanx_left_in[11]
set_disable_timing cbx_2__0_/chanx_left_in[15]
set_disable_timing cbx_2__0_/chanx_left_in[25]
set_disable_timing cbx_2__0_/chanx_left_in[26]
set_disable_timing cbx_2__0_/chanx_left_in[30]
set_disable_timing cbx_2__0_/chanx_left_in[32]
set_disable_timing cbx_2__0_/chanx_left_out[1]
set_disable_timing cbx_2__0_/chanx_left_out[2]
set_disable_timing cbx_2__0_/chanx_left_out[11]
set_disable_timing cbx_2__0_/chanx_left_out[15]
set_disable_timing cbx_2__0_/chanx_left_out[25]
set_disable_timing cbx_2__0_/chanx_left_out[26]
set_disable_timing cbx_2__0_/chanx_left_out[30]
set_disable_timing cbx_2__0_/chanx_left_out[32]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[0]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[0]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[0]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[0]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[0]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[3]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[0]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[1]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[3]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[3]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[3]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[3]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[3]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[2]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[5]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[5]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[4]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[5]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[4]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[5]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[4]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[4]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[5]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[5]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[4]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[4]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[5]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[4]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[6]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[6]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[6]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[6]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[6]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[6]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[6]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[7]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[9]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[9]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[9]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[9]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[9]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[9]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[9]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[8]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_3/in[10]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_4/in[10]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_5/in[10]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_0/in[10]
set_disable_timing cbx_2__0_/mux_top_ipin_6/in[10]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_1/in[10]
set_disable_timing cbx_2__0_/mux_top_ipin_7/in[10]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[11]
set_disable_timing cbx_2__0_/mux_top_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__1_
##################################################
set_disable_timing cbx_2__1_/chanx_left_in[0]
set_disable_timing cbx_2__1_/chanx_left_in[1]
set_disable_timing cbx_2__1_/chanx_right_in[2]
set_disable_timing cbx_2__1_/chanx_left_in[7]
set_disable_timing cbx_2__1_/chanx_right_in[9]
set_disable_timing cbx_2__1_/chanx_left_in[10]
set_disable_timing cbx_2__1_/chanx_left_in[13]
set_disable_timing cbx_2__1_/chanx_left_in[14]
set_disable_timing cbx_2__1_/chanx_left_in[19]
set_disable_timing cbx_2__1_/chanx_right_in[20]
set_disable_timing cbx_2__1_/chanx_right_in[21]
set_disable_timing cbx_2__1_/chanx_left_in[22]
set_disable_timing cbx_2__1_/chanx_left_in[23]
set_disable_timing cbx_2__1_/chanx_left_in[27]
set_disable_timing cbx_2__1_/chanx_left_in[28]
set_disable_timing cbx_2__1_/chanx_right_in[29]
set_disable_timing cbx_2__1_/chanx_left_in[30]
set_disable_timing cbx_2__1_/chanx_right_in[30]
set_disable_timing cbx_2__1_/chanx_left_in[31]
set_disable_timing cbx_2__1_/chanx_right_in[32]
set_disable_timing cbx_2__1_/chanx_left_out[0]
set_disable_timing cbx_2__1_/chanx_left_out[1]
set_disable_timing cbx_2__1_/chanx_right_out[2]
set_disable_timing cbx_2__1_/chanx_left_out[7]
set_disable_timing cbx_2__1_/chanx_right_out[9]
set_disable_timing cbx_2__1_/chanx_left_out[10]
set_disable_timing cbx_2__1_/chanx_left_out[13]
set_disable_timing cbx_2__1_/chanx_left_out[14]
set_disable_timing cbx_2__1_/chanx_left_out[19]
set_disable_timing cbx_2__1_/chanx_right_out[20]
set_disable_timing cbx_2__1_/chanx_right_out[21]
set_disable_timing cbx_2__1_/chanx_left_out[22]
set_disable_timing cbx_2__1_/chanx_left_out[23]
set_disable_timing cbx_2__1_/chanx_left_out[27]
set_disable_timing cbx_2__1_/chanx_left_out[28]
set_disable_timing cbx_2__1_/chanx_right_out[29]
set_disable_timing cbx_2__1_/chanx_left_out[30]
set_disable_timing cbx_2__1_/chanx_right_out[30]
set_disable_timing cbx_2__1_/chanx_left_out[31]
set_disable_timing cbx_2__1_/chanx_right_out[32]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0]
set_disable_timing cbx_2__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[1]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[2]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_2__1_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_2__1_/mux_bottom_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__2_
##################################################
set_disable_timing cbx_2__2_/chanx_left_in[1]
set_disable_timing cbx_2__2_/chanx_left_in[3]
set_disable_timing cbx_2__2_/chanx_left_in[5]
set_disable_timing cbx_2__2_/chanx_left_in[6]
set_disable_timing cbx_2__2_/chanx_left_in[7]
set_disable_timing cbx_2__2_/chanx_left_in[9]
set_disable_timing cbx_2__2_/chanx_right_in[10]
set_disable_timing cbx_2__2_/chanx_left_in[11]
set_disable_timing cbx_2__2_/chanx_left_in[13]
set_disable_timing cbx_2__2_/chanx_left_in[15]
set_disable_timing cbx_2__2_/chanx_left_in[17]
set_disable_timing cbx_2__2_/chanx_left_in[19]
set_disable_timing cbx_2__2_/chanx_right_in[19]
set_disable_timing cbx_2__2_/chanx_right_in[21]
set_disable_timing cbx_2__2_/chanx_left_in[22]
set_disable_timing cbx_2__2_/chanx_left_in[23]
set_disable_timing cbx_2__2_/chanx_left_in[25]
set_disable_timing cbx_2__2_/chanx_right_in[26]
set_disable_timing cbx_2__2_/chanx_left_in[29]
set_disable_timing cbx_2__2_/chanx_right_in[29]
set_disable_timing cbx_2__2_/chanx_left_in[30]
set_disable_timing cbx_2__2_/chanx_right_in[30]
set_disable_timing cbx_2__2_/chanx_left_in[31]
set_disable_timing cbx_2__2_/chanx_right_in[32]
set_disable_timing cbx_2__2_/chanx_left_out[1]
set_disable_timing cbx_2__2_/chanx_left_out[3]
set_disable_timing cbx_2__2_/chanx_left_out[5]
set_disable_timing cbx_2__2_/chanx_left_out[6]
set_disable_timing cbx_2__2_/chanx_left_out[7]
set_disable_timing cbx_2__2_/chanx_left_out[9]
set_disable_timing cbx_2__2_/chanx_right_out[10]
set_disable_timing cbx_2__2_/chanx_left_out[11]
set_disable_timing cbx_2__2_/chanx_left_out[13]
set_disable_timing cbx_2__2_/chanx_left_out[15]
set_disable_timing cbx_2__2_/chanx_left_out[17]
set_disable_timing cbx_2__2_/chanx_left_out[19]
set_disable_timing cbx_2__2_/chanx_right_out[19]
set_disable_timing cbx_2__2_/chanx_right_out[21]
set_disable_timing cbx_2__2_/chanx_left_out[22]
set_disable_timing cbx_2__2_/chanx_left_out[23]
set_disable_timing cbx_2__2_/chanx_left_out[25]
set_disable_timing cbx_2__2_/chanx_right_out[26]
set_disable_timing cbx_2__2_/chanx_left_out[29]
set_disable_timing cbx_2__2_/chanx_right_out[29]
set_disable_timing cbx_2__2_/chanx_left_out[30]
set_disable_timing cbx_2__2_/chanx_right_out[30]
set_disable_timing cbx_2__2_/chanx_left_out[31]
set_disable_timing cbx_2__2_/chanx_right_out[32]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0]
set_disable_timing cbx_2__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[1]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[0]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[3]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[2]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[5]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[4]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[7]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[6]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[9]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[8]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_3/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_9/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_4/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_5/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_0/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_6/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_1/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_7/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[11]
set_disable_timing cbx_2__2_/mux_top_ipin_2/in[10]
set_disable_timing cbx_2__2_/mux_top_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_2__3_/chanx_right_in[0]
set_disable_timing cbx_2__3_/chanx_left_in[1]
set_disable_timing cbx_2__3_/chanx_left_in[3]
set_disable_timing cbx_2__3_/chanx_right_in[4]
set_disable_timing cbx_2__3_/chanx_left_in[5]
set_disable_timing cbx_2__3_/chanx_left_in[6]
set_disable_timing cbx_2__3_/chanx_left_in[7]
set_disable_timing cbx_2__3_/chanx_right_in[8]
set_disable_timing cbx_2__3_/chanx_left_in[9]
set_disable_timing cbx_2__3_/chanx_right_in[9]
set_disable_timing cbx_2__3_/chanx_left_in[10]
set_disable_timing cbx_2__3_/chanx_right_in[13]
set_disable_timing cbx_2__3_/chanx_left_in[14]
set_disable_timing cbx_2__3_/chanx_left_in[15]
set_disable_timing cbx_2__3_/chanx_left_in[17]
set_disable_timing cbx_2__3_/chanx_left_in[18]
set_disable_timing cbx_2__3_/chanx_left_in[19]
set_disable_timing cbx_2__3_/chanx_left_in[21]
set_disable_timing cbx_2__3_/chanx_left_in[22]
set_disable_timing cbx_2__3_/chanx_left_in[23]
set_disable_timing cbx_2__3_/chanx_right_in[24]
set_disable_timing cbx_2__3_/chanx_right_in[25]
set_disable_timing cbx_2__3_/chanx_left_in[26]
set_disable_timing cbx_2__3_/chanx_left_in[27]
set_disable_timing cbx_2__3_/chanx_right_in[27]
set_disable_timing cbx_2__3_/chanx_right_in[28]
set_disable_timing cbx_2__3_/chanx_right_in[29]
set_disable_timing cbx_2__3_/chanx_left_in[30]
set_disable_timing cbx_2__3_/chanx_right_out[0]
set_disable_timing cbx_2__3_/chanx_left_out[1]
set_disable_timing cbx_2__3_/chanx_left_out[3]
set_disable_timing cbx_2__3_/chanx_right_out[4]
set_disable_timing cbx_2__3_/chanx_left_out[5]
set_disable_timing cbx_2__3_/chanx_left_out[6]
set_disable_timing cbx_2__3_/chanx_left_out[7]
set_disable_timing cbx_2__3_/chanx_right_out[8]
set_disable_timing cbx_2__3_/chanx_left_out[9]
set_disable_timing cbx_2__3_/chanx_right_out[9]
set_disable_timing cbx_2__3_/chanx_left_out[10]
set_disable_timing cbx_2__3_/chanx_right_out[13]
set_disable_timing cbx_2__3_/chanx_left_out[14]
set_disable_timing cbx_2__3_/chanx_left_out[15]
set_disable_timing cbx_2__3_/chanx_left_out[17]
set_disable_timing cbx_2__3_/chanx_left_out[18]
set_disable_timing cbx_2__3_/chanx_left_out[19]
set_disable_timing cbx_2__3_/chanx_left_out[21]
set_disable_timing cbx_2__3_/chanx_left_out[22]
set_disable_timing cbx_2__3_/chanx_left_out[23]
set_disable_timing cbx_2__3_/chanx_right_out[24]
set_disable_timing cbx_2__3_/chanx_right_out[25]
set_disable_timing cbx_2__3_/chanx_left_out[26]
set_disable_timing cbx_2__3_/chanx_left_out[27]
set_disable_timing cbx_2__3_/chanx_right_out[27]
set_disable_timing cbx_2__3_/chanx_right_out[28]
set_disable_timing cbx_2__3_/chanx_right_out[29]
set_disable_timing cbx_2__3_/chanx_left_out[30]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_2__4_/chanx_left_in[0]
set_disable_timing cbx_2__4_/chanx_left_in[1]
set_disable_timing cbx_2__4_/chanx_left_in[2]
set_disable_timing cbx_2__4_/chanx_right_in[2]
set_disable_timing cbx_2__4_/chanx_left_in[3]
set_disable_timing cbx_2__4_/chanx_right_in[4]
set_disable_timing cbx_2__4_/chanx_left_in[5]
set_disable_timing cbx_2__4_/chanx_right_in[5]
set_disable_timing cbx_2__4_/chanx_left_in[6]
set_disable_timing cbx_2__4_/chanx_right_in[6]
set_disable_timing cbx_2__4_/chanx_left_in[7]
set_disable_timing cbx_2__4_/chanx_right_in[8]
set_disable_timing cbx_2__4_/chanx_right_in[9]
set_disable_timing cbx_2__4_/chanx_right_in[10]
set_disable_timing cbx_2__4_/chanx_left_in[11]
set_disable_timing cbx_2__4_/chanx_right_in[11]
set_disable_timing cbx_2__4_/chanx_left_in[12]
set_disable_timing cbx_2__4_/chanx_right_in[12]
set_disable_timing cbx_2__4_/chanx_left_in[13]
set_disable_timing cbx_2__4_/chanx_right_in[13]
set_disable_timing cbx_2__4_/chanx_right_in[14]
set_disable_timing cbx_2__4_/chanx_left_in[15]
set_disable_timing cbx_2__4_/chanx_right_in[16]
set_disable_timing cbx_2__4_/chanx_right_in[17]
set_disable_timing cbx_2__4_/chanx_left_in[18]
set_disable_timing cbx_2__4_/chanx_right_in[18]
set_disable_timing cbx_2__4_/chanx_left_in[19]
set_disable_timing cbx_2__4_/chanx_left_in[22]
set_disable_timing cbx_2__4_/chanx_right_in[22]
set_disable_timing cbx_2__4_/chanx_left_in[23]
set_disable_timing cbx_2__4_/chanx_left_in[25]
set_disable_timing cbx_2__4_/chanx_left_in[26]
set_disable_timing cbx_2__4_/chanx_right_in[26]
set_disable_timing cbx_2__4_/chanx_left_in[27]
set_disable_timing cbx_2__4_/chanx_left_in[28]
set_disable_timing cbx_2__4_/chanx_right_in[28]
set_disable_timing cbx_2__4_/chanx_left_in[29]
set_disable_timing cbx_2__4_/chanx_left_in[30]
set_disable_timing cbx_2__4_/chanx_left_in[31]
set_disable_timing cbx_2__4_/chanx_left_in[32]
set_disable_timing cbx_2__4_/chanx_right_in[32]
set_disable_timing cbx_2__4_/chanx_left_out[0]
set_disable_timing cbx_2__4_/chanx_left_out[1]
set_disable_timing cbx_2__4_/chanx_left_out[2]
set_disable_timing cbx_2__4_/chanx_right_out[2]
set_disable_timing cbx_2__4_/chanx_left_out[3]
set_disable_timing cbx_2__4_/chanx_right_out[4]
set_disable_timing cbx_2__4_/chanx_left_out[5]
set_disable_timing cbx_2__4_/chanx_right_out[5]
set_disable_timing cbx_2__4_/chanx_left_out[6]
set_disable_timing cbx_2__4_/chanx_right_out[6]
set_disable_timing cbx_2__4_/chanx_left_out[7]
set_disable_timing cbx_2__4_/chanx_right_out[8]
set_disable_timing cbx_2__4_/chanx_right_out[9]
set_disable_timing cbx_2__4_/chanx_right_out[10]
set_disable_timing cbx_2__4_/chanx_left_out[11]
set_disable_timing cbx_2__4_/chanx_right_out[11]
set_disable_timing cbx_2__4_/chanx_left_out[12]
set_disable_timing cbx_2__4_/chanx_right_out[12]
set_disable_timing cbx_2__4_/chanx_left_out[13]
set_disable_timing cbx_2__4_/chanx_right_out[13]
set_disable_timing cbx_2__4_/chanx_right_out[14]
set_disable_timing cbx_2__4_/chanx_left_out[15]
set_disable_timing cbx_2__4_/chanx_right_out[16]
set_disable_timing cbx_2__4_/chanx_right_out[17]
set_disable_timing cbx_2__4_/chanx_left_out[18]
set_disable_timing cbx_2__4_/chanx_right_out[18]
set_disable_timing cbx_2__4_/chanx_left_out[19]
set_disable_timing cbx_2__4_/chanx_left_out[22]
set_disable_timing cbx_2__4_/chanx_right_out[22]
set_disable_timing cbx_2__4_/chanx_left_out[23]
set_disable_timing cbx_2__4_/chanx_left_out[25]
set_disable_timing cbx_2__4_/chanx_left_out[26]
set_disable_timing cbx_2__4_/chanx_right_out[26]
set_disable_timing cbx_2__4_/chanx_left_out[27]
set_disable_timing cbx_2__4_/chanx_left_out[28]
set_disable_timing cbx_2__4_/chanx_right_out[28]
set_disable_timing cbx_2__4_/chanx_left_out[29]
set_disable_timing cbx_2__4_/chanx_left_out[30]
set_disable_timing cbx_2__4_/chanx_left_out[31]
set_disable_timing cbx_2__4_/chanx_left_out[32]
set_disable_timing cbx_2__4_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_2__5_/chanx_left_in[0]
set_disable_timing cbx_2__5_/chanx_left_in[1]
set_disable_timing cbx_2__5_/chanx_right_in[1]
set_disable_timing cbx_2__5_/chanx_left_in[2]
set_disable_timing cbx_2__5_/chanx_left_in[3]
set_disable_timing cbx_2__5_/chanx_left_in[4]
set_disable_timing cbx_2__5_/chanx_right_in[4]
set_disable_timing cbx_2__5_/chanx_left_in[5]
set_disable_timing cbx_2__5_/chanx_right_in[5]
set_disable_timing cbx_2__5_/chanx_right_in[6]
set_disable_timing cbx_2__5_/chanx_left_in[7]
set_disable_timing cbx_2__5_/chanx_left_in[8]
set_disable_timing cbx_2__5_/chanx_right_in[8]
set_disable_timing cbx_2__5_/chanx_left_in[9]
set_disable_timing cbx_2__5_/chanx_left_in[10]
set_disable_timing cbx_2__5_/chanx_left_in[11]
set_disable_timing cbx_2__5_/chanx_right_in[11]
set_disable_timing cbx_2__5_/chanx_right_in[13]
set_disable_timing cbx_2__5_/chanx_right_in[14]
set_disable_timing cbx_2__5_/chanx_left_in[15]
set_disable_timing cbx_2__5_/chanx_right_in[15]
set_disable_timing cbx_2__5_/chanx_right_in[16]
set_disable_timing cbx_2__5_/chanx_left_in[17]
set_disable_timing cbx_2__5_/chanx_right_in[17]
set_disable_timing cbx_2__5_/chanx_left_in[18]
set_disable_timing cbx_2__5_/chanx_right_in[19]
set_disable_timing cbx_2__5_/chanx_left_in[21]
set_disable_timing cbx_2__5_/chanx_right_in[21]
set_disable_timing cbx_2__5_/chanx_left_in[22]
set_disable_timing cbx_2__5_/chanx_left_in[23]
set_disable_timing cbx_2__5_/chanx_right_in[23]
set_disable_timing cbx_2__5_/chanx_left_in[24]
set_disable_timing cbx_2__5_/chanx_right_in[24]
set_disable_timing cbx_2__5_/chanx_left_in[25]
set_disable_timing cbx_2__5_/chanx_left_in[26]
set_disable_timing cbx_2__5_/chanx_right_in[26]
set_disable_timing cbx_2__5_/chanx_left_in[27]
set_disable_timing cbx_2__5_/chanx_left_in[29]
set_disable_timing cbx_2__5_/chanx_left_in[30]
set_disable_timing cbx_2__5_/chanx_right_in[30]
set_disable_timing cbx_2__5_/chanx_left_in[31]
set_disable_timing cbx_2__5_/chanx_right_in[31]
set_disable_timing cbx_2__5_/chanx_left_in[32]
set_disable_timing cbx_2__5_/chanx_right_in[32]
set_disable_timing cbx_2__5_/chanx_left_out[0]
set_disable_timing cbx_2__5_/chanx_left_out[1]
set_disable_timing cbx_2__5_/chanx_right_out[1]
set_disable_timing cbx_2__5_/chanx_left_out[2]
set_disable_timing cbx_2__5_/chanx_left_out[3]
set_disable_timing cbx_2__5_/chanx_left_out[4]
set_disable_timing cbx_2__5_/chanx_right_out[4]
set_disable_timing cbx_2__5_/chanx_left_out[5]
set_disable_timing cbx_2__5_/chanx_right_out[5]
set_disable_timing cbx_2__5_/chanx_right_out[6]
set_disable_timing cbx_2__5_/chanx_left_out[7]
set_disable_timing cbx_2__5_/chanx_left_out[8]
set_disable_timing cbx_2__5_/chanx_right_out[8]
set_disable_timing cbx_2__5_/chanx_left_out[9]
set_disable_timing cbx_2__5_/chanx_left_out[10]
set_disable_timing cbx_2__5_/chanx_left_out[11]
set_disable_timing cbx_2__5_/chanx_right_out[11]
set_disable_timing cbx_2__5_/chanx_right_out[13]
set_disable_timing cbx_2__5_/chanx_right_out[14]
set_disable_timing cbx_2__5_/chanx_left_out[15]
set_disable_timing cbx_2__5_/chanx_right_out[15]
set_disable_timing cbx_2__5_/chanx_right_out[16]
set_disable_timing cbx_2__5_/chanx_left_out[17]
set_disable_timing cbx_2__5_/chanx_right_out[17]
set_disable_timing cbx_2__5_/chanx_left_out[18]
set_disable_timing cbx_2__5_/chanx_right_out[19]
set_disable_timing cbx_2__5_/chanx_left_out[21]
set_disable_timing cbx_2__5_/chanx_right_out[21]
set_disable_timing cbx_2__5_/chanx_left_out[22]
set_disable_timing cbx_2__5_/chanx_left_out[23]
set_disable_timing cbx_2__5_/chanx_right_out[23]
set_disable_timing cbx_2__5_/chanx_left_out[24]
set_disable_timing cbx_2__5_/chanx_right_out[24]
set_disable_timing cbx_2__5_/chanx_left_out[25]
set_disable_timing cbx_2__5_/chanx_left_out[26]
set_disable_timing cbx_2__5_/chanx_right_out[26]
set_disable_timing cbx_2__5_/chanx_left_out[27]
set_disable_timing cbx_2__5_/chanx_left_out[29]
set_disable_timing cbx_2__5_/chanx_left_out[30]
set_disable_timing cbx_2__5_/chanx_right_out[30]
set_disable_timing cbx_2__5_/chanx_left_out[31]
set_disable_timing cbx_2__5_/chanx_right_out[31]
set_disable_timing cbx_2__5_/chanx_left_out[32]
set_disable_timing cbx_2__5_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_2__6_/chanx_left_in[0]
set_disable_timing cbx_2__6_/chanx_left_in[1]
set_disable_timing cbx_2__6_/chanx_right_in[1]
set_disable_timing cbx_2__6_/chanx_left_in[2]
set_disable_timing cbx_2__6_/chanx_right_in[2]
set_disable_timing cbx_2__6_/chanx_left_in[3]
set_disable_timing cbx_2__6_/chanx_right_in[3]
set_disable_timing cbx_2__6_/chanx_right_in[4]
set_disable_timing cbx_2__6_/chanx_left_in[5]
set_disable_timing cbx_2__6_/chanx_right_in[5]
set_disable_timing cbx_2__6_/chanx_right_in[6]
set_disable_timing cbx_2__6_/chanx_right_in[7]
set_disable_timing cbx_2__6_/chanx_right_in[8]
set_disable_timing cbx_2__6_/chanx_right_in[9]
set_disable_timing cbx_2__6_/chanx_left_in[10]
set_disable_timing cbx_2__6_/chanx_right_in[10]
set_disable_timing cbx_2__6_/chanx_left_in[11]
set_disable_timing cbx_2__6_/chanx_right_in[11]
set_disable_timing cbx_2__6_/chanx_left_in[12]
set_disable_timing cbx_2__6_/chanx_right_in[12]
set_disable_timing cbx_2__6_/chanx_left_in[13]
set_disable_timing cbx_2__6_/chanx_right_in[14]
set_disable_timing cbx_2__6_/chanx_right_in[15]
set_disable_timing cbx_2__6_/chanx_left_in[16]
set_disable_timing cbx_2__6_/chanx_right_in[16]
set_disable_timing cbx_2__6_/chanx_left_in[17]
set_disable_timing cbx_2__6_/chanx_right_in[17]
set_disable_timing cbx_2__6_/chanx_left_in[18]
set_disable_timing cbx_2__6_/chanx_right_in[18]
set_disable_timing cbx_2__6_/chanx_right_in[19]
set_disable_timing cbx_2__6_/chanx_left_in[20]
set_disable_timing cbx_2__6_/chanx_right_in[20]
set_disable_timing cbx_2__6_/chanx_right_in[21]
set_disable_timing cbx_2__6_/chanx_right_in[22]
set_disable_timing cbx_2__6_/chanx_right_in[23]
set_disable_timing cbx_2__6_/chanx_left_in[24]
set_disable_timing cbx_2__6_/chanx_right_in[24]
set_disable_timing cbx_2__6_/chanx_right_in[25]
set_disable_timing cbx_2__6_/chanx_left_in[26]
set_disable_timing cbx_2__6_/chanx_right_in[26]
set_disable_timing cbx_2__6_/chanx_right_in[27]
set_disable_timing cbx_2__6_/chanx_left_in[28]
set_disable_timing cbx_2__6_/chanx_right_in[28]
set_disable_timing cbx_2__6_/chanx_left_in[30]
set_disable_timing cbx_2__6_/chanx_left_in[31]
set_disable_timing cbx_2__6_/chanx_right_in[31]
set_disable_timing cbx_2__6_/chanx_left_in[32]
set_disable_timing cbx_2__6_/chanx_right_in[32]
set_disable_timing cbx_2__6_/chanx_left_out[0]
set_disable_timing cbx_2__6_/chanx_left_out[1]
set_disable_timing cbx_2__6_/chanx_right_out[1]
set_disable_timing cbx_2__6_/chanx_left_out[2]
set_disable_timing cbx_2__6_/chanx_right_out[2]
set_disable_timing cbx_2__6_/chanx_left_out[3]
set_disable_timing cbx_2__6_/chanx_right_out[3]
set_disable_timing cbx_2__6_/chanx_right_out[4]
set_disable_timing cbx_2__6_/chanx_left_out[5]
set_disable_timing cbx_2__6_/chanx_right_out[5]
set_disable_timing cbx_2__6_/chanx_right_out[6]
set_disable_timing cbx_2__6_/chanx_right_out[7]
set_disable_timing cbx_2__6_/chanx_right_out[8]
set_disable_timing cbx_2__6_/chanx_right_out[9]
set_disable_timing cbx_2__6_/chanx_left_out[10]
set_disable_timing cbx_2__6_/chanx_right_out[10]
set_disable_timing cbx_2__6_/chanx_left_out[11]
set_disable_timing cbx_2__6_/chanx_right_out[11]
set_disable_timing cbx_2__6_/chanx_left_out[12]
set_disable_timing cbx_2__6_/chanx_right_out[12]
set_disable_timing cbx_2__6_/chanx_left_out[13]
set_disable_timing cbx_2__6_/chanx_right_out[14]
set_disable_timing cbx_2__6_/chanx_right_out[15]
set_disable_timing cbx_2__6_/chanx_left_out[16]
set_disable_timing cbx_2__6_/chanx_right_out[16]
set_disable_timing cbx_2__6_/chanx_left_out[17]
set_disable_timing cbx_2__6_/chanx_right_out[17]
set_disable_timing cbx_2__6_/chanx_left_out[18]
set_disable_timing cbx_2__6_/chanx_right_out[18]
set_disable_timing cbx_2__6_/chanx_right_out[19]
set_disable_timing cbx_2__6_/chanx_left_out[20]
set_disable_timing cbx_2__6_/chanx_right_out[20]
set_disable_timing cbx_2__6_/chanx_right_out[21]
set_disable_timing cbx_2__6_/chanx_right_out[22]
set_disable_timing cbx_2__6_/chanx_right_out[23]
set_disable_timing cbx_2__6_/chanx_left_out[24]
set_disable_timing cbx_2__6_/chanx_right_out[24]
set_disable_timing cbx_2__6_/chanx_right_out[25]
set_disable_timing cbx_2__6_/chanx_left_out[26]
set_disable_timing cbx_2__6_/chanx_right_out[26]
set_disable_timing cbx_2__6_/chanx_right_out[27]
set_disable_timing cbx_2__6_/chanx_left_out[28]
set_disable_timing cbx_2__6_/chanx_right_out[28]
set_disable_timing cbx_2__6_/chanx_left_out[30]
set_disable_timing cbx_2__6_/chanx_left_out[31]
set_disable_timing cbx_2__6_/chanx_right_out[31]
set_disable_timing cbx_2__6_/chanx_left_out[32]
set_disable_timing cbx_2__6_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__7_
##################################################
set_disable_timing cbx_2__7_/chanx_left_in[0]
set_disable_timing cbx_2__7_/chanx_right_in[0]
set_disable_timing cbx_2__7_/chanx_left_in[1]
set_disable_timing cbx_2__7_/chanx_right_in[1]
set_disable_timing cbx_2__7_/chanx_left_in[2]
set_disable_timing cbx_2__7_/chanx_right_in[2]
set_disable_timing cbx_2__7_/chanx_left_in[3]
set_disable_timing cbx_2__7_/chanx_right_in[3]
set_disable_timing cbx_2__7_/chanx_left_in[4]
set_disable_timing cbx_2__7_/chanx_right_in[4]
set_disable_timing cbx_2__7_/chanx_left_in[5]
set_disable_timing cbx_2__7_/chanx_right_in[5]
set_disable_timing cbx_2__7_/chanx_right_in[6]
set_disable_timing cbx_2__7_/chanx_left_in[7]
set_disable_timing cbx_2__7_/chanx_right_in[7]
set_disable_timing cbx_2__7_/chanx_left_in[8]
set_disable_timing cbx_2__7_/chanx_right_in[8]
set_disable_timing cbx_2__7_/chanx_left_in[9]
set_disable_timing cbx_2__7_/chanx_right_in[9]
set_disable_timing cbx_2__7_/chanx_left_in[10]
set_disable_timing cbx_2__7_/chanx_right_in[10]
set_disable_timing cbx_2__7_/chanx_left_in[11]
set_disable_timing cbx_2__7_/chanx_left_in[12]
set_disable_timing cbx_2__7_/chanx_right_in[12]
set_disable_timing cbx_2__7_/chanx_right_in[13]
set_disable_timing cbx_2__7_/chanx_left_in[14]
set_disable_timing cbx_2__7_/chanx_right_in[14]
set_disable_timing cbx_2__7_/chanx_right_in[15]
set_disable_timing cbx_2__7_/chanx_left_in[16]
set_disable_timing cbx_2__7_/chanx_left_in[17]
set_disable_timing cbx_2__7_/chanx_right_in[17]
set_disable_timing cbx_2__7_/chanx_left_in[18]
set_disable_timing cbx_2__7_/chanx_right_in[18]
set_disable_timing cbx_2__7_/chanx_right_in[19]
set_disable_timing cbx_2__7_/chanx_right_in[20]
set_disable_timing cbx_2__7_/chanx_right_in[21]
set_disable_timing cbx_2__7_/chanx_left_in[22]
set_disable_timing cbx_2__7_/chanx_right_in[22]
set_disable_timing cbx_2__7_/chanx_left_in[23]
set_disable_timing cbx_2__7_/chanx_right_in[23]
set_disable_timing cbx_2__7_/chanx_left_in[24]
set_disable_timing cbx_2__7_/chanx_left_in[25]
set_disable_timing cbx_2__7_/chanx_right_in[25]
set_disable_timing cbx_2__7_/chanx_left_in[26]
set_disable_timing cbx_2__7_/chanx_right_in[26]
set_disable_timing cbx_2__7_/chanx_left_in[27]
set_disable_timing cbx_2__7_/chanx_right_in[27]
set_disable_timing cbx_2__7_/chanx_left_in[28]
set_disable_timing cbx_2__7_/chanx_right_in[28]
set_disable_timing cbx_2__7_/chanx_left_in[29]
set_disable_timing cbx_2__7_/chanx_right_in[29]
set_disable_timing cbx_2__7_/chanx_left_in[30]
set_disable_timing cbx_2__7_/chanx_right_in[30]
set_disable_timing cbx_2__7_/chanx_left_in[31]
set_disable_timing cbx_2__7_/chanx_left_in[32]
set_disable_timing cbx_2__7_/chanx_right_in[32]
set_disable_timing cbx_2__7_/chanx_left_out[0]
set_disable_timing cbx_2__7_/chanx_right_out[0]
set_disable_timing cbx_2__7_/chanx_left_out[1]
set_disable_timing cbx_2__7_/chanx_right_out[1]
set_disable_timing cbx_2__7_/chanx_left_out[2]
set_disable_timing cbx_2__7_/chanx_right_out[2]
set_disable_timing cbx_2__7_/chanx_left_out[3]
set_disable_timing cbx_2__7_/chanx_right_out[3]
set_disable_timing cbx_2__7_/chanx_left_out[4]
set_disable_timing cbx_2__7_/chanx_right_out[4]
set_disable_timing cbx_2__7_/chanx_left_out[5]
set_disable_timing cbx_2__7_/chanx_right_out[5]
set_disable_timing cbx_2__7_/chanx_right_out[6]
set_disable_timing cbx_2__7_/chanx_left_out[7]
set_disable_timing cbx_2__7_/chanx_right_out[7]
set_disable_timing cbx_2__7_/chanx_left_out[8]
set_disable_timing cbx_2__7_/chanx_right_out[8]
set_disable_timing cbx_2__7_/chanx_left_out[9]
set_disable_timing cbx_2__7_/chanx_right_out[9]
set_disable_timing cbx_2__7_/chanx_left_out[10]
set_disable_timing cbx_2__7_/chanx_right_out[10]
set_disable_timing cbx_2__7_/chanx_left_out[11]
set_disable_timing cbx_2__7_/chanx_left_out[12]
set_disable_timing cbx_2__7_/chanx_right_out[12]
set_disable_timing cbx_2__7_/chanx_right_out[13]
set_disable_timing cbx_2__7_/chanx_left_out[14]
set_disable_timing cbx_2__7_/chanx_right_out[14]
set_disable_timing cbx_2__7_/chanx_right_out[15]
set_disable_timing cbx_2__7_/chanx_left_out[16]
set_disable_timing cbx_2__7_/chanx_left_out[17]
set_disable_timing cbx_2__7_/chanx_right_out[17]
set_disable_timing cbx_2__7_/chanx_left_out[18]
set_disable_timing cbx_2__7_/chanx_right_out[18]
set_disable_timing cbx_2__7_/chanx_right_out[19]
set_disable_timing cbx_2__7_/chanx_right_out[20]
set_disable_timing cbx_2__7_/chanx_right_out[21]
set_disable_timing cbx_2__7_/chanx_left_out[22]
set_disable_timing cbx_2__7_/chanx_right_out[22]
set_disable_timing cbx_2__7_/chanx_left_out[23]
set_disable_timing cbx_2__7_/chanx_right_out[23]
set_disable_timing cbx_2__7_/chanx_left_out[24]
set_disable_timing cbx_2__7_/chanx_left_out[25]
set_disable_timing cbx_2__7_/chanx_right_out[25]
set_disable_timing cbx_2__7_/chanx_left_out[26]
set_disable_timing cbx_2__7_/chanx_right_out[26]
set_disable_timing cbx_2__7_/chanx_left_out[27]
set_disable_timing cbx_2__7_/chanx_right_out[27]
set_disable_timing cbx_2__7_/chanx_left_out[28]
set_disable_timing cbx_2__7_/chanx_right_out[28]
set_disable_timing cbx_2__7_/chanx_left_out[29]
set_disable_timing cbx_2__7_/chanx_right_out[29]
set_disable_timing cbx_2__7_/chanx_left_out[30]
set_disable_timing cbx_2__7_/chanx_right_out[30]
set_disable_timing cbx_2__7_/chanx_left_out[31]
set_disable_timing cbx_2__7_/chanx_left_out[32]
set_disable_timing cbx_2__7_/chanx_right_out[32]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_2__7_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_2__7_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_2__7_/mux_bottom_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__0_
##################################################
set_disable_timing cbx_3__0_/chanx_left_in[2]
set_disable_timing cbx_3__0_/chanx_left_in[3]
set_disable_timing cbx_3__0_/chanx_left_in[26]
set_disable_timing cbx_3__0_/chanx_left_in[27]
set_disable_timing cbx_3__0_/chanx_left_in[31]
set_disable_timing cbx_3__0_/chanx_left_in[32]
set_disable_timing cbx_3__0_/chanx_left_out[2]
set_disable_timing cbx_3__0_/chanx_left_out[3]
set_disable_timing cbx_3__0_/chanx_left_out[26]
set_disable_timing cbx_3__0_/chanx_left_out[27]
set_disable_timing cbx_3__0_/chanx_left_out[31]
set_disable_timing cbx_3__0_/chanx_left_out[32]
set_disable_timing cbx_3__0_/bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_3__0_/bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[2]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[1]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[2]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[0]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[2]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[2]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[2]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[3]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[2]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[5]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[5]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[5]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[5]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[5]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[5]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[5]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[4]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[7]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[6]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[9]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[9]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[9]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[9]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[9]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[8]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_3/in[10]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_4/in[10]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_5/in[10]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_0/in[10]
set_disable_timing cbx_3__0_/mux_top_ipin_6/in[10]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_1/in[10]
set_disable_timing cbx_3__0_/mux_top_ipin_7/in[10]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[11]
set_disable_timing cbx_3__0_/mux_top_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__1_
##################################################
set_disable_timing cbx_3__1_/chanx_left_in[0]
set_disable_timing cbx_3__1_/chanx_left_in[1]
set_disable_timing cbx_3__1_/chanx_right_in[1]
set_disable_timing cbx_3__1_/chanx_left_in[2]
set_disable_timing cbx_3__1_/chanx_right_in[8]
set_disable_timing cbx_3__1_/chanx_left_in[11]
set_disable_timing cbx_3__1_/chanx_left_in[14]
set_disable_timing cbx_3__1_/chanx_left_in[15]
set_disable_timing cbx_3__1_/chanx_left_in[16]
set_disable_timing cbx_3__1_/chanx_right_in[20]
set_disable_timing cbx_3__1_/chanx_left_in[23]
set_disable_timing cbx_3__1_/chanx_right_in[28]
set_disable_timing cbx_3__1_/chanx_left_in[29]
set_disable_timing cbx_3__1_/chanx_right_in[29]
set_disable_timing cbx_3__1_/chanx_left_in[31]
set_disable_timing cbx_3__1_/chanx_right_in[32]
set_disable_timing cbx_3__1_/chanx_left_out[0]
set_disable_timing cbx_3__1_/chanx_left_out[1]
set_disable_timing cbx_3__1_/chanx_right_out[1]
set_disable_timing cbx_3__1_/chanx_left_out[2]
set_disable_timing cbx_3__1_/chanx_right_out[8]
set_disable_timing cbx_3__1_/chanx_left_out[11]
set_disable_timing cbx_3__1_/chanx_left_out[14]
set_disable_timing cbx_3__1_/chanx_left_out[15]
set_disable_timing cbx_3__1_/chanx_left_out[16]
set_disable_timing cbx_3__1_/chanx_right_out[20]
set_disable_timing cbx_3__1_/chanx_left_out[23]
set_disable_timing cbx_3__1_/chanx_right_out[28]
set_disable_timing cbx_3__1_/chanx_left_out[29]
set_disable_timing cbx_3__1_/chanx_right_out[29]
set_disable_timing cbx_3__1_/chanx_left_out[31]
set_disable_timing cbx_3__1_/chanx_right_out[32]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0]
set_disable_timing cbx_3__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[1]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[2]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_3__1_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_3__1_/mux_bottom_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__2_
##################################################
set_disable_timing cbx_3__2_/chanx_left_in[0]
set_disable_timing cbx_3__2_/chanx_left_in[2]
set_disable_timing cbx_3__2_/chanx_left_in[6]
set_disable_timing cbx_3__2_/chanx_left_in[7]
set_disable_timing cbx_3__2_/chanx_left_in[8]
set_disable_timing cbx_3__2_/chanx_right_in[9]
set_disable_timing cbx_3__2_/chanx_left_in[10]
set_disable_timing cbx_3__2_/chanx_left_in[14]
set_disable_timing cbx_3__2_/chanx_left_in[16]
set_disable_timing cbx_3__2_/chanx_left_in[18]
set_disable_timing cbx_3__2_/chanx_right_in[18]
set_disable_timing cbx_3__2_/chanx_right_in[20]
set_disable_timing cbx_3__2_/chanx_left_in[23]
set_disable_timing cbx_3__2_/chanx_right_in[25]
set_disable_timing cbx_3__2_/chanx_left_in[26]
set_disable_timing cbx_3__2_/chanx_right_in[27]
set_disable_timing cbx_3__2_/chanx_left_in[28]
set_disable_timing cbx_3__2_/chanx_right_in[28]
set_disable_timing cbx_3__2_/chanx_right_in[29]
set_disable_timing cbx_3__2_/chanx_left_in[30]
set_disable_timing cbx_3__2_/chanx_left_in[31]
set_disable_timing cbx_3__2_/chanx_left_in[32]
set_disable_timing cbx_3__2_/chanx_right_in[32]
set_disable_timing cbx_3__2_/chanx_left_out[0]
set_disable_timing cbx_3__2_/chanx_left_out[2]
set_disable_timing cbx_3__2_/chanx_left_out[6]
set_disable_timing cbx_3__2_/chanx_left_out[7]
set_disable_timing cbx_3__2_/chanx_left_out[8]
set_disable_timing cbx_3__2_/chanx_right_out[9]
set_disable_timing cbx_3__2_/chanx_left_out[10]
set_disable_timing cbx_3__2_/chanx_left_out[14]
set_disable_timing cbx_3__2_/chanx_left_out[16]
set_disable_timing cbx_3__2_/chanx_left_out[18]
set_disable_timing cbx_3__2_/chanx_right_out[18]
set_disable_timing cbx_3__2_/chanx_right_out[20]
set_disable_timing cbx_3__2_/chanx_left_out[23]
set_disable_timing cbx_3__2_/chanx_right_out[25]
set_disable_timing cbx_3__2_/chanx_left_out[26]
set_disable_timing cbx_3__2_/chanx_right_out[27]
set_disable_timing cbx_3__2_/chanx_left_out[28]
set_disable_timing cbx_3__2_/chanx_right_out[28]
set_disable_timing cbx_3__2_/chanx_right_out[29]
set_disable_timing cbx_3__2_/chanx_left_out[30]
set_disable_timing cbx_3__2_/chanx_left_out[31]
set_disable_timing cbx_3__2_/chanx_left_out[32]
set_disable_timing cbx_3__2_/chanx_right_out[32]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0]
set_disable_timing cbx_3__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[1]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[0]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[3]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[2]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[5]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[4]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[7]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[6]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[9]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[8]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_3/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_9/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_4/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_5/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_0/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_6/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_1/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_7/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[11]
set_disable_timing cbx_3__2_/mux_top_ipin_2/in[10]
set_disable_timing cbx_3__2_/mux_top_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_3__3_/chanx_left_in[2]
set_disable_timing cbx_3__3_/chanx_left_in[4]
set_disable_timing cbx_3__3_/chanx_left_in[6]
set_disable_timing cbx_3__3_/chanx_left_in[7]
set_disable_timing cbx_3__3_/chanx_right_in[8]
set_disable_timing cbx_3__3_/chanx_left_in[10]
set_disable_timing cbx_3__3_/chanx_left_in[11]
set_disable_timing cbx_3__3_/chanx_left_in[12]
set_disable_timing cbx_3__3_/chanx_right_in[12]
set_disable_timing cbx_3__3_/chanx_left_in[15]
set_disable_timing cbx_3__3_/chanx_right_in[15]
set_disable_timing cbx_3__3_/chanx_left_in[16]
set_disable_timing cbx_3__3_/chanx_left_in[18]
set_disable_timing cbx_3__3_/chanx_left_in[19]
set_disable_timing cbx_3__3_/chanx_left_in[20]
set_disable_timing cbx_3__3_/chanx_left_in[22]
set_disable_timing cbx_3__3_/chanx_left_in[23]
set_disable_timing cbx_3__3_/chanx_left_in[24]
set_disable_timing cbx_3__3_/chanx_right_in[24]
set_disable_timing cbx_3__3_/chanx_right_in[26]
set_disable_timing cbx_3__3_/chanx_left_in[27]
set_disable_timing cbx_3__3_/chanx_right_in[28]
set_disable_timing cbx_3__3_/chanx_left_in[31]
set_disable_timing cbx_3__3_/chanx_left_in[32]
set_disable_timing cbx_3__3_/chanx_left_out[2]
set_disable_timing cbx_3__3_/chanx_left_out[4]
set_disable_timing cbx_3__3_/chanx_left_out[6]
set_disable_timing cbx_3__3_/chanx_left_out[7]
set_disable_timing cbx_3__3_/chanx_right_out[8]
set_disable_timing cbx_3__3_/chanx_left_out[10]
set_disable_timing cbx_3__3_/chanx_left_out[11]
set_disable_timing cbx_3__3_/chanx_left_out[12]
set_disable_timing cbx_3__3_/chanx_right_out[12]
set_disable_timing cbx_3__3_/chanx_left_out[15]
set_disable_timing cbx_3__3_/chanx_right_out[15]
set_disable_timing cbx_3__3_/chanx_left_out[16]
set_disable_timing cbx_3__3_/chanx_left_out[18]
set_disable_timing cbx_3__3_/chanx_left_out[19]
set_disable_timing cbx_3__3_/chanx_left_out[20]
set_disable_timing cbx_3__3_/chanx_left_out[22]
set_disable_timing cbx_3__3_/chanx_left_out[23]
set_disable_timing cbx_3__3_/chanx_left_out[24]
set_disable_timing cbx_3__3_/chanx_right_out[24]
set_disable_timing cbx_3__3_/chanx_right_out[26]
set_disable_timing cbx_3__3_/chanx_left_out[27]
set_disable_timing cbx_3__3_/chanx_right_out[28]
set_disable_timing cbx_3__3_/chanx_left_out[31]
set_disable_timing cbx_3__3_/chanx_left_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_3__4_/chanx_left_in[1]
set_disable_timing cbx_3__4_/chanx_right_in[1]
set_disable_timing cbx_3__4_/chanx_left_in[2]
set_disable_timing cbx_3__4_/chanx_left_in[3]
set_disable_timing cbx_3__4_/chanx_right_in[3]
set_disable_timing cbx_3__4_/chanx_right_in[4]
set_disable_timing cbx_3__4_/chanx_right_in[5]
set_disable_timing cbx_3__4_/chanx_left_in[6]
set_disable_timing cbx_3__4_/chanx_left_in[7]
set_disable_timing cbx_3__4_/chanx_right_in[8]
set_disable_timing cbx_3__4_/chanx_right_in[9]
set_disable_timing cbx_3__4_/chanx_right_in[10]
set_disable_timing cbx_3__4_/chanx_right_in[11]
set_disable_timing cbx_3__4_/chanx_left_in[12]
set_disable_timing cbx_3__4_/chanx_right_in[12]
set_disable_timing cbx_3__4_/chanx_left_in[13]
set_disable_timing cbx_3__4_/chanx_right_in[13]
set_disable_timing cbx_3__4_/chanx_left_in[14]
set_disable_timing cbx_3__4_/chanx_right_in[16]
set_disable_timing cbx_3__4_/chanx_right_in[17]
set_disable_timing cbx_3__4_/chanx_left_in[19]
set_disable_timing cbx_3__4_/chanx_right_in[21]
set_disable_timing cbx_3__4_/chanx_left_in[23]
set_disable_timing cbx_3__4_/chanx_right_in[23]
set_disable_timing cbx_3__4_/chanx_left_in[24]
set_disable_timing cbx_3__4_/chanx_right_in[25]
set_disable_timing cbx_3__4_/chanx_left_in[26]
set_disable_timing cbx_3__4_/chanx_left_in[27]
set_disable_timing cbx_3__4_/chanx_left_in[28]
set_disable_timing cbx_3__4_/chanx_left_in[29]
set_disable_timing cbx_3__4_/chanx_left_in[30]
set_disable_timing cbx_3__4_/chanx_left_in[31]
set_disable_timing cbx_3__4_/chanx_right_in[31]
set_disable_timing cbx_3__4_/chanx_right_in[32]
set_disable_timing cbx_3__4_/chanx_left_out[1]
set_disable_timing cbx_3__4_/chanx_right_out[1]
set_disable_timing cbx_3__4_/chanx_left_out[2]
set_disable_timing cbx_3__4_/chanx_left_out[3]
set_disable_timing cbx_3__4_/chanx_right_out[3]
set_disable_timing cbx_3__4_/chanx_right_out[4]
set_disable_timing cbx_3__4_/chanx_right_out[5]
set_disable_timing cbx_3__4_/chanx_left_out[6]
set_disable_timing cbx_3__4_/chanx_left_out[7]
set_disable_timing cbx_3__4_/chanx_right_out[8]
set_disable_timing cbx_3__4_/chanx_right_out[9]
set_disable_timing cbx_3__4_/chanx_right_out[10]
set_disable_timing cbx_3__4_/chanx_right_out[11]
set_disable_timing cbx_3__4_/chanx_left_out[12]
set_disable_timing cbx_3__4_/chanx_right_out[12]
set_disable_timing cbx_3__4_/chanx_left_out[13]
set_disable_timing cbx_3__4_/chanx_right_out[13]
set_disable_timing cbx_3__4_/chanx_left_out[14]
set_disable_timing cbx_3__4_/chanx_right_out[16]
set_disable_timing cbx_3__4_/chanx_right_out[17]
set_disable_timing cbx_3__4_/chanx_left_out[19]
set_disable_timing cbx_3__4_/chanx_right_out[21]
set_disable_timing cbx_3__4_/chanx_left_out[23]
set_disable_timing cbx_3__4_/chanx_right_out[23]
set_disable_timing cbx_3__4_/chanx_left_out[24]
set_disable_timing cbx_3__4_/chanx_right_out[25]
set_disable_timing cbx_3__4_/chanx_left_out[26]
set_disable_timing cbx_3__4_/chanx_left_out[27]
set_disable_timing cbx_3__4_/chanx_left_out[28]
set_disable_timing cbx_3__4_/chanx_left_out[29]
set_disable_timing cbx_3__4_/chanx_left_out[30]
set_disable_timing cbx_3__4_/chanx_left_out[31]
set_disable_timing cbx_3__4_/chanx_right_out[31]
set_disable_timing cbx_3__4_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_3__5_/chanx_left_in[0]
set_disable_timing cbx_3__5_/chanx_right_in[0]
set_disable_timing cbx_3__5_/chanx_left_in[1]
set_disable_timing cbx_3__5_/chanx_left_in[2]
set_disable_timing cbx_3__5_/chanx_left_in[3]
set_disable_timing cbx_3__5_/chanx_right_in[3]
set_disable_timing cbx_3__5_/chanx_right_in[4]
set_disable_timing cbx_3__5_/chanx_left_in[5]
set_disable_timing cbx_3__5_/chanx_right_in[5]
set_disable_timing cbx_3__5_/chanx_left_in[6]
set_disable_timing cbx_3__5_/chanx_right_in[7]
set_disable_timing cbx_3__5_/chanx_left_in[8]
set_disable_timing cbx_3__5_/chanx_left_in[9]
set_disable_timing cbx_3__5_/chanx_left_in[10]
set_disable_timing cbx_3__5_/chanx_right_in[10]
set_disable_timing cbx_3__5_/chanx_left_in[11]
set_disable_timing cbx_3__5_/chanx_right_in[11]
set_disable_timing cbx_3__5_/chanx_left_in[12]
set_disable_timing cbx_3__5_/chanx_right_in[12]
set_disable_timing cbx_3__5_/chanx_right_in[13]
set_disable_timing cbx_3__5_/chanx_right_in[14]
set_disable_timing cbx_3__5_/chanx_right_in[16]
set_disable_timing cbx_3__5_/chanx_left_in[18]
set_disable_timing cbx_3__5_/chanx_right_in[18]
set_disable_timing cbx_3__5_/chanx_left_in[19]
set_disable_timing cbx_3__5_/chanx_right_in[19]
set_disable_timing cbx_3__5_/chanx_left_in[20]
set_disable_timing cbx_3__5_/chanx_right_in[20]
set_disable_timing cbx_3__5_/chanx_left_in[22]
set_disable_timing cbx_3__5_/chanx_right_in[22]
set_disable_timing cbx_3__5_/chanx_left_in[23]
set_disable_timing cbx_3__5_/chanx_right_in[23]
set_disable_timing cbx_3__5_/chanx_left_in[24]
set_disable_timing cbx_3__5_/chanx_left_in[25]
set_disable_timing cbx_3__5_/chanx_right_in[25]
set_disable_timing cbx_3__5_/chanx_left_in[26]
set_disable_timing cbx_3__5_/chanx_left_in[27]
set_disable_timing cbx_3__5_/chanx_right_in[27]
set_disable_timing cbx_3__5_/chanx_right_in[29]
set_disable_timing cbx_3__5_/chanx_left_in[30]
set_disable_timing cbx_3__5_/chanx_right_in[30]
set_disable_timing cbx_3__5_/chanx_left_in[31]
set_disable_timing cbx_3__5_/chanx_right_in[31]
set_disable_timing cbx_3__5_/chanx_left_out[0]
set_disable_timing cbx_3__5_/chanx_right_out[0]
set_disable_timing cbx_3__5_/chanx_left_out[1]
set_disable_timing cbx_3__5_/chanx_left_out[2]
set_disable_timing cbx_3__5_/chanx_left_out[3]
set_disable_timing cbx_3__5_/chanx_right_out[3]
set_disable_timing cbx_3__5_/chanx_right_out[4]
set_disable_timing cbx_3__5_/chanx_left_out[5]
set_disable_timing cbx_3__5_/chanx_right_out[5]
set_disable_timing cbx_3__5_/chanx_left_out[6]
set_disable_timing cbx_3__5_/chanx_right_out[7]
set_disable_timing cbx_3__5_/chanx_left_out[8]
set_disable_timing cbx_3__5_/chanx_left_out[9]
set_disable_timing cbx_3__5_/chanx_left_out[10]
set_disable_timing cbx_3__5_/chanx_right_out[10]
set_disable_timing cbx_3__5_/chanx_left_out[11]
set_disable_timing cbx_3__5_/chanx_right_out[11]
set_disable_timing cbx_3__5_/chanx_left_out[12]
set_disable_timing cbx_3__5_/chanx_right_out[12]
set_disable_timing cbx_3__5_/chanx_right_out[13]
set_disable_timing cbx_3__5_/chanx_right_out[14]
set_disable_timing cbx_3__5_/chanx_right_out[16]
set_disable_timing cbx_3__5_/chanx_left_out[18]
set_disable_timing cbx_3__5_/chanx_right_out[18]
set_disable_timing cbx_3__5_/chanx_left_out[19]
set_disable_timing cbx_3__5_/chanx_right_out[19]
set_disable_timing cbx_3__5_/chanx_left_out[20]
set_disable_timing cbx_3__5_/chanx_right_out[20]
set_disable_timing cbx_3__5_/chanx_left_out[22]
set_disable_timing cbx_3__5_/chanx_right_out[22]
set_disable_timing cbx_3__5_/chanx_left_out[23]
set_disable_timing cbx_3__5_/chanx_right_out[23]
set_disable_timing cbx_3__5_/chanx_left_out[24]
set_disable_timing cbx_3__5_/chanx_left_out[25]
set_disable_timing cbx_3__5_/chanx_right_out[25]
set_disable_timing cbx_3__5_/chanx_left_out[26]
set_disable_timing cbx_3__5_/chanx_left_out[27]
set_disable_timing cbx_3__5_/chanx_right_out[27]
set_disable_timing cbx_3__5_/chanx_right_out[29]
set_disable_timing cbx_3__5_/chanx_left_out[30]
set_disable_timing cbx_3__5_/chanx_right_out[30]
set_disable_timing cbx_3__5_/chanx_left_out[31]
set_disable_timing cbx_3__5_/chanx_right_out[31]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_3__6_/chanx_left_in[0]
set_disable_timing cbx_3__6_/chanx_right_in[0]
set_disable_timing cbx_3__6_/chanx_left_in[1]
set_disable_timing cbx_3__6_/chanx_right_in[1]
set_disable_timing cbx_3__6_/chanx_left_in[2]
set_disable_timing cbx_3__6_/chanx_right_in[2]
set_disable_timing cbx_3__6_/chanx_left_in[3]
set_disable_timing cbx_3__6_/chanx_right_in[3]
set_disable_timing cbx_3__6_/chanx_left_in[4]
set_disable_timing cbx_3__6_/chanx_right_in[4]
set_disable_timing cbx_3__6_/chanx_right_in[5]
set_disable_timing cbx_3__6_/chanx_left_in[6]
set_disable_timing cbx_3__6_/chanx_right_in[6]
set_disable_timing cbx_3__6_/chanx_right_in[7]
set_disable_timing cbx_3__6_/chanx_right_in[8]
set_disable_timing cbx_3__6_/chanx_right_in[9]
set_disable_timing cbx_3__6_/chanx_right_in[10]
set_disable_timing cbx_3__6_/chanx_left_in[11]
set_disable_timing cbx_3__6_/chanx_right_in[11]
set_disable_timing cbx_3__6_/chanx_left_in[12]
set_disable_timing cbx_3__6_/chanx_left_in[13]
set_disable_timing cbx_3__6_/chanx_right_in[13]
set_disable_timing cbx_3__6_/chanx_left_in[14]
set_disable_timing cbx_3__6_/chanx_right_in[14]
set_disable_timing cbx_3__6_/chanx_right_in[15]
set_disable_timing cbx_3__6_/chanx_left_in[16]
set_disable_timing cbx_3__6_/chanx_right_in[16]
set_disable_timing cbx_3__6_/chanx_left_in[17]
set_disable_timing cbx_3__6_/chanx_right_in[17]
set_disable_timing cbx_3__6_/chanx_left_in[18]
set_disable_timing cbx_3__6_/chanx_right_in[18]
set_disable_timing cbx_3__6_/chanx_left_in[19]
set_disable_timing cbx_3__6_/chanx_right_in[19]
set_disable_timing cbx_3__6_/chanx_right_in[20]
set_disable_timing cbx_3__6_/chanx_left_in[21]
set_disable_timing cbx_3__6_/chanx_right_in[21]
set_disable_timing cbx_3__6_/chanx_right_in[22]
set_disable_timing cbx_3__6_/chanx_right_in[23]
set_disable_timing cbx_3__6_/chanx_right_in[24]
set_disable_timing cbx_3__6_/chanx_left_in[25]
set_disable_timing cbx_3__6_/chanx_right_in[25]
set_disable_timing cbx_3__6_/chanx_right_in[26]
set_disable_timing cbx_3__6_/chanx_left_in[27]
set_disable_timing cbx_3__6_/chanx_right_in[27]
set_disable_timing cbx_3__6_/chanx_left_in[28]
set_disable_timing cbx_3__6_/chanx_left_in[29]
set_disable_timing cbx_3__6_/chanx_right_in[30]
set_disable_timing cbx_3__6_/chanx_left_in[31]
set_disable_timing cbx_3__6_/chanx_right_in[31]
set_disable_timing cbx_3__6_/chanx_left_in[32]
set_disable_timing cbx_3__6_/chanx_right_in[32]
set_disable_timing cbx_3__6_/chanx_left_out[0]
set_disable_timing cbx_3__6_/chanx_right_out[0]
set_disable_timing cbx_3__6_/chanx_left_out[1]
set_disable_timing cbx_3__6_/chanx_right_out[1]
set_disable_timing cbx_3__6_/chanx_left_out[2]
set_disable_timing cbx_3__6_/chanx_right_out[2]
set_disable_timing cbx_3__6_/chanx_left_out[3]
set_disable_timing cbx_3__6_/chanx_right_out[3]
set_disable_timing cbx_3__6_/chanx_left_out[4]
set_disable_timing cbx_3__6_/chanx_right_out[4]
set_disable_timing cbx_3__6_/chanx_right_out[5]
set_disable_timing cbx_3__6_/chanx_left_out[6]
set_disable_timing cbx_3__6_/chanx_right_out[6]
set_disable_timing cbx_3__6_/chanx_right_out[7]
set_disable_timing cbx_3__6_/chanx_right_out[8]
set_disable_timing cbx_3__6_/chanx_right_out[9]
set_disable_timing cbx_3__6_/chanx_right_out[10]
set_disable_timing cbx_3__6_/chanx_left_out[11]
set_disable_timing cbx_3__6_/chanx_right_out[11]
set_disable_timing cbx_3__6_/chanx_left_out[12]
set_disable_timing cbx_3__6_/chanx_left_out[13]
set_disable_timing cbx_3__6_/chanx_right_out[13]
set_disable_timing cbx_3__6_/chanx_left_out[14]
set_disable_timing cbx_3__6_/chanx_right_out[14]
set_disable_timing cbx_3__6_/chanx_right_out[15]
set_disable_timing cbx_3__6_/chanx_left_out[16]
set_disable_timing cbx_3__6_/chanx_right_out[16]
set_disable_timing cbx_3__6_/chanx_left_out[17]
set_disable_timing cbx_3__6_/chanx_right_out[17]
set_disable_timing cbx_3__6_/chanx_left_out[18]
set_disable_timing cbx_3__6_/chanx_right_out[18]
set_disable_timing cbx_3__6_/chanx_left_out[19]
set_disable_timing cbx_3__6_/chanx_right_out[19]
set_disable_timing cbx_3__6_/chanx_right_out[20]
set_disable_timing cbx_3__6_/chanx_left_out[21]
set_disable_timing cbx_3__6_/chanx_right_out[21]
set_disable_timing cbx_3__6_/chanx_right_out[22]
set_disable_timing cbx_3__6_/chanx_right_out[23]
set_disable_timing cbx_3__6_/chanx_right_out[24]
set_disable_timing cbx_3__6_/chanx_left_out[25]
set_disable_timing cbx_3__6_/chanx_right_out[25]
set_disable_timing cbx_3__6_/chanx_right_out[26]
set_disable_timing cbx_3__6_/chanx_left_out[27]
set_disable_timing cbx_3__6_/chanx_right_out[27]
set_disable_timing cbx_3__6_/chanx_left_out[28]
set_disable_timing cbx_3__6_/chanx_left_out[29]
set_disable_timing cbx_3__6_/chanx_right_out[30]
set_disable_timing cbx_3__6_/chanx_left_out[31]
set_disable_timing cbx_3__6_/chanx_right_out[31]
set_disable_timing cbx_3__6_/chanx_left_out[32]
set_disable_timing cbx_3__6_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__7_
##################################################
set_disable_timing cbx_3__7_/chanx_right_in[0]
set_disable_timing cbx_3__7_/chanx_left_in[1]
set_disable_timing cbx_3__7_/chanx_right_in[1]
set_disable_timing cbx_3__7_/chanx_left_in[2]
set_disable_timing cbx_3__7_/chanx_right_in[2]
set_disable_timing cbx_3__7_/chanx_left_in[3]
set_disable_timing cbx_3__7_/chanx_right_in[3]
set_disable_timing cbx_3__7_/chanx_left_in[4]
set_disable_timing cbx_3__7_/chanx_right_in[4]
set_disable_timing cbx_3__7_/chanx_left_in[5]
set_disable_timing cbx_3__7_/chanx_right_in[5]
set_disable_timing cbx_3__7_/chanx_left_in[6]
set_disable_timing cbx_3__7_/chanx_right_in[6]
set_disable_timing cbx_3__7_/chanx_right_in[7]
set_disable_timing cbx_3__7_/chanx_left_in[8]
set_disable_timing cbx_3__7_/chanx_right_in[8]
set_disable_timing cbx_3__7_/chanx_left_in[9]
set_disable_timing cbx_3__7_/chanx_right_in[9]
set_disable_timing cbx_3__7_/chanx_left_in[10]
set_disable_timing cbx_3__7_/chanx_left_in[11]
set_disable_timing cbx_3__7_/chanx_left_in[12]
set_disable_timing cbx_3__7_/chanx_right_in[12]
set_disable_timing cbx_3__7_/chanx_left_in[13]
set_disable_timing cbx_3__7_/chanx_right_in[13]
set_disable_timing cbx_3__7_/chanx_right_in[14]
set_disable_timing cbx_3__7_/chanx_left_in[15]
set_disable_timing cbx_3__7_/chanx_right_in[15]
set_disable_timing cbx_3__7_/chanx_right_in[16]
set_disable_timing cbx_3__7_/chanx_left_in[17]
set_disable_timing cbx_3__7_/chanx_right_in[17]
set_disable_timing cbx_3__7_/chanx_left_in[18]
set_disable_timing cbx_3__7_/chanx_right_in[18]
set_disable_timing cbx_3__7_/chanx_left_in[19]
set_disable_timing cbx_3__7_/chanx_right_in[19]
set_disable_timing cbx_3__7_/chanx_left_in[20]
set_disable_timing cbx_3__7_/chanx_right_in[20]
set_disable_timing cbx_3__7_/chanx_right_in[21]
set_disable_timing cbx_3__7_/chanx_right_in[22]
set_disable_timing cbx_3__7_/chanx_left_in[23]
set_disable_timing cbx_3__7_/chanx_right_in[23]
set_disable_timing cbx_3__7_/chanx_left_in[24]
set_disable_timing cbx_3__7_/chanx_right_in[24]
set_disable_timing cbx_3__7_/chanx_left_in[25]
set_disable_timing cbx_3__7_/chanx_right_in[25]
set_disable_timing cbx_3__7_/chanx_left_in[26]
set_disable_timing cbx_3__7_/chanx_right_in[26]
set_disable_timing cbx_3__7_/chanx_left_in[27]
set_disable_timing cbx_3__7_/chanx_right_in[27]
set_disable_timing cbx_3__7_/chanx_right_in[28]
set_disable_timing cbx_3__7_/chanx_left_in[29]
set_disable_timing cbx_3__7_/chanx_right_in[29]
set_disable_timing cbx_3__7_/chanx_left_in[30]
set_disable_timing cbx_3__7_/chanx_left_in[31]
set_disable_timing cbx_3__7_/chanx_right_in[31]
set_disable_timing cbx_3__7_/chanx_left_in[32]
set_disable_timing cbx_3__7_/chanx_right_in[32]
set_disable_timing cbx_3__7_/chanx_right_out[0]
set_disable_timing cbx_3__7_/chanx_left_out[1]
set_disable_timing cbx_3__7_/chanx_right_out[1]
set_disable_timing cbx_3__7_/chanx_left_out[2]
set_disable_timing cbx_3__7_/chanx_right_out[2]
set_disable_timing cbx_3__7_/chanx_left_out[3]
set_disable_timing cbx_3__7_/chanx_right_out[3]
set_disable_timing cbx_3__7_/chanx_left_out[4]
set_disable_timing cbx_3__7_/chanx_right_out[4]
set_disable_timing cbx_3__7_/chanx_left_out[5]
set_disable_timing cbx_3__7_/chanx_right_out[5]
set_disable_timing cbx_3__7_/chanx_left_out[6]
set_disable_timing cbx_3__7_/chanx_right_out[6]
set_disable_timing cbx_3__7_/chanx_right_out[7]
set_disable_timing cbx_3__7_/chanx_left_out[8]
set_disable_timing cbx_3__7_/chanx_right_out[8]
set_disable_timing cbx_3__7_/chanx_left_out[9]
set_disable_timing cbx_3__7_/chanx_right_out[9]
set_disable_timing cbx_3__7_/chanx_left_out[10]
set_disable_timing cbx_3__7_/chanx_left_out[11]
set_disable_timing cbx_3__7_/chanx_left_out[12]
set_disable_timing cbx_3__7_/chanx_right_out[12]
set_disable_timing cbx_3__7_/chanx_left_out[13]
set_disable_timing cbx_3__7_/chanx_right_out[13]
set_disable_timing cbx_3__7_/chanx_right_out[14]
set_disable_timing cbx_3__7_/chanx_left_out[15]
set_disable_timing cbx_3__7_/chanx_right_out[15]
set_disable_timing cbx_3__7_/chanx_right_out[16]
set_disable_timing cbx_3__7_/chanx_left_out[17]
set_disable_timing cbx_3__7_/chanx_right_out[17]
set_disable_timing cbx_3__7_/chanx_left_out[18]
set_disable_timing cbx_3__7_/chanx_right_out[18]
set_disable_timing cbx_3__7_/chanx_left_out[19]
set_disable_timing cbx_3__7_/chanx_right_out[19]
set_disable_timing cbx_3__7_/chanx_left_out[20]
set_disable_timing cbx_3__7_/chanx_right_out[20]
set_disable_timing cbx_3__7_/chanx_right_out[21]
set_disable_timing cbx_3__7_/chanx_right_out[22]
set_disable_timing cbx_3__7_/chanx_left_out[23]
set_disable_timing cbx_3__7_/chanx_right_out[23]
set_disable_timing cbx_3__7_/chanx_left_out[24]
set_disable_timing cbx_3__7_/chanx_right_out[24]
set_disable_timing cbx_3__7_/chanx_left_out[25]
set_disable_timing cbx_3__7_/chanx_right_out[25]
set_disable_timing cbx_3__7_/chanx_left_out[26]
set_disable_timing cbx_3__7_/chanx_right_out[26]
set_disable_timing cbx_3__7_/chanx_left_out[27]
set_disable_timing cbx_3__7_/chanx_right_out[27]
set_disable_timing cbx_3__7_/chanx_right_out[28]
set_disable_timing cbx_3__7_/chanx_left_out[29]
set_disable_timing cbx_3__7_/chanx_right_out[29]
set_disable_timing cbx_3__7_/chanx_left_out[30]
set_disable_timing cbx_3__7_/chanx_left_out[31]
set_disable_timing cbx_3__7_/chanx_right_out[31]
set_disable_timing cbx_3__7_/chanx_left_out[32]
set_disable_timing cbx_3__7_/chanx_right_out[32]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_3__7_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_3__7_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_3__7_/mux_bottom_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__0_
##################################################
set_disable_timing cbx_4__0_/chanx_left_in[3]
set_disable_timing cbx_4__0_/chanx_right_in[23]
set_disable_timing cbx_4__0_/chanx_left_in[27]
set_disable_timing cbx_4__0_/chanx_left_out[3]
set_disable_timing cbx_4__0_/chanx_right_out[23]
set_disable_timing cbx_4__0_/chanx_left_out[27]
set_disable_timing cbx_4__0_/bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_4__0_/bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_4__0_/bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[1]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[0]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[3]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[2]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[5]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[5]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[5]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[5]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[5]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[5]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[5]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[4]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[7]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[6]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[7]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[6]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[7]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[6]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[7]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[6]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[6]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[7]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[7]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[6]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[7]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[6]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[9]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[8]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[11]
set_disable_timing cbx_4__0_/mux_top_ipin_3/in[10]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[11]
set_disable_timing cbx_4__0_/mux_top_ipin_4/in[10]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[11]
set_disable_timing cbx_4__0_/mux_top_ipin_5/in[10]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[11]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[11]
set_disable_timing cbx_4__0_/mux_top_ipin_0/in[10]
set_disable_timing cbx_4__0_/mux_top_ipin_6/in[10]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[11]
set_disable_timing cbx_4__0_/mux_top_ipin_7/in[11]
set_disable_timing cbx_4__0_/mux_top_ipin_1/in[10]
set_disable_timing cbx_4__0_/mux_top_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__1_
##################################################
set_disable_timing cbx_4__1_/chanx_right_in[0]
set_disable_timing cbx_4__1_/chanx_left_in[1]
set_disable_timing cbx_4__1_/chanx_left_in[2]
set_disable_timing cbx_4__1_/chanx_left_in[3]
set_disable_timing cbx_4__1_/chanx_left_in[4]
set_disable_timing cbx_4__1_/chanx_right_in[7]
set_disable_timing cbx_4__1_/chanx_left_in[15]
set_disable_timing cbx_4__1_/chanx_right_in[15]
set_disable_timing cbx_4__1_/chanx_left_in[17]
set_disable_timing cbx_4__1_/chanx_right_in[23]
set_disable_timing cbx_4__1_/chanx_right_in[27]
set_disable_timing cbx_4__1_/chanx_right_in[28]
set_disable_timing cbx_4__1_/chanx_left_in[30]
set_disable_timing cbx_4__1_/chanx_right_in[31]
set_disable_timing cbx_4__1_/chanx_left_in[32]
set_disable_timing cbx_4__1_/chanx_right_out[0]
set_disable_timing cbx_4__1_/chanx_left_out[1]
set_disable_timing cbx_4__1_/chanx_left_out[2]
set_disable_timing cbx_4__1_/chanx_left_out[3]
set_disable_timing cbx_4__1_/chanx_left_out[4]
set_disable_timing cbx_4__1_/chanx_right_out[7]
set_disable_timing cbx_4__1_/chanx_left_out[15]
set_disable_timing cbx_4__1_/chanx_right_out[15]
set_disable_timing cbx_4__1_/chanx_left_out[17]
set_disable_timing cbx_4__1_/chanx_right_out[23]
set_disable_timing cbx_4__1_/chanx_right_out[27]
set_disable_timing cbx_4__1_/chanx_right_out[28]
set_disable_timing cbx_4__1_/chanx_left_out[30]
set_disable_timing cbx_4__1_/chanx_right_out[31]
set_disable_timing cbx_4__1_/chanx_left_out[32]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0]
set_disable_timing cbx_4__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[1]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[2]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_4__1_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_4__1_/mux_bottom_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__2_
##################################################
set_disable_timing cbx_4__2_/chanx_left_in[0]
set_disable_timing cbx_4__2_/chanx_left_in[1]
set_disable_timing cbx_4__2_/chanx_left_in[3]
set_disable_timing cbx_4__2_/chanx_right_in[3]
set_disable_timing cbx_4__2_/chanx_left_in[7]
set_disable_timing cbx_4__2_/chanx_right_in[7]
set_disable_timing cbx_4__2_/chanx_right_in[8]
set_disable_timing cbx_4__2_/chanx_left_in[9]
set_disable_timing cbx_4__2_/chanx_left_in[11]
set_disable_timing cbx_4__2_/chanx_right_in[11]
set_disable_timing cbx_4__2_/chanx_left_in[15]
set_disable_timing cbx_4__2_/chanx_left_in[17]
set_disable_timing cbx_4__2_/chanx_right_in[17]
set_disable_timing cbx_4__2_/chanx_left_in[19]
set_disable_timing cbx_4__2_/chanx_right_in[19]
set_disable_timing cbx_4__2_/chanx_left_in[20]
set_disable_timing cbx_4__2_/chanx_right_in[23]
set_disable_timing cbx_4__2_/chanx_right_in[24]
set_disable_timing cbx_4__2_/chanx_right_in[26]
set_disable_timing cbx_4__2_/chanx_left_in[27]
set_disable_timing cbx_4__2_/chanx_right_in[27]
set_disable_timing cbx_4__2_/chanx_left_in[28]
set_disable_timing cbx_4__2_/chanx_right_in[28]
set_disable_timing cbx_4__2_/chanx_left_in[29]
set_disable_timing cbx_4__2_/chanx_left_in[31]
set_disable_timing cbx_4__2_/chanx_right_in[32]
set_disable_timing cbx_4__2_/chanx_left_out[0]
set_disable_timing cbx_4__2_/chanx_left_out[1]
set_disable_timing cbx_4__2_/chanx_left_out[3]
set_disable_timing cbx_4__2_/chanx_right_out[3]
set_disable_timing cbx_4__2_/chanx_left_out[7]
set_disable_timing cbx_4__2_/chanx_right_out[7]
set_disable_timing cbx_4__2_/chanx_right_out[8]
set_disable_timing cbx_4__2_/chanx_left_out[9]
set_disable_timing cbx_4__2_/chanx_left_out[11]
set_disable_timing cbx_4__2_/chanx_right_out[11]
set_disable_timing cbx_4__2_/chanx_left_out[15]
set_disable_timing cbx_4__2_/chanx_left_out[17]
set_disable_timing cbx_4__2_/chanx_right_out[17]
set_disable_timing cbx_4__2_/chanx_left_out[19]
set_disable_timing cbx_4__2_/chanx_right_out[19]
set_disable_timing cbx_4__2_/chanx_left_out[20]
set_disable_timing cbx_4__2_/chanx_right_out[23]
set_disable_timing cbx_4__2_/chanx_right_out[24]
set_disable_timing cbx_4__2_/chanx_right_out[26]
set_disable_timing cbx_4__2_/chanx_left_out[27]
set_disable_timing cbx_4__2_/chanx_right_out[27]
set_disable_timing cbx_4__2_/chanx_left_out[28]
set_disable_timing cbx_4__2_/chanx_right_out[28]
set_disable_timing cbx_4__2_/chanx_left_out[29]
set_disable_timing cbx_4__2_/chanx_left_out[31]
set_disable_timing cbx_4__2_/chanx_right_out[32]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0]
set_disable_timing cbx_4__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[1]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[0]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[3]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[2]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[5]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[4]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[7]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[6]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[9]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[8]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_3/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_9/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_4/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_5/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_0/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_6/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_1/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_7/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[11]
set_disable_timing cbx_4__2_/mux_top_ipin_2/in[10]
set_disable_timing cbx_4__2_/mux_top_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_4__3_/chanx_left_in[3]
set_disable_timing cbx_4__3_/chanx_left_in[5]
set_disable_timing cbx_4__3_/chanx_left_in[7]
set_disable_timing cbx_4__3_/chanx_left_in[11]
set_disable_timing cbx_4__3_/chanx_right_in[11]
set_disable_timing cbx_4__3_/chanx_left_in[13]
set_disable_timing cbx_4__3_/chanx_right_in[14]
set_disable_timing cbx_4__3_/chanx_right_in[15]
set_disable_timing cbx_4__3_/chanx_left_in[17]
set_disable_timing cbx_4__3_/chanx_left_in[19]
set_disable_timing cbx_4__3_/chanx_left_in[21]
set_disable_timing cbx_4__3_/chanx_left_in[23]
set_disable_timing cbx_4__3_/chanx_right_in[23]
set_disable_timing cbx_4__3_/chanx_left_in[24]
set_disable_timing cbx_4__3_/chanx_left_in[25]
set_disable_timing cbx_4__3_/chanx_right_in[25]
set_disable_timing cbx_4__3_/chanx_right_in[27]
set_disable_timing cbx_4__3_/chanx_left_in[28]
set_disable_timing cbx_4__3_/chanx_right_in[31]
set_disable_timing cbx_4__3_/chanx_left_in[32]
set_disable_timing cbx_4__3_/chanx_left_out[3]
set_disable_timing cbx_4__3_/chanx_left_out[5]
set_disable_timing cbx_4__3_/chanx_left_out[7]
set_disable_timing cbx_4__3_/chanx_left_out[11]
set_disable_timing cbx_4__3_/chanx_right_out[11]
set_disable_timing cbx_4__3_/chanx_left_out[13]
set_disable_timing cbx_4__3_/chanx_right_out[14]
set_disable_timing cbx_4__3_/chanx_right_out[15]
set_disable_timing cbx_4__3_/chanx_left_out[17]
set_disable_timing cbx_4__3_/chanx_left_out[19]
set_disable_timing cbx_4__3_/chanx_left_out[21]
set_disable_timing cbx_4__3_/chanx_left_out[23]
set_disable_timing cbx_4__3_/chanx_right_out[23]
set_disable_timing cbx_4__3_/chanx_left_out[24]
set_disable_timing cbx_4__3_/chanx_left_out[25]
set_disable_timing cbx_4__3_/chanx_right_out[25]
set_disable_timing cbx_4__3_/chanx_right_out[27]
set_disable_timing cbx_4__3_/chanx_left_out[28]
set_disable_timing cbx_4__3_/chanx_right_out[31]
set_disable_timing cbx_4__3_/chanx_left_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_4__4_/chanx_left_in[0]
set_disable_timing cbx_4__4_/chanx_right_in[0]
set_disable_timing cbx_4__4_/chanx_left_in[2]
set_disable_timing cbx_4__4_/chanx_right_in[2]
set_disable_timing cbx_4__4_/chanx_left_in[3]
set_disable_timing cbx_4__4_/chanx_right_in[3]
set_disable_timing cbx_4__4_/chanx_right_in[4]
set_disable_timing cbx_4__4_/chanx_left_in[7]
set_disable_timing cbx_4__4_/chanx_right_in[7]
set_disable_timing cbx_4__4_/chanx_right_in[8]
set_disable_timing cbx_4__4_/chanx_right_in[9]
set_disable_timing cbx_4__4_/chanx_right_in[10]
set_disable_timing cbx_4__4_/chanx_left_in[12]
set_disable_timing cbx_4__4_/chanx_right_in[12]
set_disable_timing cbx_4__4_/chanx_left_in[13]
set_disable_timing cbx_4__4_/chanx_left_in[14]
set_disable_timing cbx_4__4_/chanx_left_in[15]
set_disable_timing cbx_4__4_/chanx_right_in[15]
set_disable_timing cbx_4__4_/chanx_right_in[16]
set_disable_timing cbx_4__4_/chanx_right_in[19]
set_disable_timing cbx_4__4_/chanx_right_in[20]
set_disable_timing cbx_4__4_/chanx_right_in[22]
set_disable_timing cbx_4__4_/chanx_left_in[24]
set_disable_timing cbx_4__4_/chanx_right_in[24]
set_disable_timing cbx_4__4_/chanx_left_in[25]
set_disable_timing cbx_4__4_/chanx_left_in[27]
set_disable_timing cbx_4__4_/chanx_right_in[27]
set_disable_timing cbx_4__4_/chanx_left_in[28]
set_disable_timing cbx_4__4_/chanx_left_in[29]
set_disable_timing cbx_4__4_/chanx_left_in[30]
set_disable_timing cbx_4__4_/chanx_right_in[30]
set_disable_timing cbx_4__4_/chanx_left_in[31]
set_disable_timing cbx_4__4_/chanx_right_in[31]
set_disable_timing cbx_4__4_/chanx_right_in[32]
set_disable_timing cbx_4__4_/chanx_left_out[0]
set_disable_timing cbx_4__4_/chanx_right_out[0]
set_disable_timing cbx_4__4_/chanx_left_out[2]
set_disable_timing cbx_4__4_/chanx_right_out[2]
set_disable_timing cbx_4__4_/chanx_left_out[3]
set_disable_timing cbx_4__4_/chanx_right_out[3]
set_disable_timing cbx_4__4_/chanx_right_out[4]
set_disable_timing cbx_4__4_/chanx_left_out[7]
set_disable_timing cbx_4__4_/chanx_right_out[7]
set_disable_timing cbx_4__4_/chanx_right_out[8]
set_disable_timing cbx_4__4_/chanx_right_out[9]
set_disable_timing cbx_4__4_/chanx_right_out[10]
set_disable_timing cbx_4__4_/chanx_left_out[12]
set_disable_timing cbx_4__4_/chanx_right_out[12]
set_disable_timing cbx_4__4_/chanx_left_out[13]
set_disable_timing cbx_4__4_/chanx_left_out[14]
set_disable_timing cbx_4__4_/chanx_left_out[15]
set_disable_timing cbx_4__4_/chanx_right_out[15]
set_disable_timing cbx_4__4_/chanx_right_out[16]
set_disable_timing cbx_4__4_/chanx_right_out[19]
set_disable_timing cbx_4__4_/chanx_right_out[20]
set_disable_timing cbx_4__4_/chanx_right_out[22]
set_disable_timing cbx_4__4_/chanx_left_out[24]
set_disable_timing cbx_4__4_/chanx_right_out[24]
set_disable_timing cbx_4__4_/chanx_left_out[25]
set_disable_timing cbx_4__4_/chanx_left_out[27]
set_disable_timing cbx_4__4_/chanx_right_out[27]
set_disable_timing cbx_4__4_/chanx_left_out[28]
set_disable_timing cbx_4__4_/chanx_left_out[29]
set_disable_timing cbx_4__4_/chanx_left_out[30]
set_disable_timing cbx_4__4_/chanx_right_out[30]
set_disable_timing cbx_4__4_/chanx_left_out[31]
set_disable_timing cbx_4__4_/chanx_right_out[31]
set_disable_timing cbx_4__4_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_4__5_/chanx_left_in[0]
set_disable_timing cbx_4__5_/chanx_left_in[1]
set_disable_timing cbx_4__5_/chanx_left_in[2]
set_disable_timing cbx_4__5_/chanx_right_in[2]
set_disable_timing cbx_4__5_/chanx_left_in[3]
set_disable_timing cbx_4__5_/chanx_right_in[3]
set_disable_timing cbx_4__5_/chanx_left_in[4]
set_disable_timing cbx_4__5_/chanx_right_in[4]
set_disable_timing cbx_4__5_/chanx_left_in[6]
set_disable_timing cbx_4__5_/chanx_right_in[6]
set_disable_timing cbx_4__5_/chanx_left_in[7]
set_disable_timing cbx_4__5_/chanx_right_in[7]
set_disable_timing cbx_4__5_/chanx_left_in[9]
set_disable_timing cbx_4__5_/chanx_right_in[9]
set_disable_timing cbx_4__5_/chanx_left_in[10]
set_disable_timing cbx_4__5_/chanx_right_in[10]
set_disable_timing cbx_4__5_/chanx_left_in[11]
set_disable_timing cbx_4__5_/chanx_left_in[12]
set_disable_timing cbx_4__5_/chanx_right_in[12]
set_disable_timing cbx_4__5_/chanx_left_in[13]
set_disable_timing cbx_4__5_/chanx_right_in[13]
set_disable_timing cbx_4__5_/chanx_right_in[15]
set_disable_timing cbx_4__5_/chanx_left_in[16]
set_disable_timing cbx_4__5_/chanx_right_in[17]
set_disable_timing cbx_4__5_/chanx_right_in[18]
set_disable_timing cbx_4__5_/chanx_left_in[19]
set_disable_timing cbx_4__5_/chanx_right_in[19]
set_disable_timing cbx_4__5_/chanx_left_in[21]
set_disable_timing cbx_4__5_/chanx_right_in[21]
set_disable_timing cbx_4__5_/chanx_right_in[22]
set_disable_timing cbx_4__5_/chanx_left_in[23]
set_disable_timing cbx_4__5_/chanx_right_in[23]
set_disable_timing cbx_4__5_/chanx_left_in[24]
set_disable_timing cbx_4__5_/chanx_right_in[24]
set_disable_timing cbx_4__5_/chanx_left_in[25]
set_disable_timing cbx_4__5_/chanx_left_in[26]
set_disable_timing cbx_4__5_/chanx_right_in[26]
set_disable_timing cbx_4__5_/chanx_left_in[27]
set_disable_timing cbx_4__5_/chanx_right_in[27]
set_disable_timing cbx_4__5_/chanx_right_in[28]
set_disable_timing cbx_4__5_/chanx_right_in[29]
set_disable_timing cbx_4__5_/chanx_right_in[30]
set_disable_timing cbx_4__5_/chanx_left_in[31]
set_disable_timing cbx_4__5_/chanx_right_in[31]
set_disable_timing cbx_4__5_/chanx_right_in[32]
set_disable_timing cbx_4__5_/chanx_left_out[0]
set_disable_timing cbx_4__5_/chanx_left_out[1]
set_disable_timing cbx_4__5_/chanx_left_out[2]
set_disable_timing cbx_4__5_/chanx_right_out[2]
set_disable_timing cbx_4__5_/chanx_left_out[3]
set_disable_timing cbx_4__5_/chanx_right_out[3]
set_disable_timing cbx_4__5_/chanx_left_out[4]
set_disable_timing cbx_4__5_/chanx_right_out[4]
set_disable_timing cbx_4__5_/chanx_left_out[6]
set_disable_timing cbx_4__5_/chanx_right_out[6]
set_disable_timing cbx_4__5_/chanx_left_out[7]
set_disable_timing cbx_4__5_/chanx_right_out[7]
set_disable_timing cbx_4__5_/chanx_left_out[9]
set_disable_timing cbx_4__5_/chanx_right_out[9]
set_disable_timing cbx_4__5_/chanx_left_out[10]
set_disable_timing cbx_4__5_/chanx_right_out[10]
set_disable_timing cbx_4__5_/chanx_left_out[11]
set_disable_timing cbx_4__5_/chanx_left_out[12]
set_disable_timing cbx_4__5_/chanx_right_out[12]
set_disable_timing cbx_4__5_/chanx_left_out[13]
set_disable_timing cbx_4__5_/chanx_right_out[13]
set_disable_timing cbx_4__5_/chanx_right_out[15]
set_disable_timing cbx_4__5_/chanx_left_out[16]
set_disable_timing cbx_4__5_/chanx_right_out[17]
set_disable_timing cbx_4__5_/chanx_right_out[18]
set_disable_timing cbx_4__5_/chanx_left_out[19]
set_disable_timing cbx_4__5_/chanx_right_out[19]
set_disable_timing cbx_4__5_/chanx_left_out[21]
set_disable_timing cbx_4__5_/chanx_right_out[21]
set_disable_timing cbx_4__5_/chanx_right_out[22]
set_disable_timing cbx_4__5_/chanx_left_out[23]
set_disable_timing cbx_4__5_/chanx_right_out[23]
set_disable_timing cbx_4__5_/chanx_left_out[24]
set_disable_timing cbx_4__5_/chanx_right_out[24]
set_disable_timing cbx_4__5_/chanx_left_out[25]
set_disable_timing cbx_4__5_/chanx_left_out[26]
set_disable_timing cbx_4__5_/chanx_right_out[26]
set_disable_timing cbx_4__5_/chanx_left_out[27]
set_disable_timing cbx_4__5_/chanx_right_out[27]
set_disable_timing cbx_4__5_/chanx_right_out[28]
set_disable_timing cbx_4__5_/chanx_right_out[29]
set_disable_timing cbx_4__5_/chanx_right_out[30]
set_disable_timing cbx_4__5_/chanx_left_out[31]
set_disable_timing cbx_4__5_/chanx_right_out[31]
set_disable_timing cbx_4__5_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_4__6_/chanx_left_in[0]
set_disable_timing cbx_4__6_/chanx_right_in[0]
set_disable_timing cbx_4__6_/chanx_left_in[1]
set_disable_timing cbx_4__6_/chanx_right_in[1]
set_disable_timing cbx_4__6_/chanx_left_in[2]
set_disable_timing cbx_4__6_/chanx_right_in[2]
set_disable_timing cbx_4__6_/chanx_left_in[3]
set_disable_timing cbx_4__6_/chanx_right_in[3]
set_disable_timing cbx_4__6_/chanx_left_in[4]
set_disable_timing cbx_4__6_/chanx_right_in[4]
set_disable_timing cbx_4__6_/chanx_left_in[5]
set_disable_timing cbx_4__6_/chanx_right_in[5]
set_disable_timing cbx_4__6_/chanx_right_in[6]
set_disable_timing cbx_4__6_/chanx_left_in[7]
set_disable_timing cbx_4__6_/chanx_right_in[7]
set_disable_timing cbx_4__6_/chanx_left_in[8]
set_disable_timing cbx_4__6_/chanx_right_in[8]
set_disable_timing cbx_4__6_/chanx_right_in[9]
set_disable_timing cbx_4__6_/chanx_right_in[10]
set_disable_timing cbx_4__6_/chanx_right_in[11]
set_disable_timing cbx_4__6_/chanx_right_in[12]
set_disable_timing cbx_4__6_/chanx_left_in[13]
set_disable_timing cbx_4__6_/chanx_right_in[13]
set_disable_timing cbx_4__6_/chanx_left_in[14]
set_disable_timing cbx_4__6_/chanx_right_in[14]
set_disable_timing cbx_4__6_/chanx_left_in[15]
set_disable_timing cbx_4__6_/chanx_right_in[15]
set_disable_timing cbx_4__6_/chanx_left_in[16]
set_disable_timing cbx_4__6_/chanx_right_in[16]
set_disable_timing cbx_4__6_/chanx_left_in[17]
set_disable_timing cbx_4__6_/chanx_right_in[17]
set_disable_timing cbx_4__6_/chanx_left_in[18]
set_disable_timing cbx_4__6_/chanx_right_in[18]
set_disable_timing cbx_4__6_/chanx_left_in[19]
set_disable_timing cbx_4__6_/chanx_right_in[19]
set_disable_timing cbx_4__6_/chanx_left_in[20]
set_disable_timing cbx_4__6_/chanx_right_in[20]
set_disable_timing cbx_4__6_/chanx_right_in[21]
set_disable_timing cbx_4__6_/chanx_left_in[22]
set_disable_timing cbx_4__6_/chanx_right_in[22]
set_disable_timing cbx_4__6_/chanx_right_in[23]
set_disable_timing cbx_4__6_/chanx_right_in[24]
set_disable_timing cbx_4__6_/chanx_right_in[25]
set_disable_timing cbx_4__6_/chanx_left_in[26]
set_disable_timing cbx_4__6_/chanx_right_in[26]
set_disable_timing cbx_4__6_/chanx_left_in[28]
set_disable_timing cbx_4__6_/chanx_left_in[29]
set_disable_timing cbx_4__6_/chanx_right_in[29]
set_disable_timing cbx_4__6_/chanx_left_in[30]
set_disable_timing cbx_4__6_/chanx_right_in[30]
set_disable_timing cbx_4__6_/chanx_right_in[31]
set_disable_timing cbx_4__6_/chanx_left_in[32]
set_disable_timing cbx_4__6_/chanx_right_in[32]
set_disable_timing cbx_4__6_/chanx_left_out[0]
set_disable_timing cbx_4__6_/chanx_right_out[0]
set_disable_timing cbx_4__6_/chanx_left_out[1]
set_disable_timing cbx_4__6_/chanx_right_out[1]
set_disable_timing cbx_4__6_/chanx_left_out[2]
set_disable_timing cbx_4__6_/chanx_right_out[2]
set_disable_timing cbx_4__6_/chanx_left_out[3]
set_disable_timing cbx_4__6_/chanx_right_out[3]
set_disable_timing cbx_4__6_/chanx_left_out[4]
set_disable_timing cbx_4__6_/chanx_right_out[4]
set_disable_timing cbx_4__6_/chanx_left_out[5]
set_disable_timing cbx_4__6_/chanx_right_out[5]
set_disable_timing cbx_4__6_/chanx_right_out[6]
set_disable_timing cbx_4__6_/chanx_left_out[7]
set_disable_timing cbx_4__6_/chanx_right_out[7]
set_disable_timing cbx_4__6_/chanx_left_out[8]
set_disable_timing cbx_4__6_/chanx_right_out[8]
set_disable_timing cbx_4__6_/chanx_right_out[9]
set_disable_timing cbx_4__6_/chanx_right_out[10]
set_disable_timing cbx_4__6_/chanx_right_out[11]
set_disable_timing cbx_4__6_/chanx_right_out[12]
set_disable_timing cbx_4__6_/chanx_left_out[13]
set_disable_timing cbx_4__6_/chanx_right_out[13]
set_disable_timing cbx_4__6_/chanx_left_out[14]
set_disable_timing cbx_4__6_/chanx_right_out[14]
set_disable_timing cbx_4__6_/chanx_left_out[15]
set_disable_timing cbx_4__6_/chanx_right_out[15]
set_disable_timing cbx_4__6_/chanx_left_out[16]
set_disable_timing cbx_4__6_/chanx_right_out[16]
set_disable_timing cbx_4__6_/chanx_left_out[17]
set_disable_timing cbx_4__6_/chanx_right_out[17]
set_disable_timing cbx_4__6_/chanx_left_out[18]
set_disable_timing cbx_4__6_/chanx_right_out[18]
set_disable_timing cbx_4__6_/chanx_left_out[19]
set_disable_timing cbx_4__6_/chanx_right_out[19]
set_disable_timing cbx_4__6_/chanx_left_out[20]
set_disable_timing cbx_4__6_/chanx_right_out[20]
set_disable_timing cbx_4__6_/chanx_right_out[21]
set_disable_timing cbx_4__6_/chanx_left_out[22]
set_disable_timing cbx_4__6_/chanx_right_out[22]
set_disable_timing cbx_4__6_/chanx_right_out[23]
set_disable_timing cbx_4__6_/chanx_right_out[24]
set_disable_timing cbx_4__6_/chanx_right_out[25]
set_disable_timing cbx_4__6_/chanx_left_out[26]
set_disable_timing cbx_4__6_/chanx_right_out[26]
set_disable_timing cbx_4__6_/chanx_left_out[28]
set_disable_timing cbx_4__6_/chanx_left_out[29]
set_disable_timing cbx_4__6_/chanx_right_out[29]
set_disable_timing cbx_4__6_/chanx_left_out[30]
set_disable_timing cbx_4__6_/chanx_right_out[30]
set_disable_timing cbx_4__6_/chanx_right_out[31]
set_disable_timing cbx_4__6_/chanx_left_out[32]
set_disable_timing cbx_4__6_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__7_
##################################################
set_disable_timing cbx_4__7_/chanx_left_in[0]
set_disable_timing cbx_4__7_/chanx_right_in[0]
set_disable_timing cbx_4__7_/chanx_right_in[1]
set_disable_timing cbx_4__7_/chanx_left_in[2]
set_disable_timing cbx_4__7_/chanx_right_in[2]
set_disable_timing cbx_4__7_/chanx_left_in[3]
set_disable_timing cbx_4__7_/chanx_right_in[3]
set_disable_timing cbx_4__7_/chanx_left_in[4]
set_disable_timing cbx_4__7_/chanx_right_in[4]
set_disable_timing cbx_4__7_/chanx_left_in[5]
set_disable_timing cbx_4__7_/chanx_right_in[5]
set_disable_timing cbx_4__7_/chanx_left_in[6]
set_disable_timing cbx_4__7_/chanx_right_in[6]
set_disable_timing cbx_4__7_/chanx_left_in[7]
set_disable_timing cbx_4__7_/chanx_right_in[7]
set_disable_timing cbx_4__7_/chanx_left_in[8]
set_disable_timing cbx_4__7_/chanx_right_in[8]
set_disable_timing cbx_4__7_/chanx_left_in[9]
set_disable_timing cbx_4__7_/chanx_left_in[10]
set_disable_timing cbx_4__7_/chanx_left_in[11]
set_disable_timing cbx_4__7_/chanx_right_in[11]
set_disable_timing cbx_4__7_/chanx_left_in[12]
set_disable_timing cbx_4__7_/chanx_right_in[12]
set_disable_timing cbx_4__7_/chanx_left_in[13]
set_disable_timing cbx_4__7_/chanx_right_in[13]
set_disable_timing cbx_4__7_/chanx_left_in[14]
set_disable_timing cbx_4__7_/chanx_right_in[14]
set_disable_timing cbx_4__7_/chanx_right_in[15]
set_disable_timing cbx_4__7_/chanx_right_in[16]
set_disable_timing cbx_4__7_/chanx_right_in[17]
set_disable_timing cbx_4__7_/chanx_left_in[18]
set_disable_timing cbx_4__7_/chanx_right_in[18]
set_disable_timing cbx_4__7_/chanx_left_in[19]
set_disable_timing cbx_4__7_/chanx_right_in[19]
set_disable_timing cbx_4__7_/chanx_left_in[20]
set_disable_timing cbx_4__7_/chanx_right_in[20]
set_disable_timing cbx_4__7_/chanx_left_in[21]
set_disable_timing cbx_4__7_/chanx_right_in[21]
set_disable_timing cbx_4__7_/chanx_right_in[22]
set_disable_timing cbx_4__7_/chanx_left_in[24]
set_disable_timing cbx_4__7_/chanx_right_in[24]
set_disable_timing cbx_4__7_/chanx_left_in[25]
set_disable_timing cbx_4__7_/chanx_right_in[25]
set_disable_timing cbx_4__7_/chanx_left_in[26]
set_disable_timing cbx_4__7_/chanx_right_in[26]
set_disable_timing cbx_4__7_/chanx_left_in[27]
set_disable_timing cbx_4__7_/chanx_right_in[27]
set_disable_timing cbx_4__7_/chanx_left_in[28]
set_disable_timing cbx_4__7_/chanx_right_in[28]
set_disable_timing cbx_4__7_/chanx_left_in[30]
set_disable_timing cbx_4__7_/chanx_right_in[30]
set_disable_timing cbx_4__7_/chanx_left_in[31]
set_disable_timing cbx_4__7_/chanx_right_in[31]
set_disable_timing cbx_4__7_/chanx_left_in[32]
set_disable_timing cbx_4__7_/chanx_right_in[32]
set_disable_timing cbx_4__7_/chanx_left_out[0]
set_disable_timing cbx_4__7_/chanx_right_out[0]
set_disable_timing cbx_4__7_/chanx_right_out[1]
set_disable_timing cbx_4__7_/chanx_left_out[2]
set_disable_timing cbx_4__7_/chanx_right_out[2]
set_disable_timing cbx_4__7_/chanx_left_out[3]
set_disable_timing cbx_4__7_/chanx_right_out[3]
set_disable_timing cbx_4__7_/chanx_left_out[4]
set_disable_timing cbx_4__7_/chanx_right_out[4]
set_disable_timing cbx_4__7_/chanx_left_out[5]
set_disable_timing cbx_4__7_/chanx_right_out[5]
set_disable_timing cbx_4__7_/chanx_left_out[6]
set_disable_timing cbx_4__7_/chanx_right_out[6]
set_disable_timing cbx_4__7_/chanx_left_out[7]
set_disable_timing cbx_4__7_/chanx_right_out[7]
set_disable_timing cbx_4__7_/chanx_left_out[8]
set_disable_timing cbx_4__7_/chanx_right_out[8]
set_disable_timing cbx_4__7_/chanx_left_out[9]
set_disable_timing cbx_4__7_/chanx_left_out[10]
set_disable_timing cbx_4__7_/chanx_left_out[11]
set_disable_timing cbx_4__7_/chanx_right_out[11]
set_disable_timing cbx_4__7_/chanx_left_out[12]
set_disable_timing cbx_4__7_/chanx_right_out[12]
set_disable_timing cbx_4__7_/chanx_left_out[13]
set_disable_timing cbx_4__7_/chanx_right_out[13]
set_disable_timing cbx_4__7_/chanx_left_out[14]
set_disable_timing cbx_4__7_/chanx_right_out[14]
set_disable_timing cbx_4__7_/chanx_right_out[15]
set_disable_timing cbx_4__7_/chanx_right_out[16]
set_disable_timing cbx_4__7_/chanx_right_out[17]
set_disable_timing cbx_4__7_/chanx_left_out[18]
set_disable_timing cbx_4__7_/chanx_right_out[18]
set_disable_timing cbx_4__7_/chanx_left_out[19]
set_disable_timing cbx_4__7_/chanx_right_out[19]
set_disable_timing cbx_4__7_/chanx_left_out[20]
set_disable_timing cbx_4__7_/chanx_right_out[20]
set_disable_timing cbx_4__7_/chanx_left_out[21]
set_disable_timing cbx_4__7_/chanx_right_out[21]
set_disable_timing cbx_4__7_/chanx_right_out[22]
set_disable_timing cbx_4__7_/chanx_left_out[24]
set_disable_timing cbx_4__7_/chanx_right_out[24]
set_disable_timing cbx_4__7_/chanx_left_out[25]
set_disable_timing cbx_4__7_/chanx_right_out[25]
set_disable_timing cbx_4__7_/chanx_left_out[26]
set_disable_timing cbx_4__7_/chanx_right_out[26]
set_disable_timing cbx_4__7_/chanx_left_out[27]
set_disable_timing cbx_4__7_/chanx_right_out[27]
set_disable_timing cbx_4__7_/chanx_left_out[28]
set_disable_timing cbx_4__7_/chanx_right_out[28]
set_disable_timing cbx_4__7_/chanx_left_out[30]
set_disable_timing cbx_4__7_/chanx_right_out[30]
set_disable_timing cbx_4__7_/chanx_left_out[31]
set_disable_timing cbx_4__7_/chanx_right_out[31]
set_disable_timing cbx_4__7_/chanx_left_out[32]
set_disable_timing cbx_4__7_/chanx_right_out[32]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_4__7_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_4__7_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_4__7_/mux_bottom_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_1__0_
##################################################
set_disable_timing cbx_5__0_/chanx_right_in[22]
set_disable_timing cbx_5__0_/chanx_right_in[23]
set_disable_timing cbx_5__0_/chanx_right_out[22]
set_disable_timing cbx_5__0_/chanx_right_out[23]
set_disable_timing cbx_5__0_/bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_5__0_/bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_5__0_/bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_5__0_/bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_5__0_/bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_5__0_/bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[1]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[1]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[1]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[1]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_13/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[1]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_13/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[1]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[1]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[1]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[0]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[0]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[3]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[3]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[3]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[3]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[3]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[3]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[3]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[2]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[2]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[4]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_13/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[4]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[4]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[4]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[7]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[6]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[4]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[7]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[5]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[5]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[6]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[4]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[4]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[7]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[6]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_13/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[7]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[7]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[6]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[6]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[7]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[7]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[6]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[6]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[7]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[6]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_13/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[9]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_18/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[8]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_9/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_15/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_21/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_27/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_36/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_42/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_48/in[10]
set_disable_timing cbx_5__0_/mux_top_ipin_2/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_10/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_16/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_22/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_28/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_37/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_43/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_49/in[10]
set_disable_timing cbx_5__0_/mux_top_ipin_3/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[9]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_4/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_11/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_17/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_23/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_29/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[8]
set_disable_timing cbx_5__0_/mux_bottom_ipin_38/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_44/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_50/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_12/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_24/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_30/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_33/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_39/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_45/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_51/in[10]
set_disable_timing cbx_5__0_/mux_top_ipin_5/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_13/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_46/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_13/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_19/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_25/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_31/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_34/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_40/in[10]
set_disable_timing cbx_5__0_/mux_top_ipin_0/in[10]
set_disable_timing cbx_5__0_/mux_top_ipin_6/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[11]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[11]
set_disable_timing cbx_5__0_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_8/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_14/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_20/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_26/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_32/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_35/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_41/in[10]
set_disable_timing cbx_5__0_/mux_bottom_ipin_47/in[10]
set_disable_timing cbx_5__0_/mux_top_ipin_1/in[10]
set_disable_timing cbx_5__0_/mux_top_ipin_7/in[10]
##################################################
# Disable timing for Connection block cbx_1__1_
##################################################
set_disable_timing cbx_5__1_/chanx_left_in[2]
set_disable_timing cbx_5__1_/chanx_left_in[3]
set_disable_timing cbx_5__1_/chanx_left_in[5]
set_disable_timing cbx_5__1_/chanx_right_in[6]
set_disable_timing cbx_5__1_/chanx_right_in[11]
set_disable_timing cbx_5__1_/chanx_right_in[14]
set_disable_timing cbx_5__1_/chanx_left_in[18]
set_disable_timing cbx_5__1_/chanx_right_in[22]
set_disable_timing cbx_5__1_/chanx_right_in[23]
set_disable_timing cbx_5__1_/chanx_right_in[26]
set_disable_timing cbx_5__1_/chanx_right_in[30]
set_disable_timing cbx_5__1_/chanx_left_in[31]
set_disable_timing cbx_5__1_/chanx_left_out[2]
set_disable_timing cbx_5__1_/chanx_left_out[3]
set_disable_timing cbx_5__1_/chanx_left_out[5]
set_disable_timing cbx_5__1_/chanx_right_out[6]
set_disable_timing cbx_5__1_/chanx_right_out[11]
set_disable_timing cbx_5__1_/chanx_right_out[14]
set_disable_timing cbx_5__1_/chanx_left_out[18]
set_disable_timing cbx_5__1_/chanx_right_out[22]
set_disable_timing cbx_5__1_/chanx_right_out[23]
set_disable_timing cbx_5__1_/chanx_right_out[26]
set_disable_timing cbx_5__1_/chanx_right_out[30]
set_disable_timing cbx_5__1_/chanx_left_out[31]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0]
set_disable_timing cbx_5__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_5/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_32/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_5/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_32/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_14/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_20/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_47/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_14/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_20/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_47/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[1]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[1]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[0]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[0]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_5/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_32/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_14/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_20/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_32/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_47/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_14/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_20/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_32/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_47/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[3]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[2]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_5/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[3]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_5/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[2]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[5]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[5]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[4]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[4]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[7]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_5/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_14/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_20/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_32/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_47/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[7]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[6]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[6]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_14/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_47/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[8]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_5__1_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[8]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[9]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[8]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_38/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_5/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_11/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_17/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_20/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_26/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_32/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_44/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_50/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_0/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_6/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_12/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_18/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_27/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_33/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_39/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_45/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_51/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[9]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_52/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_1/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_7/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_13/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_19/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_28/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_34/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_36/in[8]
set_disable_timing cbx_5__1_/mux_top_ipin_40/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_46/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_2/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_8/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_14/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_20/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_23/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_29/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_35/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_41/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_47/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_3/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_9/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_15/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_21/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_24/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_30/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_42/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_48/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[11]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[11]
set_disable_timing cbx_5__1_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_5__1_/mux_bottom_ipin_8/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_4/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_10/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_16/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_22/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_25/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_31/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_37/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_43/in[10]
set_disable_timing cbx_5__1_/mux_top_ipin_49/in[10]
##################################################
# Disable timing for Connection block cbx_1__2_
##################################################
set_disable_timing cbx_5__2_/chanx_left_in[1]
set_disable_timing cbx_5__2_/chanx_left_in[2]
set_disable_timing cbx_5__2_/chanx_right_in[2]
set_disable_timing cbx_5__2_/chanx_right_in[3]
set_disable_timing cbx_5__2_/chanx_right_in[6]
set_disable_timing cbx_5__2_/chanx_right_in[7]
set_disable_timing cbx_5__2_/chanx_left_in[10]
set_disable_timing cbx_5__2_/chanx_right_in[10]
set_disable_timing cbx_5__2_/chanx_right_in[11]
set_disable_timing cbx_5__2_/chanx_right_in[16]
set_disable_timing cbx_5__2_/chanx_left_in[18]
set_disable_timing cbx_5__2_/chanx_right_in[18]
set_disable_timing cbx_5__2_/chanx_right_in[19]
set_disable_timing cbx_5__2_/chanx_left_in[21]
set_disable_timing cbx_5__2_/chanx_right_in[22]
set_disable_timing cbx_5__2_/chanx_right_in[25]
set_disable_timing cbx_5__2_/chanx_right_in[26]
set_disable_timing cbx_5__2_/chanx_right_in[27]
set_disable_timing cbx_5__2_/chanx_left_in[29]
set_disable_timing cbx_5__2_/chanx_left_in[30]
set_disable_timing cbx_5__2_/chanx_right_in[31]
set_disable_timing cbx_5__2_/chanx_left_out[1]
set_disable_timing cbx_5__2_/chanx_left_out[2]
set_disable_timing cbx_5__2_/chanx_right_out[2]
set_disable_timing cbx_5__2_/chanx_right_out[3]
set_disable_timing cbx_5__2_/chanx_right_out[6]
set_disable_timing cbx_5__2_/chanx_right_out[7]
set_disable_timing cbx_5__2_/chanx_left_out[10]
set_disable_timing cbx_5__2_/chanx_right_out[10]
set_disable_timing cbx_5__2_/chanx_right_out[11]
set_disable_timing cbx_5__2_/chanx_right_out[16]
set_disable_timing cbx_5__2_/chanx_left_out[18]
set_disable_timing cbx_5__2_/chanx_right_out[18]
set_disable_timing cbx_5__2_/chanx_right_out[19]
set_disable_timing cbx_5__2_/chanx_left_out[21]
set_disable_timing cbx_5__2_/chanx_right_out[22]
set_disable_timing cbx_5__2_/chanx_right_out[25]
set_disable_timing cbx_5__2_/chanx_right_out[26]
set_disable_timing cbx_5__2_/chanx_right_out[27]
set_disable_timing cbx_5__2_/chanx_left_out[29]
set_disable_timing cbx_5__2_/chanx_left_out[30]
set_disable_timing cbx_5__2_/chanx_right_out[31]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0]
set_disable_timing cbx_5__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[1]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[0]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[3]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[2]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[5]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[4]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[7]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[6]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[9]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[8]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_3/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_9/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_4/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_5/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_0/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_6/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_1/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_7/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[11]
set_disable_timing cbx_5__2_/mux_top_ipin_2/in[10]
set_disable_timing cbx_5__2_/mux_top_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_5__3_/chanx_right_in[3]
set_disable_timing cbx_5__3_/chanx_left_in[6]
set_disable_timing cbx_5__3_/chanx_right_in[7]
set_disable_timing cbx_5__3_/chanx_right_in[10]
set_disable_timing cbx_5__3_/chanx_right_in[11]
set_disable_timing cbx_5__3_/chanx_left_in[12]
set_disable_timing cbx_5__3_/chanx_right_in[13]
set_disable_timing cbx_5__3_/chanx_left_in[14]
set_disable_timing cbx_5__3_/chanx_right_in[14]
set_disable_timing cbx_5__3_/chanx_left_in[16]
set_disable_timing cbx_5__3_/chanx_left_in[18]
set_disable_timing cbx_5__3_/chanx_right_in[19]
set_disable_timing cbx_5__3_/chanx_left_in[22]
set_disable_timing cbx_5__3_/chanx_right_in[22]
set_disable_timing cbx_5__3_/chanx_right_in[23]
set_disable_timing cbx_5__3_/chanx_left_in[24]
set_disable_timing cbx_5__3_/chanx_right_in[24]
set_disable_timing cbx_5__3_/chanx_left_in[25]
set_disable_timing cbx_5__3_/chanx_left_in[26]
set_disable_timing cbx_5__3_/chanx_right_in[26]
set_disable_timing cbx_5__3_/chanx_left_in[29]
set_disable_timing cbx_5__3_/chanx_right_in[30]
set_disable_timing cbx_5__3_/chanx_right_in[31]
set_disable_timing cbx_5__3_/chanx_left_in[32]
set_disable_timing cbx_5__3_/chanx_right_out[3]
set_disable_timing cbx_5__3_/chanx_left_out[6]
set_disable_timing cbx_5__3_/chanx_right_out[7]
set_disable_timing cbx_5__3_/chanx_right_out[10]
set_disable_timing cbx_5__3_/chanx_right_out[11]
set_disable_timing cbx_5__3_/chanx_left_out[12]
set_disable_timing cbx_5__3_/chanx_right_out[13]
set_disable_timing cbx_5__3_/chanx_left_out[14]
set_disable_timing cbx_5__3_/chanx_right_out[14]
set_disable_timing cbx_5__3_/chanx_left_out[16]
set_disable_timing cbx_5__3_/chanx_left_out[18]
set_disable_timing cbx_5__3_/chanx_right_out[19]
set_disable_timing cbx_5__3_/chanx_left_out[22]
set_disable_timing cbx_5__3_/chanx_right_out[22]
set_disable_timing cbx_5__3_/chanx_right_out[23]
set_disable_timing cbx_5__3_/chanx_left_out[24]
set_disable_timing cbx_5__3_/chanx_right_out[24]
set_disable_timing cbx_5__3_/chanx_left_out[25]
set_disable_timing cbx_5__3_/chanx_left_out[26]
set_disable_timing cbx_5__3_/chanx_right_out[26]
set_disable_timing cbx_5__3_/chanx_left_out[29]
set_disable_timing cbx_5__3_/chanx_right_out[30]
set_disable_timing cbx_5__3_/chanx_right_out[31]
set_disable_timing cbx_5__3_/chanx_left_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_5__4_/chanx_left_in[0]
set_disable_timing cbx_5__4_/chanx_left_in[1]
set_disable_timing cbx_5__4_/chanx_right_in[1]
set_disable_timing cbx_5__4_/chanx_right_in[2]
set_disable_timing cbx_5__4_/chanx_left_in[3]
set_disable_timing cbx_5__4_/chanx_right_in[3]
set_disable_timing cbx_5__4_/chanx_right_in[6]
set_disable_timing cbx_5__4_/chanx_right_in[8]
set_disable_timing cbx_5__4_/chanx_right_in[9]
set_disable_timing cbx_5__4_/chanx_right_in[11]
set_disable_timing cbx_5__4_/chanx_left_in[13]
set_disable_timing cbx_5__4_/chanx_left_in[14]
set_disable_timing cbx_5__4_/chanx_right_in[14]
set_disable_timing cbx_5__4_/chanx_left_in[15]
set_disable_timing cbx_5__4_/chanx_right_in[15]
set_disable_timing cbx_5__4_/chanx_right_in[18]
set_disable_timing cbx_5__4_/chanx_right_in[19]
set_disable_timing cbx_5__4_/chanx_left_in[20]
set_disable_timing cbx_5__4_/chanx_right_in[21]
set_disable_timing cbx_5__4_/chanx_right_in[23]
set_disable_timing cbx_5__4_/chanx_left_in[25]
set_disable_timing cbx_5__4_/chanx_left_in[26]
set_disable_timing cbx_5__4_/chanx_right_in[26]
set_disable_timing cbx_5__4_/chanx_right_in[27]
set_disable_timing cbx_5__4_/chanx_left_in[29]
set_disable_timing cbx_5__4_/chanx_right_in[29]
set_disable_timing cbx_5__4_/chanx_left_in[30]
set_disable_timing cbx_5__4_/chanx_right_in[30]
set_disable_timing cbx_5__4_/chanx_left_in[31]
set_disable_timing cbx_5__4_/chanx_right_in[31]
set_disable_timing cbx_5__4_/chanx_right_in[32]
set_disable_timing cbx_5__4_/chanx_left_out[0]
set_disable_timing cbx_5__4_/chanx_left_out[1]
set_disable_timing cbx_5__4_/chanx_right_out[1]
set_disable_timing cbx_5__4_/chanx_right_out[2]
set_disable_timing cbx_5__4_/chanx_left_out[3]
set_disable_timing cbx_5__4_/chanx_right_out[3]
set_disable_timing cbx_5__4_/chanx_right_out[6]
set_disable_timing cbx_5__4_/chanx_right_out[8]
set_disable_timing cbx_5__4_/chanx_right_out[9]
set_disable_timing cbx_5__4_/chanx_right_out[11]
set_disable_timing cbx_5__4_/chanx_left_out[13]
set_disable_timing cbx_5__4_/chanx_left_out[14]
set_disable_timing cbx_5__4_/chanx_right_out[14]
set_disable_timing cbx_5__4_/chanx_left_out[15]
set_disable_timing cbx_5__4_/chanx_right_out[15]
set_disable_timing cbx_5__4_/chanx_right_out[18]
set_disable_timing cbx_5__4_/chanx_right_out[19]
set_disable_timing cbx_5__4_/chanx_left_out[20]
set_disable_timing cbx_5__4_/chanx_right_out[21]
set_disable_timing cbx_5__4_/chanx_right_out[23]
set_disable_timing cbx_5__4_/chanx_left_out[25]
set_disable_timing cbx_5__4_/chanx_left_out[26]
set_disable_timing cbx_5__4_/chanx_right_out[26]
set_disable_timing cbx_5__4_/chanx_right_out[27]
set_disable_timing cbx_5__4_/chanx_left_out[29]
set_disable_timing cbx_5__4_/chanx_right_out[29]
set_disable_timing cbx_5__4_/chanx_left_out[30]
set_disable_timing cbx_5__4_/chanx_right_out[30]
set_disable_timing cbx_5__4_/chanx_left_out[31]
set_disable_timing cbx_5__4_/chanx_right_out[31]
set_disable_timing cbx_5__4_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_5__5_/chanx_left_in[0]
set_disable_timing cbx_5__5_/chanx_left_in[1]
set_disable_timing cbx_5__5_/chanx_right_in[1]
set_disable_timing cbx_5__5_/chanx_left_in[2]
set_disable_timing cbx_5__5_/chanx_right_in[2]
set_disable_timing cbx_5__5_/chanx_left_in[3]
set_disable_timing cbx_5__5_/chanx_right_in[3]
set_disable_timing cbx_5__5_/chanx_left_in[4]
set_disable_timing cbx_5__5_/chanx_left_in[5]
set_disable_timing cbx_5__5_/chanx_right_in[5]
set_disable_timing cbx_5__5_/chanx_right_in[6]
set_disable_timing cbx_5__5_/chanx_left_in[7]
set_disable_timing cbx_5__5_/chanx_right_in[7]
set_disable_timing cbx_5__5_/chanx_left_in[8]
set_disable_timing cbx_5__5_/chanx_right_in[8]
set_disable_timing cbx_5__5_/chanx_right_in[9]
set_disable_timing cbx_5__5_/chanx_left_in[10]
set_disable_timing cbx_5__5_/chanx_left_in[11]
set_disable_timing cbx_5__5_/chanx_right_in[11]
set_disable_timing cbx_5__5_/chanx_left_in[12]
set_disable_timing cbx_5__5_/chanx_right_in[12]
set_disable_timing cbx_5__5_/chanx_left_in[13]
set_disable_timing cbx_5__5_/chanx_left_in[14]
set_disable_timing cbx_5__5_/chanx_right_in[14]
set_disable_timing cbx_5__5_/chanx_left_in[16]
set_disable_timing cbx_5__5_/chanx_right_in[16]
set_disable_timing cbx_5__5_/chanx_left_in[17]
set_disable_timing cbx_5__5_/chanx_right_in[17]
set_disable_timing cbx_5__5_/chanx_right_in[18]
set_disable_timing cbx_5__5_/chanx_right_in[20]
set_disable_timing cbx_5__5_/chanx_right_in[21]
set_disable_timing cbx_5__5_/chanx_left_in[22]
set_disable_timing cbx_5__5_/chanx_right_in[22]
set_disable_timing cbx_5__5_/chanx_left_in[24]
set_disable_timing cbx_5__5_/chanx_left_in[25]
set_disable_timing cbx_5__5_/chanx_right_in[25]
set_disable_timing cbx_5__5_/chanx_left_in[26]
set_disable_timing cbx_5__5_/chanx_right_in[26]
set_disable_timing cbx_5__5_/chanx_left_in[27]
set_disable_timing cbx_5__5_/chanx_right_in[27]
set_disable_timing cbx_5__5_/chanx_left_in[28]
set_disable_timing cbx_5__5_/chanx_right_in[28]
set_disable_timing cbx_5__5_/chanx_right_in[29]
set_disable_timing cbx_5__5_/chanx_right_in[30]
set_disable_timing cbx_5__5_/chanx_right_in[31]
set_disable_timing cbx_5__5_/chanx_left_in[32]
set_disable_timing cbx_5__5_/chanx_right_in[32]
set_disable_timing cbx_5__5_/chanx_left_out[0]
set_disable_timing cbx_5__5_/chanx_left_out[1]
set_disable_timing cbx_5__5_/chanx_right_out[1]
set_disable_timing cbx_5__5_/chanx_left_out[2]
set_disable_timing cbx_5__5_/chanx_right_out[2]
set_disable_timing cbx_5__5_/chanx_left_out[3]
set_disable_timing cbx_5__5_/chanx_right_out[3]
set_disable_timing cbx_5__5_/chanx_left_out[4]
set_disable_timing cbx_5__5_/chanx_left_out[5]
set_disable_timing cbx_5__5_/chanx_right_out[5]
set_disable_timing cbx_5__5_/chanx_right_out[6]
set_disable_timing cbx_5__5_/chanx_left_out[7]
set_disable_timing cbx_5__5_/chanx_right_out[7]
set_disable_timing cbx_5__5_/chanx_left_out[8]
set_disable_timing cbx_5__5_/chanx_right_out[8]
set_disable_timing cbx_5__5_/chanx_right_out[9]
set_disable_timing cbx_5__5_/chanx_left_out[10]
set_disable_timing cbx_5__5_/chanx_left_out[11]
set_disable_timing cbx_5__5_/chanx_right_out[11]
set_disable_timing cbx_5__5_/chanx_left_out[12]
set_disable_timing cbx_5__5_/chanx_right_out[12]
set_disable_timing cbx_5__5_/chanx_left_out[13]
set_disable_timing cbx_5__5_/chanx_left_out[14]
set_disable_timing cbx_5__5_/chanx_right_out[14]
set_disable_timing cbx_5__5_/chanx_left_out[16]
set_disable_timing cbx_5__5_/chanx_right_out[16]
set_disable_timing cbx_5__5_/chanx_left_out[17]
set_disable_timing cbx_5__5_/chanx_right_out[17]
set_disable_timing cbx_5__5_/chanx_right_out[18]
set_disable_timing cbx_5__5_/chanx_right_out[20]
set_disable_timing cbx_5__5_/chanx_right_out[21]
set_disable_timing cbx_5__5_/chanx_left_out[22]
set_disable_timing cbx_5__5_/chanx_right_out[22]
set_disable_timing cbx_5__5_/chanx_left_out[24]
set_disable_timing cbx_5__5_/chanx_left_out[25]
set_disable_timing cbx_5__5_/chanx_right_out[25]
set_disable_timing cbx_5__5_/chanx_left_out[26]
set_disable_timing cbx_5__5_/chanx_right_out[26]
set_disable_timing cbx_5__5_/chanx_left_out[27]
set_disable_timing cbx_5__5_/chanx_right_out[27]
set_disable_timing cbx_5__5_/chanx_left_out[28]
set_disable_timing cbx_5__5_/chanx_right_out[28]
set_disable_timing cbx_5__5_/chanx_right_out[29]
set_disable_timing cbx_5__5_/chanx_right_out[30]
set_disable_timing cbx_5__5_/chanx_right_out[31]
set_disable_timing cbx_5__5_/chanx_left_out[32]
set_disable_timing cbx_5__5_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_5__6_/chanx_left_in[0]
set_disable_timing cbx_5__6_/chanx_right_in[0]
set_disable_timing cbx_5__6_/chanx_left_in[1]
set_disable_timing cbx_5__6_/chanx_right_in[1]
set_disable_timing cbx_5__6_/chanx_left_in[2]
set_disable_timing cbx_5__6_/chanx_right_in[2]
set_disable_timing cbx_5__6_/chanx_left_in[3]
set_disable_timing cbx_5__6_/chanx_right_in[3]
set_disable_timing cbx_5__6_/chanx_left_in[4]
set_disable_timing cbx_5__6_/chanx_right_in[4]
set_disable_timing cbx_5__6_/chanx_left_in[5]
set_disable_timing cbx_5__6_/chanx_right_in[5]
set_disable_timing cbx_5__6_/chanx_left_in[6]
set_disable_timing cbx_5__6_/chanx_right_in[6]
set_disable_timing cbx_5__6_/chanx_right_in[7]
set_disable_timing cbx_5__6_/chanx_right_in[8]
set_disable_timing cbx_5__6_/chanx_left_in[9]
set_disable_timing cbx_5__6_/chanx_right_in[9]
set_disable_timing cbx_5__6_/chanx_right_in[10]
set_disable_timing cbx_5__6_/chanx_right_in[11]
set_disable_timing cbx_5__6_/chanx_right_in[12]
set_disable_timing cbx_5__6_/chanx_right_in[13]
set_disable_timing cbx_5__6_/chanx_left_in[14]
set_disable_timing cbx_5__6_/chanx_right_in[14]
set_disable_timing cbx_5__6_/chanx_left_in[15]
set_disable_timing cbx_5__6_/chanx_right_in[15]
set_disable_timing cbx_5__6_/chanx_left_in[16]
set_disable_timing cbx_5__6_/chanx_right_in[16]
set_disable_timing cbx_5__6_/chanx_left_in[17]
set_disable_timing cbx_5__6_/chanx_right_in[17]
set_disable_timing cbx_5__6_/chanx_left_in[18]
set_disable_timing cbx_5__6_/chanx_right_in[18]
set_disable_timing cbx_5__6_/chanx_left_in[19]
set_disable_timing cbx_5__6_/chanx_left_in[20]
set_disable_timing cbx_5__6_/chanx_right_in[20]
set_disable_timing cbx_5__6_/chanx_left_in[21]
set_disable_timing cbx_5__6_/chanx_right_in[21]
set_disable_timing cbx_5__6_/chanx_right_in[22]
set_disable_timing cbx_5__6_/chanx_left_in[23]
set_disable_timing cbx_5__6_/chanx_right_in[23]
set_disable_timing cbx_5__6_/chanx_left_in[24]
set_disable_timing cbx_5__6_/chanx_right_in[24]
set_disable_timing cbx_5__6_/chanx_right_in[25]
set_disable_timing cbx_5__6_/chanx_left_in[27]
set_disable_timing cbx_5__6_/chanx_right_in[27]
set_disable_timing cbx_5__6_/chanx_left_in[28]
set_disable_timing cbx_5__6_/chanx_right_in[28]
set_disable_timing cbx_5__6_/chanx_left_in[29]
set_disable_timing cbx_5__6_/chanx_right_in[29]
set_disable_timing cbx_5__6_/chanx_left_in[30]
set_disable_timing cbx_5__6_/chanx_right_in[30]
set_disable_timing cbx_5__6_/chanx_left_in[31]
set_disable_timing cbx_5__6_/chanx_right_in[31]
set_disable_timing cbx_5__6_/chanx_left_in[32]
set_disable_timing cbx_5__6_/chanx_right_in[32]
set_disable_timing cbx_5__6_/chanx_left_out[0]
set_disable_timing cbx_5__6_/chanx_right_out[0]
set_disable_timing cbx_5__6_/chanx_left_out[1]
set_disable_timing cbx_5__6_/chanx_right_out[1]
set_disable_timing cbx_5__6_/chanx_left_out[2]
set_disable_timing cbx_5__6_/chanx_right_out[2]
set_disable_timing cbx_5__6_/chanx_left_out[3]
set_disable_timing cbx_5__6_/chanx_right_out[3]
set_disable_timing cbx_5__6_/chanx_left_out[4]
set_disable_timing cbx_5__6_/chanx_right_out[4]
set_disable_timing cbx_5__6_/chanx_left_out[5]
set_disable_timing cbx_5__6_/chanx_right_out[5]
set_disable_timing cbx_5__6_/chanx_left_out[6]
set_disable_timing cbx_5__6_/chanx_right_out[6]
set_disable_timing cbx_5__6_/chanx_right_out[7]
set_disable_timing cbx_5__6_/chanx_right_out[8]
set_disable_timing cbx_5__6_/chanx_left_out[9]
set_disable_timing cbx_5__6_/chanx_right_out[9]
set_disable_timing cbx_5__6_/chanx_right_out[10]
set_disable_timing cbx_5__6_/chanx_right_out[11]
set_disable_timing cbx_5__6_/chanx_right_out[12]
set_disable_timing cbx_5__6_/chanx_right_out[13]
set_disable_timing cbx_5__6_/chanx_left_out[14]
set_disable_timing cbx_5__6_/chanx_right_out[14]
set_disable_timing cbx_5__6_/chanx_left_out[15]
set_disable_timing cbx_5__6_/chanx_right_out[15]
set_disable_timing cbx_5__6_/chanx_left_out[16]
set_disable_timing cbx_5__6_/chanx_right_out[16]
set_disable_timing cbx_5__6_/chanx_left_out[17]
set_disable_timing cbx_5__6_/chanx_right_out[17]
set_disable_timing cbx_5__6_/chanx_left_out[18]
set_disable_timing cbx_5__6_/chanx_right_out[18]
set_disable_timing cbx_5__6_/chanx_left_out[19]
set_disable_timing cbx_5__6_/chanx_left_out[20]
set_disable_timing cbx_5__6_/chanx_right_out[20]
set_disable_timing cbx_5__6_/chanx_left_out[21]
set_disable_timing cbx_5__6_/chanx_right_out[21]
set_disable_timing cbx_5__6_/chanx_right_out[22]
set_disable_timing cbx_5__6_/chanx_left_out[23]
set_disable_timing cbx_5__6_/chanx_right_out[23]
set_disable_timing cbx_5__6_/chanx_left_out[24]
set_disable_timing cbx_5__6_/chanx_right_out[24]
set_disable_timing cbx_5__6_/chanx_right_out[25]
set_disable_timing cbx_5__6_/chanx_left_out[27]
set_disable_timing cbx_5__6_/chanx_right_out[27]
set_disable_timing cbx_5__6_/chanx_left_out[28]
set_disable_timing cbx_5__6_/chanx_right_out[28]
set_disable_timing cbx_5__6_/chanx_left_out[29]
set_disable_timing cbx_5__6_/chanx_right_out[29]
set_disable_timing cbx_5__6_/chanx_left_out[30]
set_disable_timing cbx_5__6_/chanx_right_out[30]
set_disable_timing cbx_5__6_/chanx_left_out[31]
set_disable_timing cbx_5__6_/chanx_right_out[31]
set_disable_timing cbx_5__6_/chanx_left_out[32]
set_disable_timing cbx_5__6_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__7_
##################################################
set_disable_timing cbx_5__7_/chanx_left_in[0]
set_disable_timing cbx_5__7_/chanx_right_in[0]
set_disable_timing cbx_5__7_/chanx_left_in[1]
set_disable_timing cbx_5__7_/chanx_right_in[1]
set_disable_timing cbx_5__7_/chanx_right_in[2]
set_disable_timing cbx_5__7_/chanx_left_in[3]
set_disable_timing cbx_5__7_/chanx_right_in[3]
set_disable_timing cbx_5__7_/chanx_left_in[4]
set_disable_timing cbx_5__7_/chanx_right_in[4]
set_disable_timing cbx_5__7_/chanx_left_in[5]
set_disable_timing cbx_5__7_/chanx_right_in[5]
set_disable_timing cbx_5__7_/chanx_left_in[6]
set_disable_timing cbx_5__7_/chanx_right_in[6]
set_disable_timing cbx_5__7_/chanx_left_in[7]
set_disable_timing cbx_5__7_/chanx_right_in[7]
set_disable_timing cbx_5__7_/chanx_left_in[8]
set_disable_timing cbx_5__7_/chanx_left_in[9]
set_disable_timing cbx_5__7_/chanx_left_in[10]
set_disable_timing cbx_5__7_/chanx_right_in[10]
set_disable_timing cbx_5__7_/chanx_left_in[11]
set_disable_timing cbx_5__7_/chanx_right_in[11]
set_disable_timing cbx_5__7_/chanx_left_in[12]
set_disable_timing cbx_5__7_/chanx_right_in[12]
set_disable_timing cbx_5__7_/chanx_left_in[13]
set_disable_timing cbx_5__7_/chanx_right_in[13]
set_disable_timing cbx_5__7_/chanx_left_in[14]
set_disable_timing cbx_5__7_/chanx_right_in[14]
set_disable_timing cbx_5__7_/chanx_left_in[15]
set_disable_timing cbx_5__7_/chanx_right_in[15]
set_disable_timing cbx_5__7_/chanx_left_in[16]
set_disable_timing cbx_5__7_/chanx_right_in[16]
set_disable_timing cbx_5__7_/chanx_right_in[17]
set_disable_timing cbx_5__7_/chanx_right_in[18]
set_disable_timing cbx_5__7_/chanx_left_in[19]
set_disable_timing cbx_5__7_/chanx_right_in[19]
set_disable_timing cbx_5__7_/chanx_left_in[20]
set_disable_timing cbx_5__7_/chanx_right_in[20]
set_disable_timing cbx_5__7_/chanx_left_in[21]
set_disable_timing cbx_5__7_/chanx_right_in[21]
set_disable_timing cbx_5__7_/chanx_left_in[22]
set_disable_timing cbx_5__7_/chanx_right_in[23]
set_disable_timing cbx_5__7_/chanx_right_in[24]
set_disable_timing cbx_5__7_/chanx_left_in[25]
set_disable_timing cbx_5__7_/chanx_right_in[25]
set_disable_timing cbx_5__7_/chanx_left_in[26]
set_disable_timing cbx_5__7_/chanx_right_in[26]
set_disable_timing cbx_5__7_/chanx_left_in[27]
set_disable_timing cbx_5__7_/chanx_right_in[27]
set_disable_timing cbx_5__7_/chanx_left_in[28]
set_disable_timing cbx_5__7_/chanx_left_in[29]
set_disable_timing cbx_5__7_/chanx_right_in[29]
set_disable_timing cbx_5__7_/chanx_right_in[30]
set_disable_timing cbx_5__7_/chanx_left_in[31]
set_disable_timing cbx_5__7_/chanx_right_in[31]
set_disable_timing cbx_5__7_/chanx_left_in[32]
set_disable_timing cbx_5__7_/chanx_right_in[32]
set_disable_timing cbx_5__7_/chanx_left_out[0]
set_disable_timing cbx_5__7_/chanx_right_out[0]
set_disable_timing cbx_5__7_/chanx_left_out[1]
set_disable_timing cbx_5__7_/chanx_right_out[1]
set_disable_timing cbx_5__7_/chanx_right_out[2]
set_disable_timing cbx_5__7_/chanx_left_out[3]
set_disable_timing cbx_5__7_/chanx_right_out[3]
set_disable_timing cbx_5__7_/chanx_left_out[4]
set_disable_timing cbx_5__7_/chanx_right_out[4]
set_disable_timing cbx_5__7_/chanx_left_out[5]
set_disable_timing cbx_5__7_/chanx_right_out[5]
set_disable_timing cbx_5__7_/chanx_left_out[6]
set_disable_timing cbx_5__7_/chanx_right_out[6]
set_disable_timing cbx_5__7_/chanx_left_out[7]
set_disable_timing cbx_5__7_/chanx_right_out[7]
set_disable_timing cbx_5__7_/chanx_left_out[8]
set_disable_timing cbx_5__7_/chanx_left_out[9]
set_disable_timing cbx_5__7_/chanx_left_out[10]
set_disable_timing cbx_5__7_/chanx_right_out[10]
set_disable_timing cbx_5__7_/chanx_left_out[11]
set_disable_timing cbx_5__7_/chanx_right_out[11]
set_disable_timing cbx_5__7_/chanx_left_out[12]
set_disable_timing cbx_5__7_/chanx_right_out[12]
set_disable_timing cbx_5__7_/chanx_left_out[13]
set_disable_timing cbx_5__7_/chanx_right_out[13]
set_disable_timing cbx_5__7_/chanx_left_out[14]
set_disable_timing cbx_5__7_/chanx_right_out[14]
set_disable_timing cbx_5__7_/chanx_left_out[15]
set_disable_timing cbx_5__7_/chanx_right_out[15]
set_disable_timing cbx_5__7_/chanx_left_out[16]
set_disable_timing cbx_5__7_/chanx_right_out[16]
set_disable_timing cbx_5__7_/chanx_right_out[17]
set_disable_timing cbx_5__7_/chanx_right_out[18]
set_disable_timing cbx_5__7_/chanx_left_out[19]
set_disable_timing cbx_5__7_/chanx_right_out[19]
set_disable_timing cbx_5__7_/chanx_left_out[20]
set_disable_timing cbx_5__7_/chanx_right_out[20]
set_disable_timing cbx_5__7_/chanx_left_out[21]
set_disable_timing cbx_5__7_/chanx_right_out[21]
set_disable_timing cbx_5__7_/chanx_left_out[22]
set_disable_timing cbx_5__7_/chanx_right_out[23]
set_disable_timing cbx_5__7_/chanx_right_out[24]
set_disable_timing cbx_5__7_/chanx_left_out[25]
set_disable_timing cbx_5__7_/chanx_right_out[25]
set_disable_timing cbx_5__7_/chanx_left_out[26]
set_disable_timing cbx_5__7_/chanx_right_out[26]
set_disable_timing cbx_5__7_/chanx_left_out[27]
set_disable_timing cbx_5__7_/chanx_right_out[27]
set_disable_timing cbx_5__7_/chanx_left_out[28]
set_disable_timing cbx_5__7_/chanx_left_out[29]
set_disable_timing cbx_5__7_/chanx_right_out[29]
set_disable_timing cbx_5__7_/chanx_right_out[30]
set_disable_timing cbx_5__7_/chanx_left_out[31]
set_disable_timing cbx_5__7_/chanx_right_out[31]
set_disable_timing cbx_5__7_/chanx_left_out[32]
set_disable_timing cbx_5__7_/chanx_right_out[32]
set_disable_timing cbx_5__7_/top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_5__7_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_5__7_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_5__7_/top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_5__7_/top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_5__7_/top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_5__7_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_5__7_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_5__7_/mux_bottom_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__0_
##################################################
set_disable_timing cbx_6__0_/chanx_right_in[3]
set_disable_timing cbx_6__0_/chanx_right_in[7]
set_disable_timing cbx_6__0_/chanx_right_in[11]
set_disable_timing cbx_6__0_/chanx_right_in[15]
set_disable_timing cbx_6__0_/chanx_right_in[21]
set_disable_timing cbx_6__0_/chanx_right_in[22]
set_disable_timing cbx_6__0_/chanx_right_in[27]
set_disable_timing cbx_6__0_/chanx_right_in[31]
set_disable_timing cbx_6__0_/chanx_right_in[32]
set_disable_timing cbx_6__0_/chanx_right_out[3]
set_disable_timing cbx_6__0_/chanx_right_out[7]
set_disable_timing cbx_6__0_/chanx_right_out[11]
set_disable_timing cbx_6__0_/chanx_right_out[15]
set_disable_timing cbx_6__0_/chanx_right_out[21]
set_disable_timing cbx_6__0_/chanx_right_out[22]
set_disable_timing cbx_6__0_/chanx_right_out[27]
set_disable_timing cbx_6__0_/chanx_right_out[31]
set_disable_timing cbx_6__0_/chanx_right_out[32]
set_disable_timing cbx_6__0_/bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_6__0_/bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_6__0_/bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_6__0_/bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[1]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[1]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[1]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[1]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[1]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[1]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[1]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[0]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[3]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[2]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[5]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[4]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[6]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[6]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[6]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[6]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[6]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[6]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[7]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[6]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[9]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[8]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[9]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[8]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[9]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[8]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[9]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[8]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[8]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[9]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[9]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[8]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[8]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[9]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_3/in[10]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_4/in[10]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_5/in[10]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_0/in[10]
set_disable_timing cbx_6__0_/mux_top_ipin_6/in[10]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_1/in[10]
set_disable_timing cbx_6__0_/mux_top_ipin_7/in[10]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[11]
set_disable_timing cbx_6__0_/mux_top_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__1_
##################################################
set_disable_timing cbx_6__1_/chanx_left_in[3]
set_disable_timing cbx_6__1_/chanx_right_in[5]
set_disable_timing cbx_6__1_/chanx_left_in[6]
set_disable_timing cbx_6__1_/chanx_right_in[7]
set_disable_timing cbx_6__1_/chanx_right_in[10]
set_disable_timing cbx_6__1_/chanx_right_in[11]
set_disable_timing cbx_6__1_/chanx_right_in[13]
set_disable_timing cbx_6__1_/chanx_right_in[15]
set_disable_timing cbx_6__1_/chanx_left_in[19]
set_disable_timing cbx_6__1_/chanx_right_in[19]
set_disable_timing cbx_6__1_/chanx_right_in[21]
set_disable_timing cbx_6__1_/chanx_right_in[22]
set_disable_timing cbx_6__1_/chanx_right_in[23]
set_disable_timing cbx_6__1_/chanx_left_in[24]
set_disable_timing cbx_6__1_/chanx_right_in[25]
set_disable_timing cbx_6__1_/chanx_right_in[27]
set_disable_timing cbx_6__1_/chanx_right_in[29]
set_disable_timing cbx_6__1_/chanx_right_in[31]
set_disable_timing cbx_6__1_/chanx_left_out[3]
set_disable_timing cbx_6__1_/chanx_right_out[5]
set_disable_timing cbx_6__1_/chanx_left_out[6]
set_disable_timing cbx_6__1_/chanx_right_out[7]
set_disable_timing cbx_6__1_/chanx_right_out[10]
set_disable_timing cbx_6__1_/chanx_right_out[11]
set_disable_timing cbx_6__1_/chanx_right_out[13]
set_disable_timing cbx_6__1_/chanx_right_out[15]
set_disable_timing cbx_6__1_/chanx_left_out[19]
set_disable_timing cbx_6__1_/chanx_right_out[19]
set_disable_timing cbx_6__1_/chanx_right_out[21]
set_disable_timing cbx_6__1_/chanx_right_out[22]
set_disable_timing cbx_6__1_/chanx_right_out[23]
set_disable_timing cbx_6__1_/chanx_left_out[24]
set_disable_timing cbx_6__1_/chanx_right_out[25]
set_disable_timing cbx_6__1_/chanx_right_out[27]
set_disable_timing cbx_6__1_/chanx_right_out[29]
set_disable_timing cbx_6__1_/chanx_right_out[31]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0]
set_disable_timing cbx_6__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[1]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[2]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_6__1_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_6__1_/mux_bottom_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__2_
##################################################
set_disable_timing cbx_6__2_/chanx_right_in[1]
set_disable_timing cbx_6__2_/chanx_left_in[2]
set_disable_timing cbx_6__2_/chanx_right_in[2]
set_disable_timing cbx_6__2_/chanx_left_in[3]
set_disable_timing cbx_6__2_/chanx_right_in[3]
set_disable_timing cbx_6__2_/chanx_right_in[5]
set_disable_timing cbx_6__2_/chanx_right_in[6]
set_disable_timing cbx_6__2_/chanx_right_in[7]
set_disable_timing cbx_6__2_/chanx_right_in[9]
set_disable_timing cbx_6__2_/chanx_right_in[10]
set_disable_timing cbx_6__2_/chanx_left_in[11]
set_disable_timing cbx_6__2_/chanx_right_in[17]
set_disable_timing cbx_6__2_/chanx_right_in[18]
set_disable_timing cbx_6__2_/chanx_left_in[19]
set_disable_timing cbx_6__2_/chanx_right_in[19]
set_disable_timing cbx_6__2_/chanx_right_in[21]
set_disable_timing cbx_6__2_/chanx_left_in[22]
set_disable_timing cbx_6__2_/chanx_right_in[23]
set_disable_timing cbx_6__2_/chanx_right_in[24]
set_disable_timing cbx_6__2_/chanx_right_in[25]
set_disable_timing cbx_6__2_/chanx_right_in[26]
set_disable_timing cbx_6__2_/chanx_right_in[27]
set_disable_timing cbx_6__2_/chanx_left_in[30]
set_disable_timing cbx_6__2_/chanx_right_in[30]
set_disable_timing cbx_6__2_/chanx_left_in[31]
set_disable_timing cbx_6__2_/chanx_right_in[31]
set_disable_timing cbx_6__2_/chanx_right_out[1]
set_disable_timing cbx_6__2_/chanx_left_out[2]
set_disable_timing cbx_6__2_/chanx_right_out[2]
set_disable_timing cbx_6__2_/chanx_left_out[3]
set_disable_timing cbx_6__2_/chanx_right_out[3]
set_disable_timing cbx_6__2_/chanx_right_out[5]
set_disable_timing cbx_6__2_/chanx_right_out[6]
set_disable_timing cbx_6__2_/chanx_right_out[7]
set_disable_timing cbx_6__2_/chanx_right_out[9]
set_disable_timing cbx_6__2_/chanx_right_out[10]
set_disable_timing cbx_6__2_/chanx_left_out[11]
set_disable_timing cbx_6__2_/chanx_right_out[17]
set_disable_timing cbx_6__2_/chanx_right_out[18]
set_disable_timing cbx_6__2_/chanx_left_out[19]
set_disable_timing cbx_6__2_/chanx_right_out[19]
set_disable_timing cbx_6__2_/chanx_right_out[21]
set_disable_timing cbx_6__2_/chanx_left_out[22]
set_disable_timing cbx_6__2_/chanx_right_out[23]
set_disable_timing cbx_6__2_/chanx_right_out[24]
set_disable_timing cbx_6__2_/chanx_right_out[25]
set_disable_timing cbx_6__2_/chanx_right_out[26]
set_disable_timing cbx_6__2_/chanx_right_out[27]
set_disable_timing cbx_6__2_/chanx_left_out[30]
set_disable_timing cbx_6__2_/chanx_right_out[30]
set_disable_timing cbx_6__2_/chanx_left_out[31]
set_disable_timing cbx_6__2_/chanx_right_out[31]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0]
set_disable_timing cbx_6__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[1]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[0]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[3]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[2]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[5]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[4]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[7]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[6]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[9]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[8]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_3/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_9/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_4/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_5/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_0/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_6/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_1/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_7/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[11]
set_disable_timing cbx_6__2_/mux_top_ipin_2/in[10]
set_disable_timing cbx_6__2_/mux_top_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_6__3_/chanx_left_in[0]
set_disable_timing cbx_6__3_/chanx_right_in[2]
set_disable_timing cbx_6__3_/chanx_right_in[3]
set_disable_timing cbx_6__3_/chanx_right_in[6]
set_disable_timing cbx_6__3_/chanx_left_in[7]
set_disable_timing cbx_6__3_/chanx_right_in[7]
set_disable_timing cbx_6__3_/chanx_left_in[8]
set_disable_timing cbx_6__3_/chanx_right_in[9]
set_disable_timing cbx_6__3_/chanx_right_in[10]
set_disable_timing cbx_6__3_/chanx_right_in[11]
set_disable_timing cbx_6__3_/chanx_right_in[12]
set_disable_timing cbx_6__3_/chanx_left_in[13]
set_disable_timing cbx_6__3_/chanx_right_in[13]
set_disable_timing cbx_6__3_/chanx_left_in[15]
set_disable_timing cbx_6__3_/chanx_right_in[15]
set_disable_timing cbx_6__3_/chanx_left_in[17]
set_disable_timing cbx_6__3_/chanx_right_in[18]
set_disable_timing cbx_6__3_/chanx_left_in[19]
set_disable_timing cbx_6__3_/chanx_right_in[19]
set_disable_timing cbx_6__3_/chanx_right_in[21]
set_disable_timing cbx_6__3_/chanx_right_in[22]
set_disable_timing cbx_6__3_/chanx_left_in[23]
set_disable_timing cbx_6__3_/chanx_right_in[23]
set_disable_timing cbx_6__3_/chanx_left_in[25]
set_disable_timing cbx_6__3_/chanx_right_in[25]
set_disable_timing cbx_6__3_/chanx_left_in[26]
set_disable_timing cbx_6__3_/chanx_left_in[27]
set_disable_timing cbx_6__3_/chanx_right_in[27]
set_disable_timing cbx_6__3_/chanx_right_in[29]
set_disable_timing cbx_6__3_/chanx_left_in[30]
set_disable_timing cbx_6__3_/chanx_right_in[30]
set_disable_timing cbx_6__3_/chanx_right_in[31]
set_disable_timing cbx_6__3_/chanx_right_in[32]
set_disable_timing cbx_6__3_/chanx_left_out[0]
set_disable_timing cbx_6__3_/chanx_right_out[2]
set_disable_timing cbx_6__3_/chanx_right_out[3]
set_disable_timing cbx_6__3_/chanx_right_out[6]
set_disable_timing cbx_6__3_/chanx_left_out[7]
set_disable_timing cbx_6__3_/chanx_right_out[7]
set_disable_timing cbx_6__3_/chanx_left_out[8]
set_disable_timing cbx_6__3_/chanx_right_out[9]
set_disable_timing cbx_6__3_/chanx_right_out[10]
set_disable_timing cbx_6__3_/chanx_right_out[11]
set_disable_timing cbx_6__3_/chanx_right_out[12]
set_disable_timing cbx_6__3_/chanx_left_out[13]
set_disable_timing cbx_6__3_/chanx_right_out[13]
set_disable_timing cbx_6__3_/chanx_left_out[15]
set_disable_timing cbx_6__3_/chanx_right_out[15]
set_disable_timing cbx_6__3_/chanx_left_out[17]
set_disable_timing cbx_6__3_/chanx_right_out[18]
set_disable_timing cbx_6__3_/chanx_left_out[19]
set_disable_timing cbx_6__3_/chanx_right_out[19]
set_disable_timing cbx_6__3_/chanx_right_out[21]
set_disable_timing cbx_6__3_/chanx_right_out[22]
set_disable_timing cbx_6__3_/chanx_left_out[23]
set_disable_timing cbx_6__3_/chanx_right_out[23]
set_disable_timing cbx_6__3_/chanx_left_out[25]
set_disable_timing cbx_6__3_/chanx_right_out[25]
set_disable_timing cbx_6__3_/chanx_left_out[26]
set_disable_timing cbx_6__3_/chanx_left_out[27]
set_disable_timing cbx_6__3_/chanx_right_out[27]
set_disable_timing cbx_6__3_/chanx_right_out[29]
set_disable_timing cbx_6__3_/chanx_left_out[30]
set_disable_timing cbx_6__3_/chanx_right_out[30]
set_disable_timing cbx_6__3_/chanx_right_out[31]
set_disable_timing cbx_6__3_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_6__4_/chanx_left_in[0]
set_disable_timing cbx_6__4_/chanx_right_in[0]
set_disable_timing cbx_6__4_/chanx_left_in[1]
set_disable_timing cbx_6__4_/chanx_right_in[1]
set_disable_timing cbx_6__4_/chanx_left_in[2]
set_disable_timing cbx_6__4_/chanx_right_in[2]
set_disable_timing cbx_6__4_/chanx_right_in[3]
set_disable_timing cbx_6__4_/chanx_left_in[4]
set_disable_timing cbx_6__4_/chanx_right_in[5]
set_disable_timing cbx_6__4_/chanx_right_in[7]
set_disable_timing cbx_6__4_/chanx_right_in[8]
set_disable_timing cbx_6__4_/chanx_right_in[10]
set_disable_timing cbx_6__4_/chanx_right_in[13]
set_disable_timing cbx_6__4_/chanx_left_in[14]
set_disable_timing cbx_6__4_/chanx_right_in[14]
set_disable_timing cbx_6__4_/chanx_left_in[15]
set_disable_timing cbx_6__4_/chanx_right_in[15]
set_disable_timing cbx_6__4_/chanx_left_in[16]
set_disable_timing cbx_6__4_/chanx_right_in[17]
set_disable_timing cbx_6__4_/chanx_right_in[18]
set_disable_timing cbx_6__4_/chanx_right_in[19]
set_disable_timing cbx_6__4_/chanx_right_in[20]
set_disable_timing cbx_6__4_/chanx_left_in[21]
set_disable_timing cbx_6__4_/chanx_right_in[22]
set_disable_timing cbx_6__4_/chanx_right_in[23]
set_disable_timing cbx_6__4_/chanx_right_in[25]
set_disable_timing cbx_6__4_/chanx_left_in[26]
set_disable_timing cbx_6__4_/chanx_right_in[26]
set_disable_timing cbx_6__4_/chanx_left_in[27]
set_disable_timing cbx_6__4_/chanx_right_in[27]
set_disable_timing cbx_6__4_/chanx_left_in[28]
set_disable_timing cbx_6__4_/chanx_right_in[28]
set_disable_timing cbx_6__4_/chanx_right_in[29]
set_disable_timing cbx_6__4_/chanx_left_in[30]
set_disable_timing cbx_6__4_/chanx_right_in[30]
set_disable_timing cbx_6__4_/chanx_left_in[31]
set_disable_timing cbx_6__4_/chanx_right_in[32]
set_disable_timing cbx_6__4_/chanx_left_out[0]
set_disable_timing cbx_6__4_/chanx_right_out[0]
set_disable_timing cbx_6__4_/chanx_left_out[1]
set_disable_timing cbx_6__4_/chanx_right_out[1]
set_disable_timing cbx_6__4_/chanx_left_out[2]
set_disable_timing cbx_6__4_/chanx_right_out[2]
set_disable_timing cbx_6__4_/chanx_right_out[3]
set_disable_timing cbx_6__4_/chanx_left_out[4]
set_disable_timing cbx_6__4_/chanx_right_out[5]
set_disable_timing cbx_6__4_/chanx_right_out[7]
set_disable_timing cbx_6__4_/chanx_right_out[8]
set_disable_timing cbx_6__4_/chanx_right_out[10]
set_disable_timing cbx_6__4_/chanx_right_out[13]
set_disable_timing cbx_6__4_/chanx_left_out[14]
set_disable_timing cbx_6__4_/chanx_right_out[14]
set_disable_timing cbx_6__4_/chanx_left_out[15]
set_disable_timing cbx_6__4_/chanx_right_out[15]
set_disable_timing cbx_6__4_/chanx_left_out[16]
set_disable_timing cbx_6__4_/chanx_right_out[17]
set_disable_timing cbx_6__4_/chanx_right_out[18]
set_disable_timing cbx_6__4_/chanx_right_out[19]
set_disable_timing cbx_6__4_/chanx_right_out[20]
set_disable_timing cbx_6__4_/chanx_left_out[21]
set_disable_timing cbx_6__4_/chanx_right_out[22]
set_disable_timing cbx_6__4_/chanx_right_out[23]
set_disable_timing cbx_6__4_/chanx_right_out[25]
set_disable_timing cbx_6__4_/chanx_left_out[26]
set_disable_timing cbx_6__4_/chanx_right_out[26]
set_disable_timing cbx_6__4_/chanx_left_out[27]
set_disable_timing cbx_6__4_/chanx_right_out[27]
set_disable_timing cbx_6__4_/chanx_left_out[28]
set_disable_timing cbx_6__4_/chanx_right_out[28]
set_disable_timing cbx_6__4_/chanx_right_out[29]
set_disable_timing cbx_6__4_/chanx_left_out[30]
set_disable_timing cbx_6__4_/chanx_right_out[30]
set_disable_timing cbx_6__4_/chanx_left_out[31]
set_disable_timing cbx_6__4_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_6__5_/chanx_left_in[0]
set_disable_timing cbx_6__5_/chanx_right_in[0]
set_disable_timing cbx_6__5_/chanx_left_in[1]
set_disable_timing cbx_6__5_/chanx_right_in[1]
set_disable_timing cbx_6__5_/chanx_left_in[2]
set_disable_timing cbx_6__5_/chanx_right_in[2]
set_disable_timing cbx_6__5_/chanx_left_in[3]
set_disable_timing cbx_6__5_/chanx_right_in[3]
set_disable_timing cbx_6__5_/chanx_left_in[4]
set_disable_timing cbx_6__5_/chanx_right_in[4]
set_disable_timing cbx_6__5_/chanx_left_in[5]
set_disable_timing cbx_6__5_/chanx_right_in[5]
set_disable_timing cbx_6__5_/chanx_left_in[6]
set_disable_timing cbx_6__5_/chanx_right_in[6]
set_disable_timing cbx_6__5_/chanx_left_in[8]
set_disable_timing cbx_6__5_/chanx_right_in[8]
set_disable_timing cbx_6__5_/chanx_left_in[9]
set_disable_timing cbx_6__5_/chanx_right_in[10]
set_disable_timing cbx_6__5_/chanx_left_in[11]
set_disable_timing cbx_6__5_/chanx_right_in[11]
set_disable_timing cbx_6__5_/chanx_left_in[12]
set_disable_timing cbx_6__5_/chanx_left_in[13]
set_disable_timing cbx_6__5_/chanx_right_in[13]
set_disable_timing cbx_6__5_/chanx_left_in[14]
set_disable_timing cbx_6__5_/chanx_left_in[15]
set_disable_timing cbx_6__5_/chanx_right_in[15]
set_disable_timing cbx_6__5_/chanx_left_in[16]
set_disable_timing cbx_6__5_/chanx_right_in[16]
set_disable_timing cbx_6__5_/chanx_left_in[17]
set_disable_timing cbx_6__5_/chanx_right_in[17]
set_disable_timing cbx_6__5_/chanx_left_in[18]
set_disable_timing cbx_6__5_/chanx_right_in[19]
set_disable_timing cbx_6__5_/chanx_right_in[20]
set_disable_timing cbx_6__5_/chanx_right_in[21]
set_disable_timing cbx_6__5_/chanx_left_in[23]
set_disable_timing cbx_6__5_/chanx_right_in[23]
set_disable_timing cbx_6__5_/chanx_left_in[24]
set_disable_timing cbx_6__5_/chanx_right_in[24]
set_disable_timing cbx_6__5_/chanx_left_in[25]
set_disable_timing cbx_6__5_/chanx_right_in[25]
set_disable_timing cbx_6__5_/chanx_left_in[26]
set_disable_timing cbx_6__5_/chanx_right_in[26]
set_disable_timing cbx_6__5_/chanx_left_in[27]
set_disable_timing cbx_6__5_/chanx_right_in[27]
set_disable_timing cbx_6__5_/chanx_left_in[28]
set_disable_timing cbx_6__5_/chanx_right_in[28]
set_disable_timing cbx_6__5_/chanx_left_in[29]
set_disable_timing cbx_6__5_/chanx_right_in[29]
set_disable_timing cbx_6__5_/chanx_right_in[30]
set_disable_timing cbx_6__5_/chanx_left_in[32]
set_disable_timing cbx_6__5_/chanx_right_in[32]
set_disable_timing cbx_6__5_/chanx_left_out[0]
set_disable_timing cbx_6__5_/chanx_right_out[0]
set_disable_timing cbx_6__5_/chanx_left_out[1]
set_disable_timing cbx_6__5_/chanx_right_out[1]
set_disable_timing cbx_6__5_/chanx_left_out[2]
set_disable_timing cbx_6__5_/chanx_right_out[2]
set_disable_timing cbx_6__5_/chanx_left_out[3]
set_disable_timing cbx_6__5_/chanx_right_out[3]
set_disable_timing cbx_6__5_/chanx_left_out[4]
set_disable_timing cbx_6__5_/chanx_right_out[4]
set_disable_timing cbx_6__5_/chanx_left_out[5]
set_disable_timing cbx_6__5_/chanx_right_out[5]
set_disable_timing cbx_6__5_/chanx_left_out[6]
set_disable_timing cbx_6__5_/chanx_right_out[6]
set_disable_timing cbx_6__5_/chanx_left_out[8]
set_disable_timing cbx_6__5_/chanx_right_out[8]
set_disable_timing cbx_6__5_/chanx_left_out[9]
set_disable_timing cbx_6__5_/chanx_right_out[10]
set_disable_timing cbx_6__5_/chanx_left_out[11]
set_disable_timing cbx_6__5_/chanx_right_out[11]
set_disable_timing cbx_6__5_/chanx_left_out[12]
set_disable_timing cbx_6__5_/chanx_left_out[13]
set_disable_timing cbx_6__5_/chanx_right_out[13]
set_disable_timing cbx_6__5_/chanx_left_out[14]
set_disable_timing cbx_6__5_/chanx_left_out[15]
set_disable_timing cbx_6__5_/chanx_right_out[15]
set_disable_timing cbx_6__5_/chanx_left_out[16]
set_disable_timing cbx_6__5_/chanx_right_out[16]
set_disable_timing cbx_6__5_/chanx_left_out[17]
set_disable_timing cbx_6__5_/chanx_right_out[17]
set_disable_timing cbx_6__5_/chanx_left_out[18]
set_disable_timing cbx_6__5_/chanx_right_out[19]
set_disable_timing cbx_6__5_/chanx_right_out[20]
set_disable_timing cbx_6__5_/chanx_right_out[21]
set_disable_timing cbx_6__5_/chanx_left_out[23]
set_disable_timing cbx_6__5_/chanx_right_out[23]
set_disable_timing cbx_6__5_/chanx_left_out[24]
set_disable_timing cbx_6__5_/chanx_right_out[24]
set_disable_timing cbx_6__5_/chanx_left_out[25]
set_disable_timing cbx_6__5_/chanx_right_out[25]
set_disable_timing cbx_6__5_/chanx_left_out[26]
set_disable_timing cbx_6__5_/chanx_right_out[26]
set_disable_timing cbx_6__5_/chanx_left_out[27]
set_disable_timing cbx_6__5_/chanx_right_out[27]
set_disable_timing cbx_6__5_/chanx_left_out[28]
set_disable_timing cbx_6__5_/chanx_right_out[28]
set_disable_timing cbx_6__5_/chanx_left_out[29]
set_disable_timing cbx_6__5_/chanx_right_out[29]
set_disable_timing cbx_6__5_/chanx_right_out[30]
set_disable_timing cbx_6__5_/chanx_left_out[32]
set_disable_timing cbx_6__5_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_6__6_/chanx_left_in[0]
set_disable_timing cbx_6__6_/chanx_right_in[0]
set_disable_timing cbx_6__6_/chanx_left_in[1]
set_disable_timing cbx_6__6_/chanx_right_in[1]
set_disable_timing cbx_6__6_/chanx_left_in[2]
set_disable_timing cbx_6__6_/chanx_right_in[2]
set_disable_timing cbx_6__6_/chanx_left_in[3]
set_disable_timing cbx_6__6_/chanx_right_in[3]
set_disable_timing cbx_6__6_/chanx_left_in[4]
set_disable_timing cbx_6__6_/chanx_right_in[4]
set_disable_timing cbx_6__6_/chanx_left_in[5]
set_disable_timing cbx_6__6_/chanx_right_in[5]
set_disable_timing cbx_6__6_/chanx_left_in[6]
set_disable_timing cbx_6__6_/chanx_right_in[6]
set_disable_timing cbx_6__6_/chanx_left_in[7]
set_disable_timing cbx_6__6_/chanx_right_in[7]
set_disable_timing cbx_6__6_/chanx_left_in[8]
set_disable_timing cbx_6__6_/chanx_right_in[8]
set_disable_timing cbx_6__6_/chanx_right_in[9]
set_disable_timing cbx_6__6_/chanx_left_in[10]
set_disable_timing cbx_6__6_/chanx_right_in[10]
set_disable_timing cbx_6__6_/chanx_right_in[11]
set_disable_timing cbx_6__6_/chanx_left_in[12]
set_disable_timing cbx_6__6_/chanx_right_in[12]
set_disable_timing cbx_6__6_/chanx_right_in[13]
set_disable_timing cbx_6__6_/chanx_right_in[14]
set_disable_timing cbx_6__6_/chanx_left_in[15]
set_disable_timing cbx_6__6_/chanx_right_in[15]
set_disable_timing cbx_6__6_/chanx_left_in[16]
set_disable_timing cbx_6__6_/chanx_right_in[16]
set_disable_timing cbx_6__6_/chanx_left_in[17]
set_disable_timing cbx_6__6_/chanx_right_in[17]
set_disable_timing cbx_6__6_/chanx_left_in[18]
set_disable_timing cbx_6__6_/chanx_left_in[19]
set_disable_timing cbx_6__6_/chanx_right_in[19]
set_disable_timing cbx_6__6_/chanx_left_in[20]
set_disable_timing cbx_6__6_/chanx_right_in[20]
set_disable_timing cbx_6__6_/chanx_left_in[21]
set_disable_timing cbx_6__6_/chanx_right_in[21]
set_disable_timing cbx_6__6_/chanx_left_in[22]
set_disable_timing cbx_6__6_/chanx_right_in[22]
set_disable_timing cbx_6__6_/chanx_right_in[23]
set_disable_timing cbx_6__6_/chanx_left_in[24]
set_disable_timing cbx_6__6_/chanx_right_in[24]
set_disable_timing cbx_6__6_/chanx_left_in[25]
set_disable_timing cbx_6__6_/chanx_right_in[26]
set_disable_timing cbx_6__6_/chanx_right_in[27]
set_disable_timing cbx_6__6_/chanx_left_in[28]
set_disable_timing cbx_6__6_/chanx_right_in[28]
set_disable_timing cbx_6__6_/chanx_left_in[29]
set_disable_timing cbx_6__6_/chanx_right_in[29]
set_disable_timing cbx_6__6_/chanx_left_in[30]
set_disable_timing cbx_6__6_/chanx_right_in[30]
set_disable_timing cbx_6__6_/chanx_left_in[31]
set_disable_timing cbx_6__6_/chanx_right_in[31]
set_disable_timing cbx_6__6_/chanx_left_in[32]
set_disable_timing cbx_6__6_/chanx_right_in[32]
set_disable_timing cbx_6__6_/chanx_left_out[0]
set_disable_timing cbx_6__6_/chanx_right_out[0]
set_disable_timing cbx_6__6_/chanx_left_out[1]
set_disable_timing cbx_6__6_/chanx_right_out[1]
set_disable_timing cbx_6__6_/chanx_left_out[2]
set_disable_timing cbx_6__6_/chanx_right_out[2]
set_disable_timing cbx_6__6_/chanx_left_out[3]
set_disable_timing cbx_6__6_/chanx_right_out[3]
set_disable_timing cbx_6__6_/chanx_left_out[4]
set_disable_timing cbx_6__6_/chanx_right_out[4]
set_disable_timing cbx_6__6_/chanx_left_out[5]
set_disable_timing cbx_6__6_/chanx_right_out[5]
set_disable_timing cbx_6__6_/chanx_left_out[6]
set_disable_timing cbx_6__6_/chanx_right_out[6]
set_disable_timing cbx_6__6_/chanx_left_out[7]
set_disable_timing cbx_6__6_/chanx_right_out[7]
set_disable_timing cbx_6__6_/chanx_left_out[8]
set_disable_timing cbx_6__6_/chanx_right_out[8]
set_disable_timing cbx_6__6_/chanx_right_out[9]
set_disable_timing cbx_6__6_/chanx_left_out[10]
set_disable_timing cbx_6__6_/chanx_right_out[10]
set_disable_timing cbx_6__6_/chanx_right_out[11]
set_disable_timing cbx_6__6_/chanx_left_out[12]
set_disable_timing cbx_6__6_/chanx_right_out[12]
set_disable_timing cbx_6__6_/chanx_right_out[13]
set_disable_timing cbx_6__6_/chanx_right_out[14]
set_disable_timing cbx_6__6_/chanx_left_out[15]
set_disable_timing cbx_6__6_/chanx_right_out[15]
set_disable_timing cbx_6__6_/chanx_left_out[16]
set_disable_timing cbx_6__6_/chanx_right_out[16]
set_disable_timing cbx_6__6_/chanx_left_out[17]
set_disable_timing cbx_6__6_/chanx_right_out[17]
set_disable_timing cbx_6__6_/chanx_left_out[18]
set_disable_timing cbx_6__6_/chanx_left_out[19]
set_disable_timing cbx_6__6_/chanx_right_out[19]
set_disable_timing cbx_6__6_/chanx_left_out[20]
set_disable_timing cbx_6__6_/chanx_right_out[20]
set_disable_timing cbx_6__6_/chanx_left_out[21]
set_disable_timing cbx_6__6_/chanx_right_out[21]
set_disable_timing cbx_6__6_/chanx_left_out[22]
set_disable_timing cbx_6__6_/chanx_right_out[22]
set_disable_timing cbx_6__6_/chanx_right_out[23]
set_disable_timing cbx_6__6_/chanx_left_out[24]
set_disable_timing cbx_6__6_/chanx_right_out[24]
set_disable_timing cbx_6__6_/chanx_left_out[25]
set_disable_timing cbx_6__6_/chanx_right_out[26]
set_disable_timing cbx_6__6_/chanx_right_out[27]
set_disable_timing cbx_6__6_/chanx_left_out[28]
set_disable_timing cbx_6__6_/chanx_right_out[28]
set_disable_timing cbx_6__6_/chanx_left_out[29]
set_disable_timing cbx_6__6_/chanx_right_out[29]
set_disable_timing cbx_6__6_/chanx_left_out[30]
set_disable_timing cbx_6__6_/chanx_right_out[30]
set_disable_timing cbx_6__6_/chanx_left_out[31]
set_disable_timing cbx_6__6_/chanx_right_out[31]
set_disable_timing cbx_6__6_/chanx_left_out[32]
set_disable_timing cbx_6__6_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__7_
##################################################
set_disable_timing cbx_6__7_/chanx_left_in[0]
set_disable_timing cbx_6__7_/chanx_right_in[0]
set_disable_timing cbx_6__7_/chanx_left_in[1]
set_disable_timing cbx_6__7_/chanx_right_in[1]
set_disable_timing cbx_6__7_/chanx_left_in[2]
set_disable_timing cbx_6__7_/chanx_right_in[2]
set_disable_timing cbx_6__7_/chanx_right_in[3]
set_disable_timing cbx_6__7_/chanx_left_in[4]
set_disable_timing cbx_6__7_/chanx_right_in[4]
set_disable_timing cbx_6__7_/chanx_left_in[5]
set_disable_timing cbx_6__7_/chanx_right_in[5]
set_disable_timing cbx_6__7_/chanx_left_in[6]
set_disable_timing cbx_6__7_/chanx_right_in[6]
set_disable_timing cbx_6__7_/chanx_left_in[7]
set_disable_timing cbx_6__7_/chanx_right_in[7]
set_disable_timing cbx_6__7_/chanx_left_in[8]
set_disable_timing cbx_6__7_/chanx_left_in[9]
set_disable_timing cbx_6__7_/chanx_right_in[9]
set_disable_timing cbx_6__7_/chanx_left_in[10]
set_disable_timing cbx_6__7_/chanx_right_in[10]
set_disable_timing cbx_6__7_/chanx_left_in[11]
set_disable_timing cbx_6__7_/chanx_right_in[11]
set_disable_timing cbx_6__7_/chanx_left_in[12]
set_disable_timing cbx_6__7_/chanx_right_in[12]
set_disable_timing cbx_6__7_/chanx_left_in[13]
set_disable_timing cbx_6__7_/chanx_right_in[13]
set_disable_timing cbx_6__7_/chanx_left_in[14]
set_disable_timing cbx_6__7_/chanx_right_in[14]
set_disable_timing cbx_6__7_/chanx_left_in[15]
set_disable_timing cbx_6__7_/chanx_right_in[15]
set_disable_timing cbx_6__7_/chanx_left_in[16]
set_disable_timing cbx_6__7_/chanx_right_in[16]
set_disable_timing cbx_6__7_/chanx_left_in[17]
set_disable_timing cbx_6__7_/chanx_right_in[17]
set_disable_timing cbx_6__7_/chanx_right_in[18]
set_disable_timing cbx_6__7_/chanx_right_in[19]
set_disable_timing cbx_6__7_/chanx_left_in[20]
set_disable_timing cbx_6__7_/chanx_right_in[20]
set_disable_timing cbx_6__7_/chanx_left_in[21]
set_disable_timing cbx_6__7_/chanx_left_in[22]
set_disable_timing cbx_6__7_/chanx_right_in[22]
set_disable_timing cbx_6__7_/chanx_left_in[23]
set_disable_timing cbx_6__7_/chanx_right_in[23]
set_disable_timing cbx_6__7_/chanx_left_in[24]
set_disable_timing cbx_6__7_/chanx_right_in[24]
set_disable_timing cbx_6__7_/chanx_right_in[25]
set_disable_timing cbx_6__7_/chanx_left_in[26]
set_disable_timing cbx_6__7_/chanx_right_in[26]
set_disable_timing cbx_6__7_/chanx_left_in[27]
set_disable_timing cbx_6__7_/chanx_right_in[27]
set_disable_timing cbx_6__7_/chanx_left_in[28]
set_disable_timing cbx_6__7_/chanx_right_in[28]
set_disable_timing cbx_6__7_/chanx_left_in[29]
set_disable_timing cbx_6__7_/chanx_right_in[29]
set_disable_timing cbx_6__7_/chanx_left_in[30]
set_disable_timing cbx_6__7_/chanx_right_in[30]
set_disable_timing cbx_6__7_/chanx_right_in[31]
set_disable_timing cbx_6__7_/chanx_left_in[32]
set_disable_timing cbx_6__7_/chanx_right_in[32]
set_disable_timing cbx_6__7_/chanx_left_out[0]
set_disable_timing cbx_6__7_/chanx_right_out[0]
set_disable_timing cbx_6__7_/chanx_left_out[1]
set_disable_timing cbx_6__7_/chanx_right_out[1]
set_disable_timing cbx_6__7_/chanx_left_out[2]
set_disable_timing cbx_6__7_/chanx_right_out[2]
set_disable_timing cbx_6__7_/chanx_right_out[3]
set_disable_timing cbx_6__7_/chanx_left_out[4]
set_disable_timing cbx_6__7_/chanx_right_out[4]
set_disable_timing cbx_6__7_/chanx_left_out[5]
set_disable_timing cbx_6__7_/chanx_right_out[5]
set_disable_timing cbx_6__7_/chanx_left_out[6]
set_disable_timing cbx_6__7_/chanx_right_out[6]
set_disable_timing cbx_6__7_/chanx_left_out[7]
set_disable_timing cbx_6__7_/chanx_right_out[7]
set_disable_timing cbx_6__7_/chanx_left_out[8]
set_disable_timing cbx_6__7_/chanx_left_out[9]
set_disable_timing cbx_6__7_/chanx_right_out[9]
set_disable_timing cbx_6__7_/chanx_left_out[10]
set_disable_timing cbx_6__7_/chanx_right_out[10]
set_disable_timing cbx_6__7_/chanx_left_out[11]
set_disable_timing cbx_6__7_/chanx_right_out[11]
set_disable_timing cbx_6__7_/chanx_left_out[12]
set_disable_timing cbx_6__7_/chanx_right_out[12]
set_disable_timing cbx_6__7_/chanx_left_out[13]
set_disable_timing cbx_6__7_/chanx_right_out[13]
set_disable_timing cbx_6__7_/chanx_left_out[14]
set_disable_timing cbx_6__7_/chanx_right_out[14]
set_disable_timing cbx_6__7_/chanx_left_out[15]
set_disable_timing cbx_6__7_/chanx_right_out[15]
set_disable_timing cbx_6__7_/chanx_left_out[16]
set_disable_timing cbx_6__7_/chanx_right_out[16]
set_disable_timing cbx_6__7_/chanx_left_out[17]
set_disable_timing cbx_6__7_/chanx_right_out[17]
set_disable_timing cbx_6__7_/chanx_right_out[18]
set_disable_timing cbx_6__7_/chanx_right_out[19]
set_disable_timing cbx_6__7_/chanx_left_out[20]
set_disable_timing cbx_6__7_/chanx_right_out[20]
set_disable_timing cbx_6__7_/chanx_left_out[21]
set_disable_timing cbx_6__7_/chanx_left_out[22]
set_disable_timing cbx_6__7_/chanx_right_out[22]
set_disable_timing cbx_6__7_/chanx_left_out[23]
set_disable_timing cbx_6__7_/chanx_right_out[23]
set_disable_timing cbx_6__7_/chanx_left_out[24]
set_disable_timing cbx_6__7_/chanx_right_out[24]
set_disable_timing cbx_6__7_/chanx_right_out[25]
set_disable_timing cbx_6__7_/chanx_left_out[26]
set_disable_timing cbx_6__7_/chanx_right_out[26]
set_disable_timing cbx_6__7_/chanx_left_out[27]
set_disable_timing cbx_6__7_/chanx_right_out[27]
set_disable_timing cbx_6__7_/chanx_left_out[28]
set_disable_timing cbx_6__7_/chanx_right_out[28]
set_disable_timing cbx_6__7_/chanx_left_out[29]
set_disable_timing cbx_6__7_/chanx_right_out[29]
set_disable_timing cbx_6__7_/chanx_left_out[30]
set_disable_timing cbx_6__7_/chanx_right_out[30]
set_disable_timing cbx_6__7_/chanx_right_out[31]
set_disable_timing cbx_6__7_/chanx_left_out[32]
set_disable_timing cbx_6__7_/chanx_right_out[32]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_6__7_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_6__7_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_6__7_/mux_bottom_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__0_
##################################################
set_disable_timing cbx_7__0_/chanx_left_in[0]
set_disable_timing cbx_7__0_/chanx_right_in[2]
set_disable_timing cbx_7__0_/chanx_right_in[3]
set_disable_timing cbx_7__0_/chanx_right_in[6]
set_disable_timing cbx_7__0_/chanx_left_in[8]
set_disable_timing cbx_7__0_/chanx_right_in[10]
set_disable_timing cbx_7__0_/chanx_right_in[14]
set_disable_timing cbx_7__0_/chanx_right_in[15]
set_disable_timing cbx_7__0_/chanx_right_in[19]
set_disable_timing cbx_7__0_/chanx_left_in[20]
set_disable_timing cbx_7__0_/chanx_right_in[20]
set_disable_timing cbx_7__0_/chanx_right_in[21]
set_disable_timing cbx_7__0_/chanx_right_in[26]
set_disable_timing cbx_7__0_/chanx_right_in[27]
set_disable_timing cbx_7__0_/chanx_left_in[28]
set_disable_timing cbx_7__0_/chanx_right_in[30]
set_disable_timing cbx_7__0_/chanx_right_in[31]
set_disable_timing cbx_7__0_/chanx_right_in[32]
set_disable_timing cbx_7__0_/chanx_left_out[0]
set_disable_timing cbx_7__0_/chanx_right_out[2]
set_disable_timing cbx_7__0_/chanx_right_out[3]
set_disable_timing cbx_7__0_/chanx_right_out[6]
set_disable_timing cbx_7__0_/chanx_left_out[8]
set_disable_timing cbx_7__0_/chanx_right_out[10]
set_disable_timing cbx_7__0_/chanx_right_out[14]
set_disable_timing cbx_7__0_/chanx_right_out[15]
set_disable_timing cbx_7__0_/chanx_right_out[19]
set_disable_timing cbx_7__0_/chanx_left_out[20]
set_disable_timing cbx_7__0_/chanx_right_out[20]
set_disable_timing cbx_7__0_/chanx_right_out[21]
set_disable_timing cbx_7__0_/chanx_right_out[26]
set_disable_timing cbx_7__0_/chanx_right_out[27]
set_disable_timing cbx_7__0_/chanx_left_out[28]
set_disable_timing cbx_7__0_/chanx_right_out[30]
set_disable_timing cbx_7__0_/chanx_right_out[31]
set_disable_timing cbx_7__0_/chanx_right_out[32]
set_disable_timing cbx_7__0_/bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_7__0_/bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_7__0_/bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_7__0_/bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_7__0_/bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[2]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[1]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[2]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[0]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[2]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[2]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[2]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[2]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[3]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[2]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[4]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[4]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[4]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[4]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[4]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[4]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[5]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[4]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[7]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[6]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[8]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[8]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[8]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[8]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[8]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[8]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[9]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[8]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_3/in[10]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_4/in[10]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_5/in[10]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_0/in[10]
set_disable_timing cbx_7__0_/mux_top_ipin_6/in[10]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_1/in[10]
set_disable_timing cbx_7__0_/mux_top_ipin_7/in[10]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[11]
set_disable_timing cbx_7__0_/mux_top_ipin_2/in[10]
##################################################
# Disable timing for Connection block cbx_2__1_
##################################################
set_disable_timing cbx_7__1_/chanx_right_in[3]
set_disable_timing cbx_7__1_/chanx_right_in[4]
set_disable_timing cbx_7__1_/chanx_right_in[6]
set_disable_timing cbx_7__1_/chanx_left_in[7]
set_disable_timing cbx_7__1_/chanx_right_in[7]
set_disable_timing cbx_7__1_/chanx_right_in[9]
set_disable_timing cbx_7__1_/chanx_right_in[10]
set_disable_timing cbx_7__1_/chanx_right_in[11]
set_disable_timing cbx_7__1_/chanx_left_in[12]
set_disable_timing cbx_7__1_/chanx_right_in[12]
set_disable_timing cbx_7__1_/chanx_right_in[14]
set_disable_timing cbx_7__1_/chanx_right_in[15]
set_disable_timing cbx_7__1_/chanx_left_in[16]
set_disable_timing cbx_7__1_/chanx_right_in[18]
set_disable_timing cbx_7__1_/chanx_right_in[19]
set_disable_timing cbx_7__1_/chanx_right_in[20]
set_disable_timing cbx_7__1_/chanx_right_in[21]
set_disable_timing cbx_7__1_/chanx_right_in[22]
set_disable_timing cbx_7__1_/chanx_right_in[23]
set_disable_timing cbx_7__1_/chanx_left_in[24]
set_disable_timing cbx_7__1_/chanx_right_in[24]
set_disable_timing cbx_7__1_/chanx_left_in[25]
set_disable_timing cbx_7__1_/chanx_right_in[26]
set_disable_timing cbx_7__1_/chanx_right_in[27]
set_disable_timing cbx_7__1_/chanx_right_in[28]
set_disable_timing cbx_7__1_/chanx_right_in[30]
set_disable_timing cbx_7__1_/chanx_right_in[31]
set_disable_timing cbx_7__1_/chanx_right_in[32]
set_disable_timing cbx_7__1_/chanx_right_out[3]
set_disable_timing cbx_7__1_/chanx_right_out[4]
set_disable_timing cbx_7__1_/chanx_right_out[6]
set_disable_timing cbx_7__1_/chanx_left_out[7]
set_disable_timing cbx_7__1_/chanx_right_out[7]
set_disable_timing cbx_7__1_/chanx_right_out[9]
set_disable_timing cbx_7__1_/chanx_right_out[10]
set_disable_timing cbx_7__1_/chanx_right_out[11]
set_disable_timing cbx_7__1_/chanx_left_out[12]
set_disable_timing cbx_7__1_/chanx_right_out[12]
set_disable_timing cbx_7__1_/chanx_right_out[14]
set_disable_timing cbx_7__1_/chanx_right_out[15]
set_disable_timing cbx_7__1_/chanx_left_out[16]
set_disable_timing cbx_7__1_/chanx_right_out[18]
set_disable_timing cbx_7__1_/chanx_right_out[19]
set_disable_timing cbx_7__1_/chanx_right_out[20]
set_disable_timing cbx_7__1_/chanx_right_out[21]
set_disable_timing cbx_7__1_/chanx_right_out[22]
set_disable_timing cbx_7__1_/chanx_right_out[23]
set_disable_timing cbx_7__1_/chanx_left_out[24]
set_disable_timing cbx_7__1_/chanx_right_out[24]
set_disable_timing cbx_7__1_/chanx_left_out[25]
set_disable_timing cbx_7__1_/chanx_right_out[26]
set_disable_timing cbx_7__1_/chanx_right_out[27]
set_disable_timing cbx_7__1_/chanx_right_out[28]
set_disable_timing cbx_7__1_/chanx_right_out[30]
set_disable_timing cbx_7__1_/chanx_right_out[31]
set_disable_timing cbx_7__1_/chanx_right_out[32]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0]
set_disable_timing cbx_7__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[1]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[0]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[3]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[2]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[5]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[4]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[7]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[6]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_9/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[9]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[8]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[11]
set_disable_timing cbx_7__1_/mux_bottom_ipin_2/in[10]
set_disable_timing cbx_7__1_/mux_bottom_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__2_
##################################################
set_disable_timing cbx_7__2_/chanx_right_in[0]
set_disable_timing cbx_7__2_/chanx_right_in[1]
set_disable_timing cbx_7__2_/chanx_right_in[2]
set_disable_timing cbx_7__2_/chanx_left_in[3]
set_disable_timing cbx_7__2_/chanx_left_in[4]
set_disable_timing cbx_7__2_/chanx_right_in[4]
set_disable_timing cbx_7__2_/chanx_right_in[5]
set_disable_timing cbx_7__2_/chanx_right_in[6]
set_disable_timing cbx_7__2_/chanx_right_in[7]
set_disable_timing cbx_7__2_/chanx_right_in[8]
set_disable_timing cbx_7__2_/chanx_right_in[9]
set_disable_timing cbx_7__2_/chanx_right_in[11]
set_disable_timing cbx_7__2_/chanx_left_in[12]
set_disable_timing cbx_7__2_/chanx_right_in[15]
set_disable_timing cbx_7__2_/chanx_left_in[16]
set_disable_timing cbx_7__2_/chanx_right_in[16]
set_disable_timing cbx_7__2_/chanx_right_in[17]
set_disable_timing cbx_7__2_/chanx_right_in[18]
set_disable_timing cbx_7__2_/chanx_right_in[20]
set_disable_timing cbx_7__2_/chanx_right_in[22]
set_disable_timing cbx_7__2_/chanx_left_in[23]
set_disable_timing cbx_7__2_/chanx_left_in[24]
set_disable_timing cbx_7__2_/chanx_right_in[24]
set_disable_timing cbx_7__2_/chanx_right_in[25]
set_disable_timing cbx_7__2_/chanx_right_in[26]
set_disable_timing cbx_7__2_/chanx_right_in[27]
set_disable_timing cbx_7__2_/chanx_left_in[28]
set_disable_timing cbx_7__2_/chanx_right_in[29]
set_disable_timing cbx_7__2_/chanx_right_in[30]
set_disable_timing cbx_7__2_/chanx_left_in[31]
set_disable_timing cbx_7__2_/chanx_right_in[31]
set_disable_timing cbx_7__2_/chanx_right_in[32]
set_disable_timing cbx_7__2_/chanx_right_out[0]
set_disable_timing cbx_7__2_/chanx_right_out[1]
set_disable_timing cbx_7__2_/chanx_right_out[2]
set_disable_timing cbx_7__2_/chanx_left_out[3]
set_disable_timing cbx_7__2_/chanx_left_out[4]
set_disable_timing cbx_7__2_/chanx_right_out[4]
set_disable_timing cbx_7__2_/chanx_right_out[5]
set_disable_timing cbx_7__2_/chanx_right_out[6]
set_disable_timing cbx_7__2_/chanx_right_out[7]
set_disable_timing cbx_7__2_/chanx_right_out[8]
set_disable_timing cbx_7__2_/chanx_right_out[9]
set_disable_timing cbx_7__2_/chanx_right_out[11]
set_disable_timing cbx_7__2_/chanx_left_out[12]
set_disable_timing cbx_7__2_/chanx_right_out[15]
set_disable_timing cbx_7__2_/chanx_left_out[16]
set_disable_timing cbx_7__2_/chanx_right_out[16]
set_disable_timing cbx_7__2_/chanx_right_out[17]
set_disable_timing cbx_7__2_/chanx_right_out[18]
set_disable_timing cbx_7__2_/chanx_right_out[20]
set_disable_timing cbx_7__2_/chanx_right_out[22]
set_disable_timing cbx_7__2_/chanx_left_out[23]
set_disable_timing cbx_7__2_/chanx_left_out[24]
set_disable_timing cbx_7__2_/chanx_right_out[24]
set_disable_timing cbx_7__2_/chanx_right_out[25]
set_disable_timing cbx_7__2_/chanx_right_out[26]
set_disable_timing cbx_7__2_/chanx_right_out[27]
set_disable_timing cbx_7__2_/chanx_left_out[28]
set_disable_timing cbx_7__2_/chanx_right_out[29]
set_disable_timing cbx_7__2_/chanx_right_out[30]
set_disable_timing cbx_7__2_/chanx_left_out[31]
set_disable_timing cbx_7__2_/chanx_right_out[31]
set_disable_timing cbx_7__2_/chanx_right_out[32]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0]
set_disable_timing cbx_7__2_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[1]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[0]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[3]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[2]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[5]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[4]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[7]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[6]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[9]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[8]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_3/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_9/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_4/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_5/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_0/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_6/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_1/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_7/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[11]
set_disable_timing cbx_7__2_/mux_top_ipin_2/in[10]
set_disable_timing cbx_7__2_/mux_top_ipin_8/in[10]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_7__3_/chanx_left_in[1]
set_disable_timing cbx_7__3_/chanx_right_in[1]
set_disable_timing cbx_7__3_/chanx_right_in[2]
set_disable_timing cbx_7__3_/chanx_right_in[5]
set_disable_timing cbx_7__3_/chanx_right_in[6]
set_disable_timing cbx_7__3_/chanx_right_in[8]
set_disable_timing cbx_7__3_/chanx_left_in[9]
set_disable_timing cbx_7__3_/chanx_right_in[9]
set_disable_timing cbx_7__3_/chanx_right_in[10]
set_disable_timing cbx_7__3_/chanx_left_in[12]
set_disable_timing cbx_7__3_/chanx_right_in[12]
set_disable_timing cbx_7__3_/chanx_left_in[14]
set_disable_timing cbx_7__3_/chanx_right_in[14]
set_disable_timing cbx_7__3_/chanx_right_in[15]
set_disable_timing cbx_7__3_/chanx_left_in[16]
set_disable_timing cbx_7__3_/chanx_right_in[17]
set_disable_timing cbx_7__3_/chanx_left_in[18]
set_disable_timing cbx_7__3_/chanx_right_in[18]
set_disable_timing cbx_7__3_/chanx_right_in[19]
set_disable_timing cbx_7__3_/chanx_left_in[20]
set_disable_timing cbx_7__3_/chanx_right_in[20]
set_disable_timing cbx_7__3_/chanx_right_in[21]
set_disable_timing cbx_7__3_/chanx_right_in[22]
set_disable_timing cbx_7__3_/chanx_right_in[23]
set_disable_timing cbx_7__3_/chanx_left_in[24]
set_disable_timing cbx_7__3_/chanx_right_in[24]
set_disable_timing cbx_7__3_/chanx_left_in[26]
set_disable_timing cbx_7__3_/chanx_right_in[26]
set_disable_timing cbx_7__3_/chanx_left_in[27]
set_disable_timing cbx_7__3_/chanx_right_in[27]
set_disable_timing cbx_7__3_/chanx_left_in[28]
set_disable_timing cbx_7__3_/chanx_right_in[28]
set_disable_timing cbx_7__3_/chanx_right_in[29]
set_disable_timing cbx_7__3_/chanx_right_in[30]
set_disable_timing cbx_7__3_/chanx_left_in[31]
set_disable_timing cbx_7__3_/chanx_right_in[31]
set_disable_timing cbx_7__3_/chanx_left_in[32]
set_disable_timing cbx_7__3_/chanx_right_in[32]
set_disable_timing cbx_7__3_/chanx_left_out[1]
set_disable_timing cbx_7__3_/chanx_right_out[1]
set_disable_timing cbx_7__3_/chanx_right_out[2]
set_disable_timing cbx_7__3_/chanx_right_out[5]
set_disable_timing cbx_7__3_/chanx_right_out[6]
set_disable_timing cbx_7__3_/chanx_right_out[8]
set_disable_timing cbx_7__3_/chanx_left_out[9]
set_disable_timing cbx_7__3_/chanx_right_out[9]
set_disable_timing cbx_7__3_/chanx_right_out[10]
set_disable_timing cbx_7__3_/chanx_left_out[12]
set_disable_timing cbx_7__3_/chanx_right_out[12]
set_disable_timing cbx_7__3_/chanx_left_out[14]
set_disable_timing cbx_7__3_/chanx_right_out[14]
set_disable_timing cbx_7__3_/chanx_right_out[15]
set_disable_timing cbx_7__3_/chanx_left_out[16]
set_disable_timing cbx_7__3_/chanx_right_out[17]
set_disable_timing cbx_7__3_/chanx_left_out[18]
set_disable_timing cbx_7__3_/chanx_right_out[18]
set_disable_timing cbx_7__3_/chanx_right_out[19]
set_disable_timing cbx_7__3_/chanx_left_out[20]
set_disable_timing cbx_7__3_/chanx_right_out[20]
set_disable_timing cbx_7__3_/chanx_right_out[21]
set_disable_timing cbx_7__3_/chanx_right_out[22]
set_disable_timing cbx_7__3_/chanx_right_out[23]
set_disable_timing cbx_7__3_/chanx_left_out[24]
set_disable_timing cbx_7__3_/chanx_right_out[24]
set_disable_timing cbx_7__3_/chanx_left_out[26]
set_disable_timing cbx_7__3_/chanx_right_out[26]
set_disable_timing cbx_7__3_/chanx_left_out[27]
set_disable_timing cbx_7__3_/chanx_right_out[27]
set_disable_timing cbx_7__3_/chanx_left_out[28]
set_disable_timing cbx_7__3_/chanx_right_out[28]
set_disable_timing cbx_7__3_/chanx_right_out[29]
set_disable_timing cbx_7__3_/chanx_right_out[30]
set_disable_timing cbx_7__3_/chanx_left_out[31]
set_disable_timing cbx_7__3_/chanx_right_out[31]
set_disable_timing cbx_7__3_/chanx_left_out[32]
set_disable_timing cbx_7__3_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_7__4_/chanx_left_in[0]
set_disable_timing cbx_7__4_/chanx_right_in[0]
set_disable_timing cbx_7__4_/chanx_left_in[1]
set_disable_timing cbx_7__4_/chanx_right_in[1]
set_disable_timing cbx_7__4_/chanx_left_in[2]
set_disable_timing cbx_7__4_/chanx_right_in[2]
set_disable_timing cbx_7__4_/chanx_left_in[3]
set_disable_timing cbx_7__4_/chanx_right_in[3]
set_disable_timing cbx_7__4_/chanx_left_in[4]
set_disable_timing cbx_7__4_/chanx_right_in[4]
set_disable_timing cbx_7__4_/chanx_left_in[5]
set_disable_timing cbx_7__4_/chanx_right_in[6]
set_disable_timing cbx_7__4_/chanx_right_in[7]
set_disable_timing cbx_7__4_/chanx_right_in[9]
set_disable_timing cbx_7__4_/chanx_right_in[11]
set_disable_timing cbx_7__4_/chanx_left_in[12]
set_disable_timing cbx_7__4_/chanx_right_in[12]
set_disable_timing cbx_7__4_/chanx_right_in[13]
set_disable_timing cbx_7__4_/chanx_right_in[14]
set_disable_timing cbx_7__4_/chanx_left_in[15]
set_disable_timing cbx_7__4_/chanx_right_in[15]
set_disable_timing cbx_7__4_/chanx_left_in[16]
set_disable_timing cbx_7__4_/chanx_right_in[16]
set_disable_timing cbx_7__4_/chanx_left_in[17]
set_disable_timing cbx_7__4_/chanx_right_in[17]
set_disable_timing cbx_7__4_/chanx_right_in[18]
set_disable_timing cbx_7__4_/chanx_right_in[19]
set_disable_timing cbx_7__4_/chanx_right_in[21]
set_disable_timing cbx_7__4_/chanx_left_in[22]
set_disable_timing cbx_7__4_/chanx_right_in[22]
set_disable_timing cbx_7__4_/chanx_right_in[23]
set_disable_timing cbx_7__4_/chanx_right_in[24]
set_disable_timing cbx_7__4_/chanx_right_in[25]
set_disable_timing cbx_7__4_/chanx_right_in[26]
set_disable_timing cbx_7__4_/chanx_left_in[27]
set_disable_timing cbx_7__4_/chanx_right_in[27]
set_disable_timing cbx_7__4_/chanx_left_in[28]
set_disable_timing cbx_7__4_/chanx_right_in[28]
set_disable_timing cbx_7__4_/chanx_left_in[29]
set_disable_timing cbx_7__4_/chanx_right_in[29]
set_disable_timing cbx_7__4_/chanx_left_in[31]
set_disable_timing cbx_7__4_/chanx_right_in[31]
set_disable_timing cbx_7__4_/chanx_right_in[32]
set_disable_timing cbx_7__4_/chanx_left_out[0]
set_disable_timing cbx_7__4_/chanx_right_out[0]
set_disable_timing cbx_7__4_/chanx_left_out[1]
set_disable_timing cbx_7__4_/chanx_right_out[1]
set_disable_timing cbx_7__4_/chanx_left_out[2]
set_disable_timing cbx_7__4_/chanx_right_out[2]
set_disable_timing cbx_7__4_/chanx_left_out[3]
set_disable_timing cbx_7__4_/chanx_right_out[3]
set_disable_timing cbx_7__4_/chanx_left_out[4]
set_disable_timing cbx_7__4_/chanx_right_out[4]
set_disable_timing cbx_7__4_/chanx_left_out[5]
set_disable_timing cbx_7__4_/chanx_right_out[6]
set_disable_timing cbx_7__4_/chanx_right_out[7]
set_disable_timing cbx_7__4_/chanx_right_out[9]
set_disable_timing cbx_7__4_/chanx_right_out[11]
set_disable_timing cbx_7__4_/chanx_left_out[12]
set_disable_timing cbx_7__4_/chanx_right_out[12]
set_disable_timing cbx_7__4_/chanx_right_out[13]
set_disable_timing cbx_7__4_/chanx_right_out[14]
set_disable_timing cbx_7__4_/chanx_left_out[15]
set_disable_timing cbx_7__4_/chanx_right_out[15]
set_disable_timing cbx_7__4_/chanx_left_out[16]
set_disable_timing cbx_7__4_/chanx_right_out[16]
set_disable_timing cbx_7__4_/chanx_left_out[17]
set_disable_timing cbx_7__4_/chanx_right_out[17]
set_disable_timing cbx_7__4_/chanx_right_out[18]
set_disable_timing cbx_7__4_/chanx_right_out[19]
set_disable_timing cbx_7__4_/chanx_right_out[21]
set_disable_timing cbx_7__4_/chanx_left_out[22]
set_disable_timing cbx_7__4_/chanx_right_out[22]
set_disable_timing cbx_7__4_/chanx_right_out[23]
set_disable_timing cbx_7__4_/chanx_right_out[24]
set_disable_timing cbx_7__4_/chanx_right_out[25]
set_disable_timing cbx_7__4_/chanx_right_out[26]
set_disable_timing cbx_7__4_/chanx_left_out[27]
set_disable_timing cbx_7__4_/chanx_right_out[27]
set_disable_timing cbx_7__4_/chanx_left_out[28]
set_disable_timing cbx_7__4_/chanx_right_out[28]
set_disable_timing cbx_7__4_/chanx_left_out[29]
set_disable_timing cbx_7__4_/chanx_right_out[29]
set_disable_timing cbx_7__4_/chanx_left_out[31]
set_disable_timing cbx_7__4_/chanx_right_out[31]
set_disable_timing cbx_7__4_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_7__5_/chanx_left_in[0]
set_disable_timing cbx_7__5_/chanx_right_in[0]
set_disable_timing cbx_7__5_/chanx_left_in[1]
set_disable_timing cbx_7__5_/chanx_right_in[1]
set_disable_timing cbx_7__5_/chanx_left_in[2]
set_disable_timing cbx_7__5_/chanx_right_in[2]
set_disable_timing cbx_7__5_/chanx_left_in[3]
set_disable_timing cbx_7__5_/chanx_right_in[3]
set_disable_timing cbx_7__5_/chanx_left_in[4]
set_disable_timing cbx_7__5_/chanx_right_in[4]
set_disable_timing cbx_7__5_/chanx_left_in[5]
set_disable_timing cbx_7__5_/chanx_right_in[5]
set_disable_timing cbx_7__5_/chanx_left_in[6]
set_disable_timing cbx_7__5_/chanx_left_in[7]
set_disable_timing cbx_7__5_/chanx_right_in[7]
set_disable_timing cbx_7__5_/chanx_left_in[8]
set_disable_timing cbx_7__5_/chanx_left_in[9]
set_disable_timing cbx_7__5_/chanx_right_in[9]
set_disable_timing cbx_7__5_/chanx_left_in[10]
set_disable_timing cbx_7__5_/chanx_right_in[10]
set_disable_timing cbx_7__5_/chanx_right_in[11]
set_disable_timing cbx_7__5_/chanx_left_in[12]
set_disable_timing cbx_7__5_/chanx_right_in[12]
set_disable_timing cbx_7__5_/chanx_left_in[13]
set_disable_timing cbx_7__5_/chanx_left_in[14]
set_disable_timing cbx_7__5_/chanx_right_in[14]
set_disable_timing cbx_7__5_/chanx_left_in[15]
set_disable_timing cbx_7__5_/chanx_left_in[16]
set_disable_timing cbx_7__5_/chanx_right_in[16]
set_disable_timing cbx_7__5_/chanx_left_in[17]
set_disable_timing cbx_7__5_/chanx_left_in[18]
set_disable_timing cbx_7__5_/chanx_right_in[18]
set_disable_timing cbx_7__5_/chanx_left_in[19]
set_disable_timing cbx_7__5_/chanx_right_in[19]
set_disable_timing cbx_7__5_/chanx_right_in[20]
set_disable_timing cbx_7__5_/chanx_right_in[22]
set_disable_timing cbx_7__5_/chanx_right_in[23]
set_disable_timing cbx_7__5_/chanx_right_in[24]
set_disable_timing cbx_7__5_/chanx_left_in[25]
set_disable_timing cbx_7__5_/chanx_right_in[25]
set_disable_timing cbx_7__5_/chanx_left_in[26]
set_disable_timing cbx_7__5_/chanx_right_in[26]
set_disable_timing cbx_7__5_/chanx_left_in[27]
set_disable_timing cbx_7__5_/chanx_right_in[27]
set_disable_timing cbx_7__5_/chanx_left_in[28]
set_disable_timing cbx_7__5_/chanx_right_in[28]
set_disable_timing cbx_7__5_/chanx_left_in[29]
set_disable_timing cbx_7__5_/chanx_right_in[29]
set_disable_timing cbx_7__5_/chanx_left_in[30]
set_disable_timing cbx_7__5_/chanx_right_in[31]
set_disable_timing cbx_7__5_/chanx_left_in[32]
set_disable_timing cbx_7__5_/chanx_right_in[32]
set_disable_timing cbx_7__5_/chanx_left_out[0]
set_disable_timing cbx_7__5_/chanx_right_out[0]
set_disable_timing cbx_7__5_/chanx_left_out[1]
set_disable_timing cbx_7__5_/chanx_right_out[1]
set_disable_timing cbx_7__5_/chanx_left_out[2]
set_disable_timing cbx_7__5_/chanx_right_out[2]
set_disable_timing cbx_7__5_/chanx_left_out[3]
set_disable_timing cbx_7__5_/chanx_right_out[3]
set_disable_timing cbx_7__5_/chanx_left_out[4]
set_disable_timing cbx_7__5_/chanx_right_out[4]
set_disable_timing cbx_7__5_/chanx_left_out[5]
set_disable_timing cbx_7__5_/chanx_right_out[5]
set_disable_timing cbx_7__5_/chanx_left_out[6]
set_disable_timing cbx_7__5_/chanx_left_out[7]
set_disable_timing cbx_7__5_/chanx_right_out[7]
set_disable_timing cbx_7__5_/chanx_left_out[8]
set_disable_timing cbx_7__5_/chanx_left_out[9]
set_disable_timing cbx_7__5_/chanx_right_out[9]
set_disable_timing cbx_7__5_/chanx_left_out[10]
set_disable_timing cbx_7__5_/chanx_right_out[10]
set_disable_timing cbx_7__5_/chanx_right_out[11]
set_disable_timing cbx_7__5_/chanx_left_out[12]
set_disable_timing cbx_7__5_/chanx_right_out[12]
set_disable_timing cbx_7__5_/chanx_left_out[13]
set_disable_timing cbx_7__5_/chanx_left_out[14]
set_disable_timing cbx_7__5_/chanx_right_out[14]
set_disable_timing cbx_7__5_/chanx_left_out[15]
set_disable_timing cbx_7__5_/chanx_left_out[16]
set_disable_timing cbx_7__5_/chanx_right_out[16]
set_disable_timing cbx_7__5_/chanx_left_out[17]
set_disable_timing cbx_7__5_/chanx_left_out[18]
set_disable_timing cbx_7__5_/chanx_right_out[18]
set_disable_timing cbx_7__5_/chanx_left_out[19]
set_disable_timing cbx_7__5_/chanx_right_out[19]
set_disable_timing cbx_7__5_/chanx_right_out[20]
set_disable_timing cbx_7__5_/chanx_right_out[22]
set_disable_timing cbx_7__5_/chanx_right_out[23]
set_disable_timing cbx_7__5_/chanx_right_out[24]
set_disable_timing cbx_7__5_/chanx_left_out[25]
set_disable_timing cbx_7__5_/chanx_right_out[25]
set_disable_timing cbx_7__5_/chanx_left_out[26]
set_disable_timing cbx_7__5_/chanx_right_out[26]
set_disable_timing cbx_7__5_/chanx_left_out[27]
set_disable_timing cbx_7__5_/chanx_right_out[27]
set_disable_timing cbx_7__5_/chanx_left_out[28]
set_disable_timing cbx_7__5_/chanx_right_out[28]
set_disable_timing cbx_7__5_/chanx_left_out[29]
set_disable_timing cbx_7__5_/chanx_right_out[29]
set_disable_timing cbx_7__5_/chanx_left_out[30]
set_disable_timing cbx_7__5_/chanx_right_out[31]
set_disable_timing cbx_7__5_/chanx_left_out[32]
set_disable_timing cbx_7__5_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__3_
##################################################
set_disable_timing cbx_7__6_/chanx_left_in[0]
set_disable_timing cbx_7__6_/chanx_right_in[0]
set_disable_timing cbx_7__6_/chanx_left_in[1]
set_disable_timing cbx_7__6_/chanx_right_in[1]
set_disable_timing cbx_7__6_/chanx_left_in[2]
set_disable_timing cbx_7__6_/chanx_right_in[2]
set_disable_timing cbx_7__6_/chanx_left_in[3]
set_disable_timing cbx_7__6_/chanx_right_in[3]
set_disable_timing cbx_7__6_/chanx_left_in[4]
set_disable_timing cbx_7__6_/chanx_right_in[4]
set_disable_timing cbx_7__6_/chanx_left_in[5]
set_disable_timing cbx_7__6_/chanx_right_in[5]
set_disable_timing cbx_7__6_/chanx_left_in[6]
set_disable_timing cbx_7__6_/chanx_right_in[6]
set_disable_timing cbx_7__6_/chanx_left_in[7]
set_disable_timing cbx_7__6_/chanx_right_in[7]
set_disable_timing cbx_7__6_/chanx_left_in[8]
set_disable_timing cbx_7__6_/chanx_right_in[8]
set_disable_timing cbx_7__6_/chanx_left_in[9]
set_disable_timing cbx_7__6_/chanx_right_in[9]
set_disable_timing cbx_7__6_/chanx_right_in[10]
set_disable_timing cbx_7__6_/chanx_left_in[11]
set_disable_timing cbx_7__6_/chanx_right_in[11]
set_disable_timing cbx_7__6_/chanx_left_in[12]
set_disable_timing cbx_7__6_/chanx_right_in[12]
set_disable_timing cbx_7__6_/chanx_left_in[13]
set_disable_timing cbx_7__6_/chanx_right_in[13]
set_disable_timing cbx_7__6_/chanx_right_in[14]
set_disable_timing cbx_7__6_/chanx_right_in[15]
set_disable_timing cbx_7__6_/chanx_left_in[16]
set_disable_timing cbx_7__6_/chanx_right_in[16]
set_disable_timing cbx_7__6_/chanx_left_in[17]
set_disable_timing cbx_7__6_/chanx_left_in[18]
set_disable_timing cbx_7__6_/chanx_right_in[18]
set_disable_timing cbx_7__6_/chanx_left_in[19]
set_disable_timing cbx_7__6_/chanx_right_in[19]
set_disable_timing cbx_7__6_/chanx_left_in[20]
set_disable_timing cbx_7__6_/chanx_right_in[20]
set_disable_timing cbx_7__6_/chanx_left_in[21]
set_disable_timing cbx_7__6_/chanx_right_in[21]
set_disable_timing cbx_7__6_/chanx_left_in[22]
set_disable_timing cbx_7__6_/chanx_right_in[22]
set_disable_timing cbx_7__6_/chanx_left_in[23]
set_disable_timing cbx_7__6_/chanx_right_in[23]
set_disable_timing cbx_7__6_/chanx_left_in[24]
set_disable_timing cbx_7__6_/chanx_left_in[25]
set_disable_timing cbx_7__6_/chanx_right_in[25]
set_disable_timing cbx_7__6_/chanx_left_in[26]
set_disable_timing cbx_7__6_/chanx_right_in[26]
set_disable_timing cbx_7__6_/chanx_right_in[27]
set_disable_timing cbx_7__6_/chanx_left_in[28]
set_disable_timing cbx_7__6_/chanx_right_in[28]
set_disable_timing cbx_7__6_/chanx_left_in[29]
set_disable_timing cbx_7__6_/chanx_right_in[29]
set_disable_timing cbx_7__6_/chanx_left_in[30]
set_disable_timing cbx_7__6_/chanx_right_in[30]
set_disable_timing cbx_7__6_/chanx_left_in[31]
set_disable_timing cbx_7__6_/chanx_right_in[31]
set_disable_timing cbx_7__6_/chanx_left_in[32]
set_disable_timing cbx_7__6_/chanx_right_in[32]
set_disable_timing cbx_7__6_/chanx_left_out[0]
set_disable_timing cbx_7__6_/chanx_right_out[0]
set_disable_timing cbx_7__6_/chanx_left_out[1]
set_disable_timing cbx_7__6_/chanx_right_out[1]
set_disable_timing cbx_7__6_/chanx_left_out[2]
set_disable_timing cbx_7__6_/chanx_right_out[2]
set_disable_timing cbx_7__6_/chanx_left_out[3]
set_disable_timing cbx_7__6_/chanx_right_out[3]
set_disable_timing cbx_7__6_/chanx_left_out[4]
set_disable_timing cbx_7__6_/chanx_right_out[4]
set_disable_timing cbx_7__6_/chanx_left_out[5]
set_disable_timing cbx_7__6_/chanx_right_out[5]
set_disable_timing cbx_7__6_/chanx_left_out[6]
set_disable_timing cbx_7__6_/chanx_right_out[6]
set_disable_timing cbx_7__6_/chanx_left_out[7]
set_disable_timing cbx_7__6_/chanx_right_out[7]
set_disable_timing cbx_7__6_/chanx_left_out[8]
set_disable_timing cbx_7__6_/chanx_right_out[8]
set_disable_timing cbx_7__6_/chanx_left_out[9]
set_disable_timing cbx_7__6_/chanx_right_out[9]
set_disable_timing cbx_7__6_/chanx_right_out[10]
set_disable_timing cbx_7__6_/chanx_left_out[11]
set_disable_timing cbx_7__6_/chanx_right_out[11]
set_disable_timing cbx_7__6_/chanx_left_out[12]
set_disable_timing cbx_7__6_/chanx_right_out[12]
set_disable_timing cbx_7__6_/chanx_left_out[13]
set_disable_timing cbx_7__6_/chanx_right_out[13]
set_disable_timing cbx_7__6_/chanx_right_out[14]
set_disable_timing cbx_7__6_/chanx_right_out[15]
set_disable_timing cbx_7__6_/chanx_left_out[16]
set_disable_timing cbx_7__6_/chanx_right_out[16]
set_disable_timing cbx_7__6_/chanx_left_out[17]
set_disable_timing cbx_7__6_/chanx_left_out[18]
set_disable_timing cbx_7__6_/chanx_right_out[18]
set_disable_timing cbx_7__6_/chanx_left_out[19]
set_disable_timing cbx_7__6_/chanx_right_out[19]
set_disable_timing cbx_7__6_/chanx_left_out[20]
set_disable_timing cbx_7__6_/chanx_right_out[20]
set_disable_timing cbx_7__6_/chanx_left_out[21]
set_disable_timing cbx_7__6_/chanx_right_out[21]
set_disable_timing cbx_7__6_/chanx_left_out[22]
set_disable_timing cbx_7__6_/chanx_right_out[22]
set_disable_timing cbx_7__6_/chanx_left_out[23]
set_disable_timing cbx_7__6_/chanx_right_out[23]
set_disable_timing cbx_7__6_/chanx_left_out[24]
set_disable_timing cbx_7__6_/chanx_left_out[25]
set_disable_timing cbx_7__6_/chanx_right_out[25]
set_disable_timing cbx_7__6_/chanx_left_out[26]
set_disable_timing cbx_7__6_/chanx_right_out[26]
set_disable_timing cbx_7__6_/chanx_right_out[27]
set_disable_timing cbx_7__6_/chanx_left_out[28]
set_disable_timing cbx_7__6_/chanx_right_out[28]
set_disable_timing cbx_7__6_/chanx_left_out[29]
set_disable_timing cbx_7__6_/chanx_right_out[29]
set_disable_timing cbx_7__6_/chanx_left_out[30]
set_disable_timing cbx_7__6_/chanx_right_out[30]
set_disable_timing cbx_7__6_/chanx_left_out[31]
set_disable_timing cbx_7__6_/chanx_right_out[31]
set_disable_timing cbx_7__6_/chanx_left_out[32]
set_disable_timing cbx_7__6_/chanx_right_out[32]
##################################################
# Disable timing for Connection block cbx_1__7_
##################################################
set_disable_timing cbx_7__7_/chanx_left_in[0]
set_disable_timing cbx_7__7_/chanx_right_in[0]
set_disable_timing cbx_7__7_/chanx_left_in[1]
set_disable_timing cbx_7__7_/chanx_right_in[1]
set_disable_timing cbx_7__7_/chanx_left_in[2]
set_disable_timing cbx_7__7_/chanx_right_in[2]
set_disable_timing cbx_7__7_/chanx_left_in[3]
set_disable_timing cbx_7__7_/chanx_right_in[3]
set_disable_timing cbx_7__7_/chanx_left_in[4]
set_disable_timing cbx_7__7_/chanx_right_in[4]
set_disable_timing cbx_7__7_/chanx_left_in[5]
set_disable_timing cbx_7__7_/chanx_right_in[5]
set_disable_timing cbx_7__7_/chanx_left_in[6]
set_disable_timing cbx_7__7_/chanx_right_in[6]
set_disable_timing cbx_7__7_/chanx_left_in[7]
set_disable_timing cbx_7__7_/chanx_right_in[7]
set_disable_timing cbx_7__7_/chanx_left_in[8]
set_disable_timing cbx_7__7_/chanx_right_in[8]
set_disable_timing cbx_7__7_/chanx_left_in[9]
set_disable_timing cbx_7__7_/chanx_right_in[9]
set_disable_timing cbx_7__7_/chanx_left_in[10]
set_disable_timing cbx_7__7_/chanx_right_in[10]
set_disable_timing cbx_7__7_/chanx_left_in[11]
set_disable_timing cbx_7__7_/chanx_right_in[11]
set_disable_timing cbx_7__7_/chanx_left_in[12]
set_disable_timing cbx_7__7_/chanx_right_in[12]
set_disable_timing cbx_7__7_/chanx_left_in[13]
set_disable_timing cbx_7__7_/chanx_right_in[13]
set_disable_timing cbx_7__7_/chanx_left_in[14]
set_disable_timing cbx_7__7_/chanx_right_in[14]
set_disable_timing cbx_7__7_/chanx_left_in[15]
set_disable_timing cbx_7__7_/chanx_right_in[15]
set_disable_timing cbx_7__7_/chanx_left_in[16]
set_disable_timing cbx_7__7_/chanx_right_in[16]
set_disable_timing cbx_7__7_/chanx_left_in[17]
set_disable_timing cbx_7__7_/chanx_right_in[17]
set_disable_timing cbx_7__7_/chanx_left_in[18]
set_disable_timing cbx_7__7_/chanx_right_in[18]
set_disable_timing cbx_7__7_/chanx_right_in[19]
set_disable_timing cbx_7__7_/chanx_left_in[20]
set_disable_timing cbx_7__7_/chanx_left_in[21]
set_disable_timing cbx_7__7_/chanx_right_in[21]
set_disable_timing cbx_7__7_/chanx_left_in[22]
set_disable_timing cbx_7__7_/chanx_right_in[22]
set_disable_timing cbx_7__7_/chanx_left_in[23]
set_disable_timing cbx_7__7_/chanx_right_in[23]
set_disable_timing cbx_7__7_/chanx_left_in[24]
set_disable_timing cbx_7__7_/chanx_right_in[24]
set_disable_timing cbx_7__7_/chanx_left_in[25]
set_disable_timing cbx_7__7_/chanx_right_in[25]
set_disable_timing cbx_7__7_/chanx_right_in[26]
set_disable_timing cbx_7__7_/chanx_left_in[27]
set_disable_timing cbx_7__7_/chanx_right_in[27]
set_disable_timing cbx_7__7_/chanx_left_in[28]
set_disable_timing cbx_7__7_/chanx_right_in[28]
set_disable_timing cbx_7__7_/chanx_left_in[29]
set_disable_timing cbx_7__7_/chanx_right_in[29]
set_disable_timing cbx_7__7_/chanx_left_in[30]
set_disable_timing cbx_7__7_/chanx_right_in[30]
set_disable_timing cbx_7__7_/chanx_left_in[31]
set_disable_timing cbx_7__7_/chanx_right_in[31]
set_disable_timing cbx_7__7_/chanx_left_in[32]
set_disable_timing cbx_7__7_/chanx_right_in[32]
set_disable_timing cbx_7__7_/chanx_left_out[0]
set_disable_timing cbx_7__7_/chanx_right_out[0]
set_disable_timing cbx_7__7_/chanx_left_out[1]
set_disable_timing cbx_7__7_/chanx_right_out[1]
set_disable_timing cbx_7__7_/chanx_left_out[2]
set_disable_timing cbx_7__7_/chanx_right_out[2]
set_disable_timing cbx_7__7_/chanx_left_out[3]
set_disable_timing cbx_7__7_/chanx_right_out[3]
set_disable_timing cbx_7__7_/chanx_left_out[4]
set_disable_timing cbx_7__7_/chanx_right_out[4]
set_disable_timing cbx_7__7_/chanx_left_out[5]
set_disable_timing cbx_7__7_/chanx_right_out[5]
set_disable_timing cbx_7__7_/chanx_left_out[6]
set_disable_timing cbx_7__7_/chanx_right_out[6]
set_disable_timing cbx_7__7_/chanx_left_out[7]
set_disable_timing cbx_7__7_/chanx_right_out[7]
set_disable_timing cbx_7__7_/chanx_left_out[8]
set_disable_timing cbx_7__7_/chanx_right_out[8]
set_disable_timing cbx_7__7_/chanx_left_out[9]
set_disable_timing cbx_7__7_/chanx_right_out[9]
set_disable_timing cbx_7__7_/chanx_left_out[10]
set_disable_timing cbx_7__7_/chanx_right_out[10]
set_disable_timing cbx_7__7_/chanx_left_out[11]
set_disable_timing cbx_7__7_/chanx_right_out[11]
set_disable_timing cbx_7__7_/chanx_left_out[12]
set_disable_timing cbx_7__7_/chanx_right_out[12]
set_disable_timing cbx_7__7_/chanx_left_out[13]
set_disable_timing cbx_7__7_/chanx_right_out[13]
set_disable_timing cbx_7__7_/chanx_left_out[14]
set_disable_timing cbx_7__7_/chanx_right_out[14]
set_disable_timing cbx_7__7_/chanx_left_out[15]
set_disable_timing cbx_7__7_/chanx_right_out[15]
set_disable_timing cbx_7__7_/chanx_left_out[16]
set_disable_timing cbx_7__7_/chanx_right_out[16]
set_disable_timing cbx_7__7_/chanx_left_out[17]
set_disable_timing cbx_7__7_/chanx_right_out[17]
set_disable_timing cbx_7__7_/chanx_left_out[18]
set_disable_timing cbx_7__7_/chanx_right_out[18]
set_disable_timing cbx_7__7_/chanx_right_out[19]
set_disable_timing cbx_7__7_/chanx_left_out[20]
set_disable_timing cbx_7__7_/chanx_left_out[21]
set_disable_timing cbx_7__7_/chanx_right_out[21]
set_disable_timing cbx_7__7_/chanx_left_out[22]
set_disable_timing cbx_7__7_/chanx_right_out[22]
set_disable_timing cbx_7__7_/chanx_left_out[23]
set_disable_timing cbx_7__7_/chanx_right_out[23]
set_disable_timing cbx_7__7_/chanx_left_out[24]
set_disable_timing cbx_7__7_/chanx_right_out[24]
set_disable_timing cbx_7__7_/chanx_left_out[25]
set_disable_timing cbx_7__7_/chanx_right_out[25]
set_disable_timing cbx_7__7_/chanx_right_out[26]
set_disable_timing cbx_7__7_/chanx_left_out[27]
set_disable_timing cbx_7__7_/chanx_right_out[27]
set_disable_timing cbx_7__7_/chanx_left_out[28]
set_disable_timing cbx_7__7_/chanx_right_out[28]
set_disable_timing cbx_7__7_/chanx_left_out[29]
set_disable_timing cbx_7__7_/chanx_right_out[29]
set_disable_timing cbx_7__7_/chanx_left_out[30]
set_disable_timing cbx_7__7_/chanx_right_out[30]
set_disable_timing cbx_7__7_/chanx_left_out[31]
set_disable_timing cbx_7__7_/chanx_right_out[31]
set_disable_timing cbx_7__7_/chanx_left_out[32]
set_disable_timing cbx_7__7_/chanx_right_out[32]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[1]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[0]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[3]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[2]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[5]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[4]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[7]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[6]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[9]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[8]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_3/in[10]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_4/in[10]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_5/in[10]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_0/in[10]
set_disable_timing cbx_7__7_/mux_bottom_ipin_6/in[10]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_1/in[10]
set_disable_timing cbx_7__7_/mux_bottom_ipin_7/in[10]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[11]
set_disable_timing cbx_7__7_/mux_bottom_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_0__1_
##################################################
set_disable_timing cby_0__1_/chany_bottom_in[0]
set_disable_timing cby_0__1_/chany_bottom_in[2]
set_disable_timing cby_0__1_/chany_bottom_in[4]
set_disable_timing cby_0__1_/chany_bottom_in[5]
set_disable_timing cby_0__1_/chany_bottom_in[6]
set_disable_timing cby_0__1_/chany_bottom_in[7]
set_disable_timing cby_0__1_/chany_bottom_in[8]
set_disable_timing cby_0__1_/chany_bottom_in[9]
set_disable_timing cby_0__1_/chany_bottom_in[11]
set_disable_timing cby_0__1_/chany_bottom_in[12]
set_disable_timing cby_0__1_/chany_bottom_in[21]
set_disable_timing cby_0__1_/chany_bottom_in[23]
set_disable_timing cby_0__1_/chany_bottom_in[24]
set_disable_timing cby_0__1_/chany_bottom_in[29]
set_disable_timing cby_0__1_/chany_bottom_in[31]
set_disable_timing cby_0__1_/chany_bottom_out[0]
set_disable_timing cby_0__1_/chany_bottom_out[2]
set_disable_timing cby_0__1_/chany_bottom_out[4]
set_disable_timing cby_0__1_/chany_bottom_out[5]
set_disable_timing cby_0__1_/chany_bottom_out[6]
set_disable_timing cby_0__1_/chany_bottom_out[7]
set_disable_timing cby_0__1_/chany_bottom_out[8]
set_disable_timing cby_0__1_/chany_bottom_out[9]
set_disable_timing cby_0__1_/chany_bottom_out[11]
set_disable_timing cby_0__1_/chany_bottom_out[12]
set_disable_timing cby_0__1_/chany_bottom_out[21]
set_disable_timing cby_0__1_/chany_bottom_out[23]
set_disable_timing cby_0__1_/chany_bottom_out[24]
set_disable_timing cby_0__1_/chany_bottom_out[29]
set_disable_timing cby_0__1_/chany_bottom_out[31]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[1]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[1]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[0]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[0]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[2]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[2]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[2]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[2]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[2]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[3]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[3]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[2]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[2]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[2]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[5]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[4]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[5]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[4]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[5]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[4]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[5]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[6]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[7]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[5]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[6]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[4]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[7]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[5]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[5]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[6]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[4]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[4]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[7]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[6]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[7]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[6]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[7]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[6]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[6]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[7]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[6]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_9/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[8]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_42/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[9]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_3/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_15/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_21/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_27/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_36/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_44/in[8]
set_disable_timing cby_0__1_/mux_left_ipin_48/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_2/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_4/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_10/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_16/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_22/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_28/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[11]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_37/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_43/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_49/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_3/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_5/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_11/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_17/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_23/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_29/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[9]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_50/in[11]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_38/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_4/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_6/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_12/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_18/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_24/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_30/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_33/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_51/in[11]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_0/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_39/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_45/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_5/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_40/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[11]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[11]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_1/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_7/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_13/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_19/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_25/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_31/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_34/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_46/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_0/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_6/in[10]
set_disable_timing cby_0__1_/mux_left_ipin_2/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_8/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_14/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_20/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_26/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_32/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_35/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_47/in[11]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[11]
set_disable_timing cby_0__1_/mux_left_ipin_41/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_1/in[10]
set_disable_timing cby_0__1_/mux_right_ipin_7/in[10]
##################################################
# Disable timing for Connection block cby_0__2_
##################################################
set_disable_timing cby_0__2_/chany_bottom_in[1]
set_disable_timing cby_0__2_/chany_bottom_in[3]
set_disable_timing cby_0__2_/chany_bottom_in[5]
set_disable_timing cby_0__2_/chany_bottom_in[6]
set_disable_timing cby_0__2_/chany_bottom_in[7]
set_disable_timing cby_0__2_/chany_bottom_in[9]
set_disable_timing cby_0__2_/chany_bottom_in[10]
set_disable_timing cby_0__2_/chany_bottom_in[13]
set_disable_timing cby_0__2_/chany_bottom_in[22]
set_disable_timing cby_0__2_/chany_bottom_in[25]
set_disable_timing cby_0__2_/chany_bottom_in[30]
set_disable_timing cby_0__2_/chany_top_in[32]
set_disable_timing cby_0__2_/chany_bottom_out[1]
set_disable_timing cby_0__2_/chany_bottom_out[3]
set_disable_timing cby_0__2_/chany_bottom_out[5]
set_disable_timing cby_0__2_/chany_bottom_out[6]
set_disable_timing cby_0__2_/chany_bottom_out[7]
set_disable_timing cby_0__2_/chany_bottom_out[9]
set_disable_timing cby_0__2_/chany_bottom_out[10]
set_disable_timing cby_0__2_/chany_bottom_out[13]
set_disable_timing cby_0__2_/chany_bottom_out[22]
set_disable_timing cby_0__2_/chany_bottom_out[25]
set_disable_timing cby_0__2_/chany_bottom_out[30]
set_disable_timing cby_0__2_/chany_top_out[32]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0]
set_disable_timing cby_0__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[1]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[0]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[1]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[0]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[3]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[2]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[7]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[6]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[7]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[6]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_9/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[9]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[8]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[11]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_6/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[11]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_0__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_0__2_/mux_left_ipin_8/in[10]
set_disable_timing cby_0__2_/mux_right_ipin_4/in[10]
##################################################
# Disable timing for Connection block cby_0__3_
##################################################
set_disable_timing cby_0__3_/chany_bottom_in[2]
set_disable_timing cby_0__3_/chany_bottom_in[6]
set_disable_timing cby_0__3_/chany_bottom_in[7]
set_disable_timing cby_0__3_/chany_bottom_in[8]
set_disable_timing cby_0__3_/chany_bottom_in[10]
set_disable_timing cby_0__3_/chany_bottom_in[11]
set_disable_timing cby_0__3_/chany_bottom_in[14]
set_disable_timing cby_0__3_/chany_bottom_in[20]
set_disable_timing cby_0__3_/chany_bottom_in[23]
set_disable_timing cby_0__3_/chany_bottom_in[24]
set_disable_timing cby_0__3_/chany_bottom_in[26]
set_disable_timing cby_0__3_/chany_bottom_in[31]
set_disable_timing cby_0__3_/chany_top_in[32]
set_disable_timing cby_0__3_/chany_bottom_out[2]
set_disable_timing cby_0__3_/chany_bottom_out[6]
set_disable_timing cby_0__3_/chany_bottom_out[7]
set_disable_timing cby_0__3_/chany_bottom_out[8]
set_disable_timing cby_0__3_/chany_bottom_out[10]
set_disable_timing cby_0__3_/chany_bottom_out[11]
set_disable_timing cby_0__3_/chany_bottom_out[14]
set_disable_timing cby_0__3_/chany_bottom_out[20]
set_disable_timing cby_0__3_/chany_bottom_out[23]
set_disable_timing cby_0__3_/chany_bottom_out[24]
set_disable_timing cby_0__3_/chany_bottom_out[26]
set_disable_timing cby_0__3_/chany_bottom_out[31]
set_disable_timing cby_0__3_/chany_top_out[32]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[1]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[1]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[1]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[1]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[1]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[1]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[2]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[1]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[2]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[0]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[2]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[2]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[2]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[2]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[3]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[2]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[5]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[5]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[5]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[5]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[5]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[5]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[5]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[4]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[7]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[6]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[6]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[7]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[6]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[7]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[6]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[6]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[7]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[7]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[6]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[7]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[6]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[8]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[8]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[8]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[8]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[8]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[8]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[9]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[8]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[11]
set_disable_timing cby_0__3_/mux_right_ipin_3/in[10]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[11]
set_disable_timing cby_0__3_/mux_right_ipin_4/in[10]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[11]
set_disable_timing cby_0__3_/mux_right_ipin_5/in[10]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[11]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[11]
set_disable_timing cby_0__3_/mux_right_ipin_0/in[10]
set_disable_timing cby_0__3_/mux_right_ipin_6/in[10]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[11]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[11]
set_disable_timing cby_0__3_/mux_right_ipin_1/in[10]
set_disable_timing cby_0__3_/mux_right_ipin_7/in[10]
set_disable_timing cby_0__3_/mux_right_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_0__3_
##################################################
set_disable_timing cby_0__4_/chany_bottom_in[3]
set_disable_timing cby_0__4_/chany_bottom_in[7]
set_disable_timing cby_0__4_/chany_top_in[7]
set_disable_timing cby_0__4_/chany_bottom_in[9]
set_disable_timing cby_0__4_/chany_bottom_in[11]
set_disable_timing cby_0__4_/chany_top_in[11]
set_disable_timing cby_0__4_/chany_bottom_in[15]
set_disable_timing cby_0__4_/chany_top_in[19]
set_disable_timing cby_0__4_/chany_bottom_in[21]
set_disable_timing cby_0__4_/chany_top_in[23]
set_disable_timing cby_0__4_/chany_bottom_in[25]
set_disable_timing cby_0__4_/chany_bottom_in[27]
set_disable_timing cby_0__4_/chany_top_in[27]
set_disable_timing cby_0__4_/chany_bottom_in[28]
set_disable_timing cby_0__4_/chany_top_in[31]
set_disable_timing cby_0__4_/chany_bottom_in[32]
set_disable_timing cby_0__4_/chany_top_in[32]
set_disable_timing cby_0__4_/chany_bottom_out[3]
set_disable_timing cby_0__4_/chany_bottom_out[7]
set_disable_timing cby_0__4_/chany_top_out[7]
set_disable_timing cby_0__4_/chany_bottom_out[9]
set_disable_timing cby_0__4_/chany_bottom_out[11]
set_disable_timing cby_0__4_/chany_top_out[11]
set_disable_timing cby_0__4_/chany_bottom_out[15]
set_disable_timing cby_0__4_/chany_top_out[19]
set_disable_timing cby_0__4_/chany_bottom_out[21]
set_disable_timing cby_0__4_/chany_top_out[23]
set_disable_timing cby_0__4_/chany_bottom_out[25]
set_disable_timing cby_0__4_/chany_bottom_out[27]
set_disable_timing cby_0__4_/chany_top_out[27]
set_disable_timing cby_0__4_/chany_bottom_out[28]
set_disable_timing cby_0__4_/chany_top_out[31]
set_disable_timing cby_0__4_/chany_bottom_out[32]
set_disable_timing cby_0__4_/chany_top_out[32]
set_disable_timing cby_0__4_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_0__4_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_0__4_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_0__4_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cby_0__4_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cby_0__4_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cby_0__4_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[2]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[1]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[2]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[0]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[2]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[2]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[2]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[2]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[3]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[2]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[5]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[4]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[7]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[6]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[9]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[8]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_3/in[10]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_4/in[10]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_5/in[10]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_0/in[10]
set_disable_timing cby_0__4_/mux_right_ipin_6/in[10]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_1/in[10]
set_disable_timing cby_0__4_/mux_right_ipin_7/in[10]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[11]
set_disable_timing cby_0__4_/mux_right_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_0__3_
##################################################
set_disable_timing cby_0__5_/chany_top_in[3]
set_disable_timing cby_0__5_/chany_bottom_in[4]
set_disable_timing cby_0__5_/chany_top_in[6]
set_disable_timing cby_0__5_/chany_top_in[7]
set_disable_timing cby_0__5_/chany_bottom_in[10]
set_disable_timing cby_0__5_/chany_top_in[10]
set_disable_timing cby_0__5_/chany_top_in[11]
set_disable_timing cby_0__5_/chany_bottom_in[16]
set_disable_timing cby_0__5_/chany_top_in[18]
set_disable_timing cby_0__5_/chany_top_in[19]
set_disable_timing cby_0__5_/chany_bottom_in[20]
set_disable_timing cby_0__5_/chany_bottom_in[22]
set_disable_timing cby_0__5_/chany_top_in[22]
set_disable_timing cby_0__5_/chany_top_in[23]
set_disable_timing cby_0__5_/chany_bottom_in[26]
set_disable_timing cby_0__5_/chany_top_in[26]
set_disable_timing cby_0__5_/chany_top_in[27]
set_disable_timing cby_0__5_/chany_bottom_in[28]
set_disable_timing cby_0__5_/chany_bottom_in[29]
set_disable_timing cby_0__5_/chany_top_in[30]
set_disable_timing cby_0__5_/chany_top_in[31]
set_disable_timing cby_0__5_/chany_bottom_in[32]
set_disable_timing cby_0__5_/chany_top_out[3]
set_disable_timing cby_0__5_/chany_bottom_out[4]
set_disable_timing cby_0__5_/chany_top_out[6]
set_disable_timing cby_0__5_/chany_top_out[7]
set_disable_timing cby_0__5_/chany_bottom_out[10]
set_disable_timing cby_0__5_/chany_top_out[10]
set_disable_timing cby_0__5_/chany_top_out[11]
set_disable_timing cby_0__5_/chany_bottom_out[16]
set_disable_timing cby_0__5_/chany_top_out[18]
set_disable_timing cby_0__5_/chany_top_out[19]
set_disable_timing cby_0__5_/chany_bottom_out[20]
set_disable_timing cby_0__5_/chany_bottom_out[22]
set_disable_timing cby_0__5_/chany_top_out[22]
set_disable_timing cby_0__5_/chany_top_out[23]
set_disable_timing cby_0__5_/chany_bottom_out[26]
set_disable_timing cby_0__5_/chany_top_out[26]
set_disable_timing cby_0__5_/chany_top_out[27]
set_disable_timing cby_0__5_/chany_bottom_out[28]
set_disable_timing cby_0__5_/chany_bottom_out[29]
set_disable_timing cby_0__5_/chany_top_out[30]
set_disable_timing cby_0__5_/chany_top_out[31]
set_disable_timing cby_0__5_/chany_bottom_out[32]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cby_0__5_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[1]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[0]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[3]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[2]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[5]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[4]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[7]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[6]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[9]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[8]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_3/in[10]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_4/in[10]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_5/in[10]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_0/in[10]
set_disable_timing cby_0__5_/mux_right_ipin_6/in[10]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_1/in[10]
set_disable_timing cby_0__5_/mux_right_ipin_7/in[10]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[11]
set_disable_timing cby_0__5_/mux_right_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_0__3_
##################################################
set_disable_timing cby_0__6_/chany_top_in[2]
set_disable_timing cby_0__6_/chany_top_in[3]
set_disable_timing cby_0__6_/chany_bottom_in[5]
set_disable_timing cby_0__6_/chany_top_in[5]
set_disable_timing cby_0__6_/chany_top_in[6]
set_disable_timing cby_0__6_/chany_top_in[7]
set_disable_timing cby_0__6_/chany_bottom_in[8]
set_disable_timing cby_0__6_/chany_top_in[9]
set_disable_timing cby_0__6_/chany_top_in[10]
set_disable_timing cby_0__6_/chany_bottom_in[11]
set_disable_timing cby_0__6_/chany_top_in[11]
set_disable_timing cby_0__6_/chany_top_in[15]
set_disable_timing cby_0__6_/chany_bottom_in[17]
set_disable_timing cby_0__6_/chany_top_in[17]
set_disable_timing cby_0__6_/chany_top_in[18]
set_disable_timing cby_0__6_/chany_bottom_in[20]
set_disable_timing cby_0__6_/chany_bottom_in[21]
set_disable_timing cby_0__6_/chany_top_in[21]
set_disable_timing cby_0__6_/chany_top_in[22]
set_disable_timing cby_0__6_/chany_bottom_in[23]
set_disable_timing cby_0__6_/chany_top_in[25]
set_disable_timing cby_0__6_/chany_top_in[26]
set_disable_timing cby_0__6_/chany_bottom_in[27]
set_disable_timing cby_0__6_/chany_top_in[27]
set_disable_timing cby_0__6_/chany_bottom_in[28]
set_disable_timing cby_0__6_/chany_bottom_in[29]
set_disable_timing cby_0__6_/chany_top_in[29]
set_disable_timing cby_0__6_/chany_bottom_in[30]
set_disable_timing cby_0__6_/chany_top_in[30]
set_disable_timing cby_0__6_/chany_top_in[31]
set_disable_timing cby_0__6_/chany_bottom_in[32]
set_disable_timing cby_0__6_/chany_top_in[32]
set_disable_timing cby_0__6_/chany_top_out[2]
set_disable_timing cby_0__6_/chany_top_out[3]
set_disable_timing cby_0__6_/chany_bottom_out[5]
set_disable_timing cby_0__6_/chany_top_out[5]
set_disable_timing cby_0__6_/chany_top_out[6]
set_disable_timing cby_0__6_/chany_top_out[7]
set_disable_timing cby_0__6_/chany_bottom_out[8]
set_disable_timing cby_0__6_/chany_top_out[9]
set_disable_timing cby_0__6_/chany_top_out[10]
set_disable_timing cby_0__6_/chany_bottom_out[11]
set_disable_timing cby_0__6_/chany_top_out[11]
set_disable_timing cby_0__6_/chany_top_out[15]
set_disable_timing cby_0__6_/chany_bottom_out[17]
set_disable_timing cby_0__6_/chany_top_out[17]
set_disable_timing cby_0__6_/chany_top_out[18]
set_disable_timing cby_0__6_/chany_bottom_out[20]
set_disable_timing cby_0__6_/chany_bottom_out[21]
set_disable_timing cby_0__6_/chany_top_out[21]
set_disable_timing cby_0__6_/chany_top_out[22]
set_disable_timing cby_0__6_/chany_bottom_out[23]
set_disable_timing cby_0__6_/chany_top_out[25]
set_disable_timing cby_0__6_/chany_top_out[26]
set_disable_timing cby_0__6_/chany_bottom_out[27]
set_disable_timing cby_0__6_/chany_top_out[27]
set_disable_timing cby_0__6_/chany_bottom_out[28]
set_disable_timing cby_0__6_/chany_bottom_out[29]
set_disable_timing cby_0__6_/chany_top_out[29]
set_disable_timing cby_0__6_/chany_bottom_out[30]
set_disable_timing cby_0__6_/chany_top_out[30]
set_disable_timing cby_0__6_/chany_top_out[31]
set_disable_timing cby_0__6_/chany_bottom_out[32]
set_disable_timing cby_0__6_/chany_top_out[32]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cby_0__6_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[1]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[0]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[3]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[2]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[5]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[4]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[7]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[6]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[9]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[8]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_3/in[10]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_4/in[10]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_5/in[10]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_0/in[10]
set_disable_timing cby_0__6_/mux_right_ipin_6/in[10]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_1/in[10]
set_disable_timing cby_0__6_/mux_right_ipin_7/in[10]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[11]
set_disable_timing cby_0__6_/mux_right_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_0__3_
##################################################
set_disable_timing cby_0__7_/chany_bottom_in[0]
set_disable_timing cby_0__7_/chany_top_in[1]
set_disable_timing cby_0__7_/chany_top_in[2]
set_disable_timing cby_0__7_/chany_top_in[3]
set_disable_timing cby_0__7_/chany_bottom_in[4]
set_disable_timing cby_0__7_/chany_top_in[4]
set_disable_timing cby_0__7_/chany_top_in[5]
set_disable_timing cby_0__7_/chany_bottom_in[6]
set_disable_timing cby_0__7_/chany_top_in[6]
set_disable_timing cby_0__7_/chany_top_in[7]
set_disable_timing cby_0__7_/chany_bottom_in[8]
set_disable_timing cby_0__7_/chany_top_in[8]
set_disable_timing cby_0__7_/chany_bottom_in[9]
set_disable_timing cby_0__7_/chany_top_in[9]
set_disable_timing cby_0__7_/chany_top_in[10]
set_disable_timing cby_0__7_/chany_top_in[11]
set_disable_timing cby_0__7_/chany_bottom_in[12]
set_disable_timing cby_0__7_/chany_top_in[14]
set_disable_timing cby_0__7_/chany_top_in[15]
set_disable_timing cby_0__7_/chany_bottom_in[16]
set_disable_timing cby_0__7_/chany_top_in[16]
set_disable_timing cby_0__7_/chany_top_in[17]
set_disable_timing cby_0__7_/chany_bottom_in[18]
set_disable_timing cby_0__7_/chany_bottom_in[20]
set_disable_timing cby_0__7_/chany_top_in[20]
set_disable_timing cby_0__7_/chany_bottom_in[21]
set_disable_timing cby_0__7_/chany_top_in[21]
set_disable_timing cby_0__7_/chany_bottom_in[22]
set_disable_timing cby_0__7_/chany_bottom_in[24]
set_disable_timing cby_0__7_/chany_top_in[24]
set_disable_timing cby_0__7_/chany_top_in[25]
set_disable_timing cby_0__7_/chany_top_in[26]
set_disable_timing cby_0__7_/chany_top_in[27]
set_disable_timing cby_0__7_/chany_bottom_in[28]
set_disable_timing cby_0__7_/chany_top_in[28]
set_disable_timing cby_0__7_/chany_bottom_in[29]
set_disable_timing cby_0__7_/chany_top_in[29]
set_disable_timing cby_0__7_/chany_bottom_in[30]
set_disable_timing cby_0__7_/chany_top_in[30]
set_disable_timing cby_0__7_/chany_bottom_in[31]
set_disable_timing cby_0__7_/chany_top_in[32]
set_disable_timing cby_0__7_/chany_bottom_out[0]
set_disable_timing cby_0__7_/chany_top_out[1]
set_disable_timing cby_0__7_/chany_top_out[2]
set_disable_timing cby_0__7_/chany_top_out[3]
set_disable_timing cby_0__7_/chany_bottom_out[4]
set_disable_timing cby_0__7_/chany_top_out[4]
set_disable_timing cby_0__7_/chany_top_out[5]
set_disable_timing cby_0__7_/chany_bottom_out[6]
set_disable_timing cby_0__7_/chany_top_out[6]
set_disable_timing cby_0__7_/chany_top_out[7]
set_disable_timing cby_0__7_/chany_bottom_out[8]
set_disable_timing cby_0__7_/chany_top_out[8]
set_disable_timing cby_0__7_/chany_bottom_out[9]
set_disable_timing cby_0__7_/chany_top_out[9]
set_disable_timing cby_0__7_/chany_top_out[10]
set_disable_timing cby_0__7_/chany_top_out[11]
set_disable_timing cby_0__7_/chany_bottom_out[12]
set_disable_timing cby_0__7_/chany_top_out[14]
set_disable_timing cby_0__7_/chany_top_out[15]
set_disable_timing cby_0__7_/chany_bottom_out[16]
set_disable_timing cby_0__7_/chany_top_out[16]
set_disable_timing cby_0__7_/chany_top_out[17]
set_disable_timing cby_0__7_/chany_bottom_out[18]
set_disable_timing cby_0__7_/chany_bottom_out[20]
set_disable_timing cby_0__7_/chany_top_out[20]
set_disable_timing cby_0__7_/chany_bottom_out[21]
set_disable_timing cby_0__7_/chany_top_out[21]
set_disable_timing cby_0__7_/chany_bottom_out[22]
set_disable_timing cby_0__7_/chany_bottom_out[24]
set_disable_timing cby_0__7_/chany_top_out[24]
set_disable_timing cby_0__7_/chany_top_out[25]
set_disable_timing cby_0__7_/chany_top_out[26]
set_disable_timing cby_0__7_/chany_top_out[27]
set_disable_timing cby_0__7_/chany_bottom_out[28]
set_disable_timing cby_0__7_/chany_top_out[28]
set_disable_timing cby_0__7_/chany_bottom_out[29]
set_disable_timing cby_0__7_/chany_top_out[29]
set_disable_timing cby_0__7_/chany_bottom_out[30]
set_disable_timing cby_0__7_/chany_top_out[30]
set_disable_timing cby_0__7_/chany_bottom_out[31]
set_disable_timing cby_0__7_/chany_top_out[32]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cby_0__7_/left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[1]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[0]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[3]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[2]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[5]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[4]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[7]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[6]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[9]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[8]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_3/in[10]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_4/in[10]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_5/in[10]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_0/in[10]
set_disable_timing cby_0__7_/mux_right_ipin_6/in[10]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_1/in[10]
set_disable_timing cby_0__7_/mux_right_ipin_7/in[10]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[11]
set_disable_timing cby_0__7_/mux_right_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_1__1_
##################################################
set_disable_timing cby_1__1_/chany_bottom_in[3]
set_disable_timing cby_1__1_/chany_bottom_in[4]
set_disable_timing cby_1__1_/chany_bottom_in[5]
set_disable_timing cby_1__1_/chany_bottom_in[6]
set_disable_timing cby_1__1_/chany_top_in[7]
set_disable_timing cby_1__1_/chany_bottom_in[11]
set_disable_timing cby_1__1_/chany_bottom_in[13]
set_disable_timing cby_1__1_/chany_bottom_in[14]
set_disable_timing cby_1__1_/chany_bottom_in[15]
set_disable_timing cby_1__1_/chany_bottom_in[19]
set_disable_timing cby_1__1_/chany_bottom_in[20]
set_disable_timing cby_1__1_/chany_bottom_in[21]
set_disable_timing cby_1__1_/chany_bottom_in[22]
set_disable_timing cby_1__1_/chany_top_in[22]
set_disable_timing cby_1__1_/chany_bottom_in[23]
set_disable_timing cby_1__1_/chany_bottom_in[24]
set_disable_timing cby_1__1_/chany_bottom_in[25]
set_disable_timing cby_1__1_/chany_bottom_in[29]
set_disable_timing cby_1__1_/chany_bottom_out[3]
set_disable_timing cby_1__1_/chany_bottom_out[4]
set_disable_timing cby_1__1_/chany_bottom_out[5]
set_disable_timing cby_1__1_/chany_bottom_out[6]
set_disable_timing cby_1__1_/chany_top_out[7]
set_disable_timing cby_1__1_/chany_bottom_out[11]
set_disable_timing cby_1__1_/chany_bottom_out[13]
set_disable_timing cby_1__1_/chany_bottom_out[14]
set_disable_timing cby_1__1_/chany_bottom_out[15]
set_disable_timing cby_1__1_/chany_bottom_out[19]
set_disable_timing cby_1__1_/chany_bottom_out[20]
set_disable_timing cby_1__1_/chany_bottom_out[21]
set_disable_timing cby_1__1_/chany_bottom_out[22]
set_disable_timing cby_1__1_/chany_top_out[22]
set_disable_timing cby_1__1_/chany_bottom_out[23]
set_disable_timing cby_1__1_/chany_bottom_out[24]
set_disable_timing cby_1__1_/chany_bottom_out[25]
set_disable_timing cby_1__1_/chany_bottom_out[29]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[1]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[0]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[3]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[2]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[4]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[5]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[7]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[6]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_3/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_9/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_15/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_21/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_27/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[8]
set_disable_timing cby_1__1_/mux_right_ipin_36/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_42/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_48/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_4/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_10/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_16/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_22/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_28/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_49/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_37/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_43/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_5/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_11/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_17/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_23/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_29/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[9]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_50/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_38/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_44/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_39/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_0/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_6/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_12/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_18/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_24/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_30/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_33/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_45/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_51/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_1/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_7/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_13/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_19/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_25/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_31/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_34/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_46/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_40/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_52/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_2/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_8/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_14/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_20/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_26/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_32/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_35/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[11]
set_disable_timing cby_1__1_/mux_right_ipin_41/in[10]
set_disable_timing cby_1__1_/mux_right_ipin_47/in[10]
##################################################
# Disable timing for Connection block cby_1__2_
##################################################
set_disable_timing cby_1__2_/chany_bottom_in[5]
set_disable_timing cby_1__2_/chany_bottom_in[6]
set_disable_timing cby_1__2_/chany_top_in[6]
set_disable_timing cby_1__2_/chany_bottom_in[7]
set_disable_timing cby_1__2_/chany_top_in[11]
set_disable_timing cby_1__2_/chany_bottom_in[14]
set_disable_timing cby_1__2_/chany_bottom_in[15]
set_disable_timing cby_1__2_/chany_bottom_in[21]
set_disable_timing cby_1__2_/chany_top_in[21]
set_disable_timing cby_1__2_/chany_bottom_in[22]
set_disable_timing cby_1__2_/chany_bottom_in[23]
set_disable_timing cby_1__2_/chany_top_in[23]
set_disable_timing cby_1__2_/chany_bottom_in[25]
set_disable_timing cby_1__2_/chany_bottom_in[26]
set_disable_timing cby_1__2_/chany_bottom_in[30]
set_disable_timing cby_1__2_/chany_bottom_in[32]
set_disable_timing cby_1__2_/chany_bottom_out[5]
set_disable_timing cby_1__2_/chany_bottom_out[6]
set_disable_timing cby_1__2_/chany_top_out[6]
set_disable_timing cby_1__2_/chany_bottom_out[7]
set_disable_timing cby_1__2_/chany_top_out[11]
set_disable_timing cby_1__2_/chany_bottom_out[14]
set_disable_timing cby_1__2_/chany_bottom_out[15]
set_disable_timing cby_1__2_/chany_bottom_out[21]
set_disable_timing cby_1__2_/chany_top_out[21]
set_disable_timing cby_1__2_/chany_bottom_out[22]
set_disable_timing cby_1__2_/chany_bottom_out[23]
set_disable_timing cby_1__2_/chany_top_out[23]
set_disable_timing cby_1__2_/chany_bottom_out[25]
set_disable_timing cby_1__2_/chany_bottom_out[26]
set_disable_timing cby_1__2_/chany_bottom_out[30]
set_disable_timing cby_1__2_/chany_bottom_out[32]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0]
set_disable_timing cby_1__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_9_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_13_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_17_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_21_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_25_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_29_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_33_[0]
set_disable_timing cby_1__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_37_[0]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[1]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[0]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[3]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[2]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[5]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[4]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[7]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[7]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[6]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_9/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[9]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[8]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_6/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_8/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_9/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[11]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_1__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_1__2_/mux_left_ipin_8/in[10]
set_disable_timing cby_1__2_/mux_right_ipin_4/in[10]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_1__3_/chany_top_in[3]
set_disable_timing cby_1__3_/chany_bottom_in[4]
set_disable_timing cby_1__3_/chany_top_in[5]
set_disable_timing cby_1__3_/chany_bottom_in[6]
set_disable_timing cby_1__3_/chany_bottom_in[7]
set_disable_timing cby_1__3_/chany_top_in[10]
set_disable_timing cby_1__3_/chany_top_in[11]
set_disable_timing cby_1__3_/chany_bottom_in[12]
set_disable_timing cby_1__3_/chany_bottom_in[15]
set_disable_timing cby_1__3_/chany_top_in[15]
set_disable_timing cby_1__3_/chany_bottom_in[16]
set_disable_timing cby_1__3_/chany_bottom_in[20]
set_disable_timing cby_1__3_/chany_top_in[20]
set_disable_timing cby_1__3_/chany_bottom_in[22]
set_disable_timing cby_1__3_/chany_top_in[22]
set_disable_timing cby_1__3_/chany_bottom_in[23]
set_disable_timing cby_1__3_/chany_top_in[23]
set_disable_timing cby_1__3_/chany_bottom_in[26]
set_disable_timing cby_1__3_/chany_bottom_in[27]
set_disable_timing cby_1__3_/chany_bottom_in[31]
set_disable_timing cby_1__3_/chany_top_in[32]
set_disable_timing cby_1__3_/chany_top_out[3]
set_disable_timing cby_1__3_/chany_bottom_out[4]
set_disable_timing cby_1__3_/chany_top_out[5]
set_disable_timing cby_1__3_/chany_bottom_out[6]
set_disable_timing cby_1__3_/chany_bottom_out[7]
set_disable_timing cby_1__3_/chany_top_out[10]
set_disable_timing cby_1__3_/chany_top_out[11]
set_disable_timing cby_1__3_/chany_bottom_out[12]
set_disable_timing cby_1__3_/chany_bottom_out[15]
set_disable_timing cby_1__3_/chany_top_out[15]
set_disable_timing cby_1__3_/chany_bottom_out[16]
set_disable_timing cby_1__3_/chany_bottom_out[20]
set_disable_timing cby_1__3_/chany_top_out[20]
set_disable_timing cby_1__3_/chany_bottom_out[22]
set_disable_timing cby_1__3_/chany_top_out[22]
set_disable_timing cby_1__3_/chany_bottom_out[23]
set_disable_timing cby_1__3_/chany_top_out[23]
set_disable_timing cby_1__3_/chany_bottom_out[26]
set_disable_timing cby_1__3_/chany_bottom_out[27]
set_disable_timing cby_1__3_/chany_bottom_out[31]
set_disable_timing cby_1__3_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_1__4_/chany_top_in[2]
set_disable_timing cby_1__4_/chany_top_in[4]
set_disable_timing cby_1__4_/chany_bottom_in[5]
set_disable_timing cby_1__4_/chany_bottom_in[7]
set_disable_timing cby_1__4_/chany_top_in[7]
set_disable_timing cby_1__4_/chany_bottom_in[8]
set_disable_timing cby_1__4_/chany_top_in[9]
set_disable_timing cby_1__4_/chany_top_in[10]
set_disable_timing cby_1__4_/chany_top_in[11]
set_disable_timing cby_1__4_/chany_bottom_in[12]
set_disable_timing cby_1__4_/chany_bottom_in[13]
set_disable_timing cby_1__4_/chany_top_in[14]
set_disable_timing cby_1__4_/chany_top_in[15]
set_disable_timing cby_1__4_/chany_bottom_in[16]
set_disable_timing cby_1__4_/chany_bottom_in[17]
set_disable_timing cby_1__4_/chany_top_in[19]
set_disable_timing cby_1__4_/chany_bottom_in[20]
set_disable_timing cby_1__4_/chany_bottom_in[21]
set_disable_timing cby_1__4_/chany_top_in[21]
set_disable_timing cby_1__4_/chany_top_in[22]
set_disable_timing cby_1__4_/chany_bottom_in[23]
set_disable_timing cby_1__4_/chany_top_in[23]
set_disable_timing cby_1__4_/chany_bottom_in[24]
set_disable_timing cby_1__4_/chany_bottom_in[27]
set_disable_timing cby_1__4_/chany_top_in[31]
set_disable_timing cby_1__4_/chany_bottom_in[32]
set_disable_timing cby_1__4_/chany_top_in[32]
set_disable_timing cby_1__4_/chany_top_out[2]
set_disable_timing cby_1__4_/chany_top_out[4]
set_disable_timing cby_1__4_/chany_bottom_out[5]
set_disable_timing cby_1__4_/chany_bottom_out[7]
set_disable_timing cby_1__4_/chany_top_out[7]
set_disable_timing cby_1__4_/chany_bottom_out[8]
set_disable_timing cby_1__4_/chany_top_out[9]
set_disable_timing cby_1__4_/chany_top_out[10]
set_disable_timing cby_1__4_/chany_top_out[11]
set_disable_timing cby_1__4_/chany_bottom_out[12]
set_disable_timing cby_1__4_/chany_bottom_out[13]
set_disable_timing cby_1__4_/chany_top_out[14]
set_disable_timing cby_1__4_/chany_top_out[15]
set_disable_timing cby_1__4_/chany_bottom_out[16]
set_disable_timing cby_1__4_/chany_bottom_out[17]
set_disable_timing cby_1__4_/chany_top_out[19]
set_disable_timing cby_1__4_/chany_bottom_out[20]
set_disable_timing cby_1__4_/chany_bottom_out[21]
set_disable_timing cby_1__4_/chany_top_out[21]
set_disable_timing cby_1__4_/chany_top_out[22]
set_disable_timing cby_1__4_/chany_bottom_out[23]
set_disable_timing cby_1__4_/chany_top_out[23]
set_disable_timing cby_1__4_/chany_bottom_out[24]
set_disable_timing cby_1__4_/chany_bottom_out[27]
set_disable_timing cby_1__4_/chany_top_out[31]
set_disable_timing cby_1__4_/chany_bottom_out[32]
set_disable_timing cby_1__4_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_1__5_/chany_bottom_in[0]
set_disable_timing cby_1__5_/chany_top_in[1]
set_disable_timing cby_1__5_/chany_top_in[3]
set_disable_timing cby_1__5_/chany_bottom_in[4]
set_disable_timing cby_1__5_/chany_bottom_in[6]
set_disable_timing cby_1__5_/chany_top_in[6]
set_disable_timing cby_1__5_/chany_top_in[7]
set_disable_timing cby_1__5_/chany_bottom_in[8]
set_disable_timing cby_1__5_/chany_top_in[8]
set_disable_timing cby_1__5_/chany_bottom_in[9]
set_disable_timing cby_1__5_/chany_top_in[9]
set_disable_timing cby_1__5_/chany_top_in[10]
set_disable_timing cby_1__5_/chany_top_in[11]
set_disable_timing cby_1__5_/chany_bottom_in[12]
set_disable_timing cby_1__5_/chany_bottom_in[13]
set_disable_timing cby_1__5_/chany_top_in[13]
set_disable_timing cby_1__5_/chany_bottom_in[14]
set_disable_timing cby_1__5_/chany_top_in[14]
set_disable_timing cby_1__5_/chany_bottom_in[16]
set_disable_timing cby_1__5_/chany_bottom_in[17]
set_disable_timing cby_1__5_/chany_bottom_in[18]
set_disable_timing cby_1__5_/chany_top_in[18]
set_disable_timing cby_1__5_/chany_top_in[19]
set_disable_timing cby_1__5_/chany_bottom_in[20]
set_disable_timing cby_1__5_/chany_top_in[20]
set_disable_timing cby_1__5_/chany_bottom_in[21]
set_disable_timing cby_1__5_/chany_top_in[21]
set_disable_timing cby_1__5_/chany_bottom_in[22]
set_disable_timing cby_1__5_/chany_top_in[22]
set_disable_timing cby_1__5_/chany_top_in[23]
set_disable_timing cby_1__5_/chany_bottom_in[24]
set_disable_timing cby_1__5_/chany_bottom_in[25]
set_disable_timing cby_1__5_/chany_top_in[27]
set_disable_timing cby_1__5_/chany_bottom_in[28]
set_disable_timing cby_1__5_/chany_top_in[30]
set_disable_timing cby_1__5_/chany_top_in[31]
set_disable_timing cby_1__5_/chany_bottom_in[32]
set_disable_timing cby_1__5_/chany_top_in[32]
set_disable_timing cby_1__5_/chany_bottom_out[0]
set_disable_timing cby_1__5_/chany_top_out[1]
set_disable_timing cby_1__5_/chany_top_out[3]
set_disable_timing cby_1__5_/chany_bottom_out[4]
set_disable_timing cby_1__5_/chany_bottom_out[6]
set_disable_timing cby_1__5_/chany_top_out[6]
set_disable_timing cby_1__5_/chany_top_out[7]
set_disable_timing cby_1__5_/chany_bottom_out[8]
set_disable_timing cby_1__5_/chany_top_out[8]
set_disable_timing cby_1__5_/chany_bottom_out[9]
set_disable_timing cby_1__5_/chany_top_out[9]
set_disable_timing cby_1__5_/chany_top_out[10]
set_disable_timing cby_1__5_/chany_top_out[11]
set_disable_timing cby_1__5_/chany_bottom_out[12]
set_disable_timing cby_1__5_/chany_bottom_out[13]
set_disable_timing cby_1__5_/chany_top_out[13]
set_disable_timing cby_1__5_/chany_bottom_out[14]
set_disable_timing cby_1__5_/chany_top_out[14]
set_disable_timing cby_1__5_/chany_bottom_out[16]
set_disable_timing cby_1__5_/chany_bottom_out[17]
set_disable_timing cby_1__5_/chany_bottom_out[18]
set_disable_timing cby_1__5_/chany_top_out[18]
set_disable_timing cby_1__5_/chany_top_out[19]
set_disable_timing cby_1__5_/chany_bottom_out[20]
set_disable_timing cby_1__5_/chany_top_out[20]
set_disable_timing cby_1__5_/chany_bottom_out[21]
set_disable_timing cby_1__5_/chany_top_out[21]
set_disable_timing cby_1__5_/chany_bottom_out[22]
set_disable_timing cby_1__5_/chany_top_out[22]
set_disable_timing cby_1__5_/chany_top_out[23]
set_disable_timing cby_1__5_/chany_bottom_out[24]
set_disable_timing cby_1__5_/chany_bottom_out[25]
set_disable_timing cby_1__5_/chany_top_out[27]
set_disable_timing cby_1__5_/chany_bottom_out[28]
set_disable_timing cby_1__5_/chany_top_out[30]
set_disable_timing cby_1__5_/chany_top_out[31]
set_disable_timing cby_1__5_/chany_bottom_out[32]
set_disable_timing cby_1__5_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_1__6_/chany_bottom_in[0]
set_disable_timing cby_1__6_/chany_top_in[0]
set_disable_timing cby_1__6_/chany_bottom_in[1]
set_disable_timing cby_1__6_/chany_top_in[2]
set_disable_timing cby_1__6_/chany_top_in[3]
set_disable_timing cby_1__6_/chany_bottom_in[4]
set_disable_timing cby_1__6_/chany_bottom_in[5]
set_disable_timing cby_1__6_/chany_top_in[5]
set_disable_timing cby_1__6_/chany_top_in[6]
set_disable_timing cby_1__6_/chany_bottom_in[7]
set_disable_timing cby_1__6_/chany_top_in[7]
set_disable_timing cby_1__6_/chany_bottom_in[8]
set_disable_timing cby_1__6_/chany_top_in[8]
set_disable_timing cby_1__6_/chany_bottom_in[9]
set_disable_timing cby_1__6_/chany_top_in[9]
set_disable_timing cby_1__6_/chany_bottom_in[10]
set_disable_timing cby_1__6_/chany_top_in[10]
set_disable_timing cby_1__6_/chany_bottom_in[12]
set_disable_timing cby_1__6_/chany_top_in[12]
set_disable_timing cby_1__6_/chany_bottom_in[13]
set_disable_timing cby_1__6_/chany_top_in[13]
set_disable_timing cby_1__6_/chany_bottom_in[14]
set_disable_timing cby_1__6_/chany_bottom_in[15]
set_disable_timing cby_1__6_/chany_top_in[15]
set_disable_timing cby_1__6_/chany_bottom_in[16]
set_disable_timing cby_1__6_/chany_bottom_in[17]
set_disable_timing cby_1__6_/chany_top_in[17]
set_disable_timing cby_1__6_/chany_bottom_in[18]
set_disable_timing cby_1__6_/chany_top_in[18]
set_disable_timing cby_1__6_/chany_bottom_in[19]
set_disable_timing cby_1__6_/chany_top_in[19]
set_disable_timing cby_1__6_/chany_top_in[20]
set_disable_timing cby_1__6_/chany_bottom_in[21]
set_disable_timing cby_1__6_/chany_top_in[21]
set_disable_timing cby_1__6_/chany_bottom_in[22]
set_disable_timing cby_1__6_/chany_top_in[22]
set_disable_timing cby_1__6_/chany_bottom_in[23]
set_disable_timing cby_1__6_/chany_top_in[23]
set_disable_timing cby_1__6_/chany_bottom_in[24]
set_disable_timing cby_1__6_/chany_bottom_in[25]
set_disable_timing cby_1__6_/chany_bottom_in[26]
set_disable_timing cby_1__6_/chany_top_in[26]
set_disable_timing cby_1__6_/chany_top_in[27]
set_disable_timing cby_1__6_/chany_bottom_in[29]
set_disable_timing cby_1__6_/chany_top_in[29]
set_disable_timing cby_1__6_/chany_top_in[30]
set_disable_timing cby_1__6_/chany_top_in[31]
set_disable_timing cby_1__6_/chany_bottom_in[32]
set_disable_timing cby_1__6_/chany_top_in[32]
set_disable_timing cby_1__6_/chany_bottom_out[0]
set_disable_timing cby_1__6_/chany_top_out[0]
set_disable_timing cby_1__6_/chany_bottom_out[1]
set_disable_timing cby_1__6_/chany_top_out[2]
set_disable_timing cby_1__6_/chany_top_out[3]
set_disable_timing cby_1__6_/chany_bottom_out[4]
set_disable_timing cby_1__6_/chany_bottom_out[5]
set_disable_timing cby_1__6_/chany_top_out[5]
set_disable_timing cby_1__6_/chany_top_out[6]
set_disable_timing cby_1__6_/chany_bottom_out[7]
set_disable_timing cby_1__6_/chany_top_out[7]
set_disable_timing cby_1__6_/chany_bottom_out[8]
set_disable_timing cby_1__6_/chany_top_out[8]
set_disable_timing cby_1__6_/chany_bottom_out[9]
set_disable_timing cby_1__6_/chany_top_out[9]
set_disable_timing cby_1__6_/chany_bottom_out[10]
set_disable_timing cby_1__6_/chany_top_out[10]
set_disable_timing cby_1__6_/chany_bottom_out[12]
set_disable_timing cby_1__6_/chany_top_out[12]
set_disable_timing cby_1__6_/chany_bottom_out[13]
set_disable_timing cby_1__6_/chany_top_out[13]
set_disable_timing cby_1__6_/chany_bottom_out[14]
set_disable_timing cby_1__6_/chany_bottom_out[15]
set_disable_timing cby_1__6_/chany_top_out[15]
set_disable_timing cby_1__6_/chany_bottom_out[16]
set_disable_timing cby_1__6_/chany_bottom_out[17]
set_disable_timing cby_1__6_/chany_top_out[17]
set_disable_timing cby_1__6_/chany_bottom_out[18]
set_disable_timing cby_1__6_/chany_top_out[18]
set_disable_timing cby_1__6_/chany_bottom_out[19]
set_disable_timing cby_1__6_/chany_top_out[19]
set_disable_timing cby_1__6_/chany_top_out[20]
set_disable_timing cby_1__6_/chany_bottom_out[21]
set_disable_timing cby_1__6_/chany_top_out[21]
set_disable_timing cby_1__6_/chany_bottom_out[22]
set_disable_timing cby_1__6_/chany_top_out[22]
set_disable_timing cby_1__6_/chany_bottom_out[23]
set_disable_timing cby_1__6_/chany_top_out[23]
set_disable_timing cby_1__6_/chany_bottom_out[24]
set_disable_timing cby_1__6_/chany_bottom_out[25]
set_disable_timing cby_1__6_/chany_bottom_out[26]
set_disable_timing cby_1__6_/chany_top_out[26]
set_disable_timing cby_1__6_/chany_top_out[27]
set_disable_timing cby_1__6_/chany_bottom_out[29]
set_disable_timing cby_1__6_/chany_top_out[29]
set_disable_timing cby_1__6_/chany_top_out[30]
set_disable_timing cby_1__6_/chany_top_out[31]
set_disable_timing cby_1__6_/chany_bottom_out[32]
set_disable_timing cby_1__6_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_1__7_/chany_bottom_in[0]
set_disable_timing cby_1__7_/chany_bottom_in[1]
set_disable_timing cby_1__7_/chany_top_in[1]
set_disable_timing cby_1__7_/chany_bottom_in[2]
set_disable_timing cby_1__7_/chany_top_in[2]
set_disable_timing cby_1__7_/chany_top_in[3]
set_disable_timing cby_1__7_/chany_bottom_in[4]
set_disable_timing cby_1__7_/chany_top_in[4]
set_disable_timing cby_1__7_/chany_bottom_in[5]
set_disable_timing cby_1__7_/chany_top_in[5]
set_disable_timing cby_1__7_/chany_bottom_in[6]
set_disable_timing cby_1__7_/chany_top_in[6]
set_disable_timing cby_1__7_/chany_bottom_in[8]
set_disable_timing cby_1__7_/chany_top_in[8]
set_disable_timing cby_1__7_/chany_bottom_in[9]
set_disable_timing cby_1__7_/chany_top_in[9]
set_disable_timing cby_1__7_/chany_bottom_in[10]
set_disable_timing cby_1__7_/chany_bottom_in[11]
set_disable_timing cby_1__7_/chany_top_in[11]
set_disable_timing cby_1__7_/chany_bottom_in[12]
set_disable_timing cby_1__7_/chany_top_in[12]
set_disable_timing cby_1__7_/chany_bottom_in[13]
set_disable_timing cby_1__7_/chany_bottom_in[14]
set_disable_timing cby_1__7_/chany_top_in[14]
set_disable_timing cby_1__7_/chany_bottom_in[15]
set_disable_timing cby_1__7_/chany_top_in[15]
set_disable_timing cby_1__7_/chany_bottom_in[16]
set_disable_timing cby_1__7_/chany_top_in[16]
set_disable_timing cby_1__7_/chany_bottom_in[17]
set_disable_timing cby_1__7_/chany_top_in[17]
set_disable_timing cby_1__7_/chany_bottom_in[18]
set_disable_timing cby_1__7_/chany_top_in[18]
set_disable_timing cby_1__7_/chany_bottom_in[19]
set_disable_timing cby_1__7_/chany_bottom_in[20]
set_disable_timing cby_1__7_/chany_top_in[20]
set_disable_timing cby_1__7_/chany_top_in[21]
set_disable_timing cby_1__7_/chany_bottom_in[22]
set_disable_timing cby_1__7_/chany_top_in[22]
set_disable_timing cby_1__7_/chany_bottom_in[23]
set_disable_timing cby_1__7_/chany_top_in[23]
set_disable_timing cby_1__7_/chany_bottom_in[24]
set_disable_timing cby_1__7_/chany_bottom_in[25]
set_disable_timing cby_1__7_/chany_top_in[25]
set_disable_timing cby_1__7_/chany_bottom_in[26]
set_disable_timing cby_1__7_/chany_top_in[26]
set_disable_timing cby_1__7_/chany_bottom_in[27]
set_disable_timing cby_1__7_/chany_top_in[27]
set_disable_timing cby_1__7_/chany_bottom_in[28]
set_disable_timing cby_1__7_/chany_top_in[28]
set_disable_timing cby_1__7_/chany_top_in[29]
set_disable_timing cby_1__7_/chany_bottom_in[30]
set_disable_timing cby_1__7_/chany_top_in[30]
set_disable_timing cby_1__7_/chany_top_in[31]
set_disable_timing cby_1__7_/chany_bottom_in[32]
set_disable_timing cby_1__7_/chany_top_in[32]
set_disable_timing cby_1__7_/chany_bottom_out[0]
set_disable_timing cby_1__7_/chany_bottom_out[1]
set_disable_timing cby_1__7_/chany_top_out[1]
set_disable_timing cby_1__7_/chany_bottom_out[2]
set_disable_timing cby_1__7_/chany_top_out[2]
set_disable_timing cby_1__7_/chany_top_out[3]
set_disable_timing cby_1__7_/chany_bottom_out[4]
set_disable_timing cby_1__7_/chany_top_out[4]
set_disable_timing cby_1__7_/chany_bottom_out[5]
set_disable_timing cby_1__7_/chany_top_out[5]
set_disable_timing cby_1__7_/chany_bottom_out[6]
set_disable_timing cby_1__7_/chany_top_out[6]
set_disable_timing cby_1__7_/chany_bottom_out[8]
set_disable_timing cby_1__7_/chany_top_out[8]
set_disable_timing cby_1__7_/chany_bottom_out[9]
set_disable_timing cby_1__7_/chany_top_out[9]
set_disable_timing cby_1__7_/chany_bottom_out[10]
set_disable_timing cby_1__7_/chany_bottom_out[11]
set_disable_timing cby_1__7_/chany_top_out[11]
set_disable_timing cby_1__7_/chany_bottom_out[12]
set_disable_timing cby_1__7_/chany_top_out[12]
set_disable_timing cby_1__7_/chany_bottom_out[13]
set_disable_timing cby_1__7_/chany_bottom_out[14]
set_disable_timing cby_1__7_/chany_top_out[14]
set_disable_timing cby_1__7_/chany_bottom_out[15]
set_disable_timing cby_1__7_/chany_top_out[15]
set_disable_timing cby_1__7_/chany_bottom_out[16]
set_disable_timing cby_1__7_/chany_top_out[16]
set_disable_timing cby_1__7_/chany_bottom_out[17]
set_disable_timing cby_1__7_/chany_top_out[17]
set_disable_timing cby_1__7_/chany_bottom_out[18]
set_disable_timing cby_1__7_/chany_top_out[18]
set_disable_timing cby_1__7_/chany_bottom_out[19]
set_disable_timing cby_1__7_/chany_bottom_out[20]
set_disable_timing cby_1__7_/chany_top_out[20]
set_disable_timing cby_1__7_/chany_top_out[21]
set_disable_timing cby_1__7_/chany_bottom_out[22]
set_disable_timing cby_1__7_/chany_top_out[22]
set_disable_timing cby_1__7_/chany_bottom_out[23]
set_disable_timing cby_1__7_/chany_top_out[23]
set_disable_timing cby_1__7_/chany_bottom_out[24]
set_disable_timing cby_1__7_/chany_bottom_out[25]
set_disable_timing cby_1__7_/chany_top_out[25]
set_disable_timing cby_1__7_/chany_bottom_out[26]
set_disable_timing cby_1__7_/chany_top_out[26]
set_disable_timing cby_1__7_/chany_bottom_out[27]
set_disable_timing cby_1__7_/chany_top_out[27]
set_disable_timing cby_1__7_/chany_bottom_out[28]
set_disable_timing cby_1__7_/chany_top_out[28]
set_disable_timing cby_1__7_/chany_top_out[29]
set_disable_timing cby_1__7_/chany_bottom_out[30]
set_disable_timing cby_1__7_/chany_top_out[30]
set_disable_timing cby_1__7_/chany_top_out[31]
set_disable_timing cby_1__7_/chany_bottom_out[32]
set_disable_timing cby_1__7_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_2__1_/chany_top_in[0]
set_disable_timing cby_2__1_/chany_bottom_in[1]
set_disable_timing cby_2__1_/chany_top_in[1]
set_disable_timing cby_2__1_/chany_bottom_in[2]
set_disable_timing cby_2__1_/chany_top_in[2]
set_disable_timing cby_2__1_/chany_bottom_in[3]
set_disable_timing cby_2__1_/chany_top_in[3]
set_disable_timing cby_2__1_/chany_bottom_in[4]
set_disable_timing cby_2__1_/chany_bottom_in[5]
set_disable_timing cby_2__1_/chany_top_in[5]
set_disable_timing cby_2__1_/chany_bottom_in[8]
set_disable_timing cby_2__1_/chany_bottom_in[9]
set_disable_timing cby_2__1_/chany_bottom_in[11]
set_disable_timing cby_2__1_/chany_bottom_in[13]
set_disable_timing cby_2__1_/chany_bottom_in[14]
set_disable_timing cby_2__1_/chany_bottom_in[15]
set_disable_timing cby_2__1_/chany_top_in[16]
set_disable_timing cby_2__1_/chany_bottom_in[17]
set_disable_timing cby_2__1_/chany_bottom_in[18]
set_disable_timing cby_2__1_/chany_bottom_in[19]
set_disable_timing cby_2__1_/chany_top_in[20]
set_disable_timing cby_2__1_/chany_bottom_in[21]
set_disable_timing cby_2__1_/chany_bottom_in[22]
set_disable_timing cby_2__1_/chany_bottom_in[23]
set_disable_timing cby_2__1_/chany_bottom_in[24]
set_disable_timing cby_2__1_/chany_top_in[24]
set_disable_timing cby_2__1_/chany_bottom_in[26]
set_disable_timing cby_2__1_/chany_bottom_in[27]
set_disable_timing cby_2__1_/chany_top_in[27]
set_disable_timing cby_2__1_/chany_bottom_in[28]
set_disable_timing cby_2__1_/chany_top_in[28]
set_disable_timing cby_2__1_/chany_bottom_in[30]
set_disable_timing cby_2__1_/chany_bottom_in[31]
set_disable_timing cby_2__1_/chany_top_in[31]
set_disable_timing cby_2__1_/chany_bottom_in[32]
set_disable_timing cby_2__1_/chany_top_out[0]
set_disable_timing cby_2__1_/chany_bottom_out[1]
set_disable_timing cby_2__1_/chany_top_out[1]
set_disable_timing cby_2__1_/chany_bottom_out[2]
set_disable_timing cby_2__1_/chany_top_out[2]
set_disable_timing cby_2__1_/chany_bottom_out[3]
set_disable_timing cby_2__1_/chany_top_out[3]
set_disable_timing cby_2__1_/chany_bottom_out[4]
set_disable_timing cby_2__1_/chany_bottom_out[5]
set_disable_timing cby_2__1_/chany_top_out[5]
set_disable_timing cby_2__1_/chany_bottom_out[8]
set_disable_timing cby_2__1_/chany_bottom_out[9]
set_disable_timing cby_2__1_/chany_bottom_out[11]
set_disable_timing cby_2__1_/chany_bottom_out[13]
set_disable_timing cby_2__1_/chany_bottom_out[14]
set_disable_timing cby_2__1_/chany_bottom_out[15]
set_disable_timing cby_2__1_/chany_top_out[16]
set_disable_timing cby_2__1_/chany_bottom_out[17]
set_disable_timing cby_2__1_/chany_bottom_out[18]
set_disable_timing cby_2__1_/chany_bottom_out[19]
set_disable_timing cby_2__1_/chany_top_out[20]
set_disable_timing cby_2__1_/chany_bottom_out[21]
set_disable_timing cby_2__1_/chany_bottom_out[22]
set_disable_timing cby_2__1_/chany_bottom_out[23]
set_disable_timing cby_2__1_/chany_bottom_out[24]
set_disable_timing cby_2__1_/chany_top_out[24]
set_disable_timing cby_2__1_/chany_bottom_out[26]
set_disable_timing cby_2__1_/chany_bottom_out[27]
set_disable_timing cby_2__1_/chany_top_out[27]
set_disable_timing cby_2__1_/chany_bottom_out[28]
set_disable_timing cby_2__1_/chany_top_out[28]
set_disable_timing cby_2__1_/chany_bottom_out[30]
set_disable_timing cby_2__1_/chany_bottom_out[31]
set_disable_timing cby_2__1_/chany_top_out[31]
set_disable_timing cby_2__1_/chany_bottom_out[32]
##################################################
# Disable timing for Connection block cby_1__2_
##################################################
set_disable_timing cby_2__2_/chany_top_in[0]
set_disable_timing cby_2__2_/chany_top_in[1]
set_disable_timing cby_2__2_/chany_bottom_in[2]
set_disable_timing cby_2__2_/chany_top_in[2]
set_disable_timing cby_2__2_/chany_bottom_in[3]
set_disable_timing cby_2__2_/chany_top_in[4]
set_disable_timing cby_2__2_/chany_bottom_in[5]
set_disable_timing cby_2__2_/chany_bottom_in[6]
set_disable_timing cby_2__2_/chany_top_in[7]
set_disable_timing cby_2__2_/chany_bottom_in[9]
set_disable_timing cby_2__2_/chany_bottom_in[10]
set_disable_timing cby_2__2_/chany_bottom_in[14]
set_disable_timing cby_2__2_/chany_bottom_in[15]
set_disable_timing cby_2__2_/chany_bottom_in[18]
set_disable_timing cby_2__2_/chany_bottom_in[19]
set_disable_timing cby_2__2_/chany_bottom_in[22]
set_disable_timing cby_2__2_/chany_bottom_in[23]
set_disable_timing cby_2__2_/chany_bottom_in[25]
set_disable_timing cby_2__2_/chany_top_in[26]
set_disable_timing cby_2__2_/chany_bottom_in[27]
set_disable_timing cby_2__2_/chany_bottom_in[29]
set_disable_timing cby_2__2_/chany_top_in[30]
set_disable_timing cby_2__2_/chany_bottom_in[31]
set_disable_timing cby_2__2_/chany_top_out[0]
set_disable_timing cby_2__2_/chany_top_out[1]
set_disable_timing cby_2__2_/chany_bottom_out[2]
set_disable_timing cby_2__2_/chany_top_out[2]
set_disable_timing cby_2__2_/chany_bottom_out[3]
set_disable_timing cby_2__2_/chany_top_out[4]
set_disable_timing cby_2__2_/chany_bottom_out[5]
set_disable_timing cby_2__2_/chany_bottom_out[6]
set_disable_timing cby_2__2_/chany_top_out[7]
set_disable_timing cby_2__2_/chany_bottom_out[9]
set_disable_timing cby_2__2_/chany_bottom_out[10]
set_disable_timing cby_2__2_/chany_bottom_out[14]
set_disable_timing cby_2__2_/chany_bottom_out[15]
set_disable_timing cby_2__2_/chany_bottom_out[18]
set_disable_timing cby_2__2_/chany_bottom_out[19]
set_disable_timing cby_2__2_/chany_bottom_out[22]
set_disable_timing cby_2__2_/chany_bottom_out[23]
set_disable_timing cby_2__2_/chany_bottom_out[25]
set_disable_timing cby_2__2_/chany_top_out[26]
set_disable_timing cby_2__2_/chany_bottom_out[27]
set_disable_timing cby_2__2_/chany_bottom_out[29]
set_disable_timing cby_2__2_/chany_top_out[30]
set_disable_timing cby_2__2_/chany_bottom_out[31]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0]
set_disable_timing cby_2__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_9_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_13_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_17_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_21_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_25_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_29_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_33_[0]
set_disable_timing cby_2__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_37_[0]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[1]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[0]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[3]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[2]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[5]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[4]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[7]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[7]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[6]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_9/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[9]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[8]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_6/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_8/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_9/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[11]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_2__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_2__2_/mux_left_ipin_8/in[10]
set_disable_timing cby_2__2_/mux_right_ipin_4/in[10]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_2__3_/chany_bottom_in[0]
set_disable_timing cby_2__3_/chany_top_in[0]
set_disable_timing cby_2__3_/chany_top_in[1]
set_disable_timing cby_2__3_/chany_bottom_in[3]
set_disable_timing cby_2__3_/chany_bottom_in[6]
set_disable_timing cby_2__3_/chany_top_in[6]
set_disable_timing cby_2__3_/chany_bottom_in[7]
set_disable_timing cby_2__3_/chany_bottom_in[10]
set_disable_timing cby_2__3_/chany_bottom_in[11]
set_disable_timing cby_2__3_/chany_top_in[11]
set_disable_timing cby_2__3_/chany_bottom_in[15]
set_disable_timing cby_2__3_/chany_bottom_in[16]
set_disable_timing cby_2__3_/chany_bottom_in[19]
set_disable_timing cby_2__3_/chany_bottom_in[20]
set_disable_timing cby_2__3_/chany_bottom_in[23]
set_disable_timing cby_2__3_/chany_top_in[23]
set_disable_timing cby_2__3_/chany_top_in[25]
set_disable_timing cby_2__3_/chany_bottom_in[26]
set_disable_timing cby_2__3_/chany_top_in[27]
set_disable_timing cby_2__3_/chany_bottom_in[28]
set_disable_timing cby_2__3_/chany_top_in[29]
set_disable_timing cby_2__3_/chany_bottom_in[30]
set_disable_timing cby_2__3_/chany_top_in[31]
set_disable_timing cby_2__3_/chany_bottom_in[32]
set_disable_timing cby_2__3_/chany_bottom_out[0]
set_disable_timing cby_2__3_/chany_top_out[0]
set_disable_timing cby_2__3_/chany_top_out[1]
set_disable_timing cby_2__3_/chany_bottom_out[3]
set_disable_timing cby_2__3_/chany_bottom_out[6]
set_disable_timing cby_2__3_/chany_top_out[6]
set_disable_timing cby_2__3_/chany_bottom_out[7]
set_disable_timing cby_2__3_/chany_bottom_out[10]
set_disable_timing cby_2__3_/chany_bottom_out[11]
set_disable_timing cby_2__3_/chany_top_out[11]
set_disable_timing cby_2__3_/chany_bottom_out[15]
set_disable_timing cby_2__3_/chany_bottom_out[16]
set_disable_timing cby_2__3_/chany_bottom_out[19]
set_disable_timing cby_2__3_/chany_bottom_out[20]
set_disable_timing cby_2__3_/chany_bottom_out[23]
set_disable_timing cby_2__3_/chany_top_out[23]
set_disable_timing cby_2__3_/chany_top_out[25]
set_disable_timing cby_2__3_/chany_bottom_out[26]
set_disable_timing cby_2__3_/chany_top_out[27]
set_disable_timing cby_2__3_/chany_bottom_out[28]
set_disable_timing cby_2__3_/chany_top_out[29]
set_disable_timing cby_2__3_/chany_bottom_out[30]
set_disable_timing cby_2__3_/chany_top_out[31]
set_disable_timing cby_2__3_/chany_bottom_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_2__4_/chany_top_in[0]
set_disable_timing cby_2__4_/chany_bottom_in[1]
set_disable_timing cby_2__4_/chany_top_in[3]
set_disable_timing cby_2__4_/chany_top_in[5]
set_disable_timing cby_2__4_/chany_bottom_in[7]
set_disable_timing cby_2__4_/chany_top_in[7]
set_disable_timing cby_2__4_/chany_top_in[10]
set_disable_timing cby_2__4_/chany_bottom_in[11]
set_disable_timing cby_2__4_/chany_top_in[11]
set_disable_timing cby_2__4_/chany_bottom_in[12]
set_disable_timing cby_2__4_/chany_top_in[15]
set_disable_timing cby_2__4_/chany_bottom_in[16]
set_disable_timing cby_2__4_/chany_bottom_in[17]
set_disable_timing cby_2__4_/chany_top_in[19]
set_disable_timing cby_2__4_/chany_bottom_in[20]
set_disable_timing cby_2__4_/chany_bottom_in[21]
set_disable_timing cby_2__4_/chany_top_in[22]
set_disable_timing cby_2__4_/chany_top_in[23]
set_disable_timing cby_2__4_/chany_top_in[24]
set_disable_timing cby_2__4_/chany_top_in[26]
set_disable_timing cby_2__4_/chany_bottom_in[27]
set_disable_timing cby_2__4_/chany_top_in[27]
set_disable_timing cby_2__4_/chany_top_in[28]
set_disable_timing cby_2__4_/chany_bottom_in[29]
set_disable_timing cby_2__4_/chany_top_in[30]
set_disable_timing cby_2__4_/chany_bottom_in[31]
set_disable_timing cby_2__4_/chany_top_in[31]
set_disable_timing cby_2__4_/chany_top_in[32]
set_disable_timing cby_2__4_/chany_top_out[0]
set_disable_timing cby_2__4_/chany_bottom_out[1]
set_disable_timing cby_2__4_/chany_top_out[3]
set_disable_timing cby_2__4_/chany_top_out[5]
set_disable_timing cby_2__4_/chany_bottom_out[7]
set_disable_timing cby_2__4_/chany_top_out[7]
set_disable_timing cby_2__4_/chany_top_out[10]
set_disable_timing cby_2__4_/chany_bottom_out[11]
set_disable_timing cby_2__4_/chany_top_out[11]
set_disable_timing cby_2__4_/chany_bottom_out[12]
set_disable_timing cby_2__4_/chany_top_out[15]
set_disable_timing cby_2__4_/chany_bottom_out[16]
set_disable_timing cby_2__4_/chany_bottom_out[17]
set_disable_timing cby_2__4_/chany_top_out[19]
set_disable_timing cby_2__4_/chany_bottom_out[20]
set_disable_timing cby_2__4_/chany_bottom_out[21]
set_disable_timing cby_2__4_/chany_top_out[22]
set_disable_timing cby_2__4_/chany_top_out[23]
set_disable_timing cby_2__4_/chany_top_out[24]
set_disable_timing cby_2__4_/chany_top_out[26]
set_disable_timing cby_2__4_/chany_bottom_out[27]
set_disable_timing cby_2__4_/chany_top_out[27]
set_disable_timing cby_2__4_/chany_top_out[28]
set_disable_timing cby_2__4_/chany_bottom_out[29]
set_disable_timing cby_2__4_/chany_top_out[30]
set_disable_timing cby_2__4_/chany_bottom_out[31]
set_disable_timing cby_2__4_/chany_top_out[31]
set_disable_timing cby_2__4_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_2__5_/chany_bottom_in[0]
set_disable_timing cby_2__5_/chany_bottom_in[2]
set_disable_timing cby_2__5_/chany_top_in[2]
set_disable_timing cby_2__5_/chany_top_in[3]
set_disable_timing cby_2__5_/chany_bottom_in[4]
set_disable_timing cby_2__5_/chany_top_in[4]
set_disable_timing cby_2__5_/chany_top_in[6]
set_disable_timing cby_2__5_/chany_top_in[7]
set_disable_timing cby_2__5_/chany_bottom_in[8]
set_disable_timing cby_2__5_/chany_top_in[9]
set_disable_timing cby_2__5_/chany_top_in[10]
set_disable_timing cby_2__5_/chany_top_in[11]
set_disable_timing cby_2__5_/chany_bottom_in[12]
set_disable_timing cby_2__5_/chany_bottom_in[13]
set_disable_timing cby_2__5_/chany_top_in[14]
set_disable_timing cby_2__5_/chany_top_in[15]
set_disable_timing cby_2__5_/chany_bottom_in[16]
set_disable_timing cby_2__5_/chany_bottom_in[17]
set_disable_timing cby_2__5_/chany_bottom_in[18]
set_disable_timing cby_2__5_/chany_top_in[18]
set_disable_timing cby_2__5_/chany_top_in[19]
set_disable_timing cby_2__5_/chany_bottom_in[21]
set_disable_timing cby_2__5_/chany_top_in[21]
set_disable_timing cby_2__5_/chany_bottom_in[22]
set_disable_timing cby_2__5_/chany_top_in[22]
set_disable_timing cby_2__5_/chany_top_in[23]
set_disable_timing cby_2__5_/chany_bottom_in[24]
set_disable_timing cby_2__5_/chany_top_in[25]
set_disable_timing cby_2__5_/chany_top_in[26]
set_disable_timing cby_2__5_/chany_top_in[27]
set_disable_timing cby_2__5_/chany_bottom_in[28]
set_disable_timing cby_2__5_/chany_top_in[29]
set_disable_timing cby_2__5_/chany_bottom_in[30]
set_disable_timing cby_2__5_/chany_top_in[30]
set_disable_timing cby_2__5_/chany_top_in[31]
set_disable_timing cby_2__5_/chany_bottom_out[0]
set_disable_timing cby_2__5_/chany_bottom_out[2]
set_disable_timing cby_2__5_/chany_top_out[2]
set_disable_timing cby_2__5_/chany_top_out[3]
set_disable_timing cby_2__5_/chany_bottom_out[4]
set_disable_timing cby_2__5_/chany_top_out[4]
set_disable_timing cby_2__5_/chany_top_out[6]
set_disable_timing cby_2__5_/chany_top_out[7]
set_disable_timing cby_2__5_/chany_bottom_out[8]
set_disable_timing cby_2__5_/chany_top_out[9]
set_disable_timing cby_2__5_/chany_top_out[10]
set_disable_timing cby_2__5_/chany_top_out[11]
set_disable_timing cby_2__5_/chany_bottom_out[12]
set_disable_timing cby_2__5_/chany_bottom_out[13]
set_disable_timing cby_2__5_/chany_top_out[14]
set_disable_timing cby_2__5_/chany_top_out[15]
set_disable_timing cby_2__5_/chany_bottom_out[16]
set_disable_timing cby_2__5_/chany_bottom_out[17]
set_disable_timing cby_2__5_/chany_bottom_out[18]
set_disable_timing cby_2__5_/chany_top_out[18]
set_disable_timing cby_2__5_/chany_top_out[19]
set_disable_timing cby_2__5_/chany_bottom_out[21]
set_disable_timing cby_2__5_/chany_top_out[21]
set_disable_timing cby_2__5_/chany_bottom_out[22]
set_disable_timing cby_2__5_/chany_top_out[22]
set_disable_timing cby_2__5_/chany_top_out[23]
set_disable_timing cby_2__5_/chany_bottom_out[24]
set_disable_timing cby_2__5_/chany_top_out[25]
set_disable_timing cby_2__5_/chany_top_out[26]
set_disable_timing cby_2__5_/chany_top_out[27]
set_disable_timing cby_2__5_/chany_bottom_out[28]
set_disable_timing cby_2__5_/chany_top_out[29]
set_disable_timing cby_2__5_/chany_bottom_out[30]
set_disable_timing cby_2__5_/chany_top_out[30]
set_disable_timing cby_2__5_/chany_top_out[31]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_2__6_/chany_bottom_in[0]
set_disable_timing cby_2__6_/chany_bottom_in[1]
set_disable_timing cby_2__6_/chany_top_in[1]
set_disable_timing cby_2__6_/chany_top_in[2]
set_disable_timing cby_2__6_/chany_bottom_in[3]
set_disable_timing cby_2__6_/chany_top_in[3]
set_disable_timing cby_2__6_/chany_bottom_in[4]
set_disable_timing cby_2__6_/chany_bottom_in[5]
set_disable_timing cby_2__6_/chany_top_in[5]
set_disable_timing cby_2__6_/chany_top_in[6]
set_disable_timing cby_2__6_/chany_top_in[7]
set_disable_timing cby_2__6_/chany_bottom_in[8]
set_disable_timing cby_2__6_/chany_top_in[8]
set_disable_timing cby_2__6_/chany_bottom_in[9]
set_disable_timing cby_2__6_/chany_top_in[9]
set_disable_timing cby_2__6_/chany_top_in[10]
set_disable_timing cby_2__6_/chany_top_in[11]
set_disable_timing cby_2__6_/chany_bottom_in[12]
set_disable_timing cby_2__6_/chany_bottom_in[13]
set_disable_timing cby_2__6_/chany_top_in[13]
set_disable_timing cby_2__6_/chany_bottom_in[14]
set_disable_timing cby_2__6_/chany_top_in[14]
set_disable_timing cby_2__6_/chany_top_in[15]
set_disable_timing cby_2__6_/chany_bottom_in[16]
set_disable_timing cby_2__6_/chany_bottom_in[17]
set_disable_timing cby_2__6_/chany_top_in[17]
set_disable_timing cby_2__6_/chany_bottom_in[18]
set_disable_timing cby_2__6_/chany_top_in[18]
set_disable_timing cby_2__6_/chany_bottom_in[19]
set_disable_timing cby_2__6_/chany_top_in[19]
set_disable_timing cby_2__6_/chany_bottom_in[20]
set_disable_timing cby_2__6_/chany_top_in[20]
set_disable_timing cby_2__6_/chany_top_in[21]
set_disable_timing cby_2__6_/chany_bottom_in[22]
set_disable_timing cby_2__6_/chany_top_in[22]
set_disable_timing cby_2__6_/chany_bottom_in[23]
set_disable_timing cby_2__6_/chany_top_in[23]
set_disable_timing cby_2__6_/chany_bottom_in[24]
set_disable_timing cby_2__6_/chany_top_in[24]
set_disable_timing cby_2__6_/chany_bottom_in[25]
set_disable_timing cby_2__6_/chany_top_in[25]
set_disable_timing cby_2__6_/chany_top_in[26]
set_disable_timing cby_2__6_/chany_top_in[27]
set_disable_timing cby_2__6_/chany_bottom_in[28]
set_disable_timing cby_2__6_/chany_top_in[28]
set_disable_timing cby_2__6_/chany_bottom_in[29]
set_disable_timing cby_2__6_/chany_top_in[29]
set_disable_timing cby_2__6_/chany_top_in[30]
set_disable_timing cby_2__6_/chany_bottom_in[31]
set_disable_timing cby_2__6_/chany_top_in[31]
set_disable_timing cby_2__6_/chany_bottom_in[32]
set_disable_timing cby_2__6_/chany_top_in[32]
set_disable_timing cby_2__6_/chany_bottom_out[0]
set_disable_timing cby_2__6_/chany_bottom_out[1]
set_disable_timing cby_2__6_/chany_top_out[1]
set_disable_timing cby_2__6_/chany_top_out[2]
set_disable_timing cby_2__6_/chany_bottom_out[3]
set_disable_timing cby_2__6_/chany_top_out[3]
set_disable_timing cby_2__6_/chany_bottom_out[4]
set_disable_timing cby_2__6_/chany_bottom_out[5]
set_disable_timing cby_2__6_/chany_top_out[5]
set_disable_timing cby_2__6_/chany_top_out[6]
set_disable_timing cby_2__6_/chany_top_out[7]
set_disable_timing cby_2__6_/chany_bottom_out[8]
set_disable_timing cby_2__6_/chany_top_out[8]
set_disable_timing cby_2__6_/chany_bottom_out[9]
set_disable_timing cby_2__6_/chany_top_out[9]
set_disable_timing cby_2__6_/chany_top_out[10]
set_disable_timing cby_2__6_/chany_top_out[11]
set_disable_timing cby_2__6_/chany_bottom_out[12]
set_disable_timing cby_2__6_/chany_bottom_out[13]
set_disable_timing cby_2__6_/chany_top_out[13]
set_disable_timing cby_2__6_/chany_bottom_out[14]
set_disable_timing cby_2__6_/chany_top_out[14]
set_disable_timing cby_2__6_/chany_top_out[15]
set_disable_timing cby_2__6_/chany_bottom_out[16]
set_disable_timing cby_2__6_/chany_bottom_out[17]
set_disable_timing cby_2__6_/chany_top_out[17]
set_disable_timing cby_2__6_/chany_bottom_out[18]
set_disable_timing cby_2__6_/chany_top_out[18]
set_disable_timing cby_2__6_/chany_bottom_out[19]
set_disable_timing cby_2__6_/chany_top_out[19]
set_disable_timing cby_2__6_/chany_bottom_out[20]
set_disable_timing cby_2__6_/chany_top_out[20]
set_disable_timing cby_2__6_/chany_top_out[21]
set_disable_timing cby_2__6_/chany_bottom_out[22]
set_disable_timing cby_2__6_/chany_top_out[22]
set_disable_timing cby_2__6_/chany_bottom_out[23]
set_disable_timing cby_2__6_/chany_top_out[23]
set_disable_timing cby_2__6_/chany_bottom_out[24]
set_disable_timing cby_2__6_/chany_top_out[24]
set_disable_timing cby_2__6_/chany_bottom_out[25]
set_disable_timing cby_2__6_/chany_top_out[25]
set_disable_timing cby_2__6_/chany_top_out[26]
set_disable_timing cby_2__6_/chany_top_out[27]
set_disable_timing cby_2__6_/chany_bottom_out[28]
set_disable_timing cby_2__6_/chany_top_out[28]
set_disable_timing cby_2__6_/chany_bottom_out[29]
set_disable_timing cby_2__6_/chany_top_out[29]
set_disable_timing cby_2__6_/chany_top_out[30]
set_disable_timing cby_2__6_/chany_bottom_out[31]
set_disable_timing cby_2__6_/chany_top_out[31]
set_disable_timing cby_2__6_/chany_bottom_out[32]
set_disable_timing cby_2__6_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_2__7_/chany_bottom_in[0]
set_disable_timing cby_2__7_/chany_top_in[0]
set_disable_timing cby_2__7_/chany_bottom_in[1]
set_disable_timing cby_2__7_/chany_top_in[1]
set_disable_timing cby_2__7_/chany_bottom_in[2]
set_disable_timing cby_2__7_/chany_top_in[2]
set_disable_timing cby_2__7_/chany_bottom_in[4]
set_disable_timing cby_2__7_/chany_top_in[4]
set_disable_timing cby_2__7_/chany_bottom_in[5]
set_disable_timing cby_2__7_/chany_top_in[5]
set_disable_timing cby_2__7_/chany_bottom_in[6]
set_disable_timing cby_2__7_/chany_top_in[6]
set_disable_timing cby_2__7_/chany_top_in[7]
set_disable_timing cby_2__7_/chany_bottom_in[8]
set_disable_timing cby_2__7_/chany_top_in[8]
set_disable_timing cby_2__7_/chany_bottom_in[9]
set_disable_timing cby_2__7_/chany_top_in[9]
set_disable_timing cby_2__7_/chany_bottom_in[10]
set_disable_timing cby_2__7_/chany_top_in[10]
set_disable_timing cby_2__7_/chany_top_in[11]
set_disable_timing cby_2__7_/chany_top_in[12]
set_disable_timing cby_2__7_/chany_bottom_in[13]
set_disable_timing cby_2__7_/chany_top_in[13]
set_disable_timing cby_2__7_/chany_bottom_in[14]
set_disable_timing cby_2__7_/chany_top_in[14]
set_disable_timing cby_2__7_/chany_bottom_in[15]
set_disable_timing cby_2__7_/chany_top_in[15]
set_disable_timing cby_2__7_/chany_top_in[16]
set_disable_timing cby_2__7_/chany_bottom_in[17]
set_disable_timing cby_2__7_/chany_top_in[17]
set_disable_timing cby_2__7_/chany_bottom_in[18]
set_disable_timing cby_2__7_/chany_top_in[18]
set_disable_timing cby_2__7_/chany_bottom_in[19]
set_disable_timing cby_2__7_/chany_top_in[19]
set_disable_timing cby_2__7_/chany_bottom_in[20]
set_disable_timing cby_2__7_/chany_top_in[20]
set_disable_timing cby_2__7_/chany_bottom_in[21]
set_disable_timing cby_2__7_/chany_top_in[21]
set_disable_timing cby_2__7_/chany_top_in[22]
set_disable_timing cby_2__7_/chany_bottom_in[23]
set_disable_timing cby_2__7_/chany_top_in[23]
set_disable_timing cby_2__7_/chany_bottom_in[24]
set_disable_timing cby_2__7_/chany_top_in[24]
set_disable_timing cby_2__7_/chany_bottom_in[25]
set_disable_timing cby_2__7_/chany_top_in[25]
set_disable_timing cby_2__7_/chany_bottom_in[26]
set_disable_timing cby_2__7_/chany_top_in[26]
set_disable_timing cby_2__7_/chany_top_in[27]
set_disable_timing cby_2__7_/chany_bottom_in[28]
set_disable_timing cby_2__7_/chany_top_in[28]
set_disable_timing cby_2__7_/chany_bottom_in[29]
set_disable_timing cby_2__7_/chany_top_in[29]
set_disable_timing cby_2__7_/chany_bottom_in[30]
set_disable_timing cby_2__7_/chany_top_in[30]
set_disable_timing cby_2__7_/chany_top_in[31]
set_disable_timing cby_2__7_/chany_top_in[32]
set_disable_timing cby_2__7_/chany_bottom_out[0]
set_disable_timing cby_2__7_/chany_top_out[0]
set_disable_timing cby_2__7_/chany_bottom_out[1]
set_disable_timing cby_2__7_/chany_top_out[1]
set_disable_timing cby_2__7_/chany_bottom_out[2]
set_disable_timing cby_2__7_/chany_top_out[2]
set_disable_timing cby_2__7_/chany_bottom_out[4]
set_disable_timing cby_2__7_/chany_top_out[4]
set_disable_timing cby_2__7_/chany_bottom_out[5]
set_disable_timing cby_2__7_/chany_top_out[5]
set_disable_timing cby_2__7_/chany_bottom_out[6]
set_disable_timing cby_2__7_/chany_top_out[6]
set_disable_timing cby_2__7_/chany_top_out[7]
set_disable_timing cby_2__7_/chany_bottom_out[8]
set_disable_timing cby_2__7_/chany_top_out[8]
set_disable_timing cby_2__7_/chany_bottom_out[9]
set_disable_timing cby_2__7_/chany_top_out[9]
set_disable_timing cby_2__7_/chany_bottom_out[10]
set_disable_timing cby_2__7_/chany_top_out[10]
set_disable_timing cby_2__7_/chany_top_out[11]
set_disable_timing cby_2__7_/chany_top_out[12]
set_disable_timing cby_2__7_/chany_bottom_out[13]
set_disable_timing cby_2__7_/chany_top_out[13]
set_disable_timing cby_2__7_/chany_bottom_out[14]
set_disable_timing cby_2__7_/chany_top_out[14]
set_disable_timing cby_2__7_/chany_bottom_out[15]
set_disable_timing cby_2__7_/chany_top_out[15]
set_disable_timing cby_2__7_/chany_top_out[16]
set_disable_timing cby_2__7_/chany_bottom_out[17]
set_disable_timing cby_2__7_/chany_top_out[17]
set_disable_timing cby_2__7_/chany_bottom_out[18]
set_disable_timing cby_2__7_/chany_top_out[18]
set_disable_timing cby_2__7_/chany_bottom_out[19]
set_disable_timing cby_2__7_/chany_top_out[19]
set_disable_timing cby_2__7_/chany_bottom_out[20]
set_disable_timing cby_2__7_/chany_top_out[20]
set_disable_timing cby_2__7_/chany_bottom_out[21]
set_disable_timing cby_2__7_/chany_top_out[21]
set_disable_timing cby_2__7_/chany_top_out[22]
set_disable_timing cby_2__7_/chany_bottom_out[23]
set_disable_timing cby_2__7_/chany_top_out[23]
set_disable_timing cby_2__7_/chany_bottom_out[24]
set_disable_timing cby_2__7_/chany_top_out[24]
set_disable_timing cby_2__7_/chany_bottom_out[25]
set_disable_timing cby_2__7_/chany_top_out[25]
set_disable_timing cby_2__7_/chany_bottom_out[26]
set_disable_timing cby_2__7_/chany_top_out[26]
set_disable_timing cby_2__7_/chany_top_out[27]
set_disable_timing cby_2__7_/chany_bottom_out[28]
set_disable_timing cby_2__7_/chany_top_out[28]
set_disable_timing cby_2__7_/chany_bottom_out[29]
set_disable_timing cby_2__7_/chany_top_out[29]
set_disable_timing cby_2__7_/chany_bottom_out[30]
set_disable_timing cby_2__7_/chany_top_out[30]
set_disable_timing cby_2__7_/chany_top_out[31]
set_disable_timing cby_2__7_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_3__1_/chany_bottom_in[1]
set_disable_timing cby_3__1_/chany_top_in[1]
set_disable_timing cby_3__1_/chany_bottom_in[2]
set_disable_timing cby_3__1_/chany_bottom_in[3]
set_disable_timing cby_3__1_/chany_bottom_in[4]
set_disable_timing cby_3__1_/chany_top_in[4]
set_disable_timing cby_3__1_/chany_bottom_in[5]
set_disable_timing cby_3__1_/chany_bottom_in[6]
set_disable_timing cby_3__1_/chany_top_in[7]
set_disable_timing cby_3__1_/chany_bottom_in[8]
set_disable_timing cby_3__1_/chany_top_in[8]
set_disable_timing cby_3__1_/chany_bottom_in[9]
set_disable_timing cby_3__1_/chany_top_in[9]
set_disable_timing cby_3__1_/chany_bottom_in[11]
set_disable_timing cby_3__1_/chany_bottom_in[13]
set_disable_timing cby_3__1_/chany_bottom_in[14]
set_disable_timing cby_3__1_/chany_bottom_in[16]
set_disable_timing cby_3__1_/chany_bottom_in[17]
set_disable_timing cby_3__1_/chany_bottom_in[19]
set_disable_timing cby_3__1_/chany_bottom_in[20]
set_disable_timing cby_3__1_/chany_top_in[20]
set_disable_timing cby_3__1_/chany_top_in[22]
set_disable_timing cby_3__1_/chany_bottom_in[23]
set_disable_timing cby_3__1_/chany_bottom_in[24]
set_disable_timing cby_3__1_/chany_bottom_in[25]
set_disable_timing cby_3__1_/chany_bottom_in[26]
set_disable_timing cby_3__1_/chany_bottom_in[27]
set_disable_timing cby_3__1_/chany_bottom_in[28]
set_disable_timing cby_3__1_/chany_bottom_in[29]
set_disable_timing cby_3__1_/chany_bottom_in[30]
set_disable_timing cby_3__1_/chany_bottom_in[31]
set_disable_timing cby_3__1_/chany_bottom_in[32]
set_disable_timing cby_3__1_/chany_top_in[32]
set_disable_timing cby_3__1_/chany_bottom_out[1]
set_disable_timing cby_3__1_/chany_top_out[1]
set_disable_timing cby_3__1_/chany_bottom_out[2]
set_disable_timing cby_3__1_/chany_bottom_out[3]
set_disable_timing cby_3__1_/chany_bottom_out[4]
set_disable_timing cby_3__1_/chany_top_out[4]
set_disable_timing cby_3__1_/chany_bottom_out[5]
set_disable_timing cby_3__1_/chany_bottom_out[6]
set_disable_timing cby_3__1_/chany_top_out[7]
set_disable_timing cby_3__1_/chany_bottom_out[8]
set_disable_timing cby_3__1_/chany_top_out[8]
set_disable_timing cby_3__1_/chany_bottom_out[9]
set_disable_timing cby_3__1_/chany_top_out[9]
set_disable_timing cby_3__1_/chany_bottom_out[11]
set_disable_timing cby_3__1_/chany_bottom_out[13]
set_disable_timing cby_3__1_/chany_bottom_out[14]
set_disable_timing cby_3__1_/chany_bottom_out[16]
set_disable_timing cby_3__1_/chany_bottom_out[17]
set_disable_timing cby_3__1_/chany_bottom_out[19]
set_disable_timing cby_3__1_/chany_bottom_out[20]
set_disable_timing cby_3__1_/chany_top_out[20]
set_disable_timing cby_3__1_/chany_top_out[22]
set_disable_timing cby_3__1_/chany_bottom_out[23]
set_disable_timing cby_3__1_/chany_bottom_out[24]
set_disable_timing cby_3__1_/chany_bottom_out[25]
set_disable_timing cby_3__1_/chany_bottom_out[26]
set_disable_timing cby_3__1_/chany_bottom_out[27]
set_disable_timing cby_3__1_/chany_bottom_out[28]
set_disable_timing cby_3__1_/chany_bottom_out[29]
set_disable_timing cby_3__1_/chany_bottom_out[30]
set_disable_timing cby_3__1_/chany_bottom_out[31]
set_disable_timing cby_3__1_/chany_bottom_out[32]
set_disable_timing cby_3__1_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__2_
##################################################
set_disable_timing cby_3__2_/chany_top_in[0]
set_disable_timing cby_3__2_/chany_bottom_in[2]
set_disable_timing cby_3__2_/chany_bottom_in[3]
set_disable_timing cby_3__2_/chany_bottom_in[4]
set_disable_timing cby_3__2_/chany_bottom_in[5]
set_disable_timing cby_3__2_/chany_bottom_in[6]
set_disable_timing cby_3__2_/chany_top_in[6]
set_disable_timing cby_3__2_/chany_bottom_in[7]
set_disable_timing cby_3__2_/chany_top_in[8]
set_disable_timing cby_3__2_/chany_bottom_in[9]
set_disable_timing cby_3__2_/chany_bottom_in[10]
set_disable_timing cby_3__2_/chany_top_in[11]
set_disable_timing cby_3__2_/chany_bottom_in[12]
set_disable_timing cby_3__2_/chany_bottom_in[14]
set_disable_timing cby_3__2_/chany_bottom_in[15]
set_disable_timing cby_3__2_/chany_bottom_in[17]
set_disable_timing cby_3__2_/chany_bottom_in[18]
set_disable_timing cby_3__2_/chany_bottom_in[21]
set_disable_timing cby_3__2_/chany_top_in[21]
set_disable_timing cby_3__2_/chany_top_in[23]
set_disable_timing cby_3__2_/chany_bottom_in[24]
set_disable_timing cby_3__2_/chany_bottom_in[25]
set_disable_timing cby_3__2_/chany_bottom_in[26]
set_disable_timing cby_3__2_/chany_bottom_in[27]
set_disable_timing cby_3__2_/chany_bottom_in[29]
set_disable_timing cby_3__2_/chany_bottom_in[30]
set_disable_timing cby_3__2_/chany_bottom_in[31]
set_disable_timing cby_3__2_/chany_bottom_in[32]
set_disable_timing cby_3__2_/chany_top_out[0]
set_disable_timing cby_3__2_/chany_bottom_out[2]
set_disable_timing cby_3__2_/chany_bottom_out[3]
set_disable_timing cby_3__2_/chany_bottom_out[4]
set_disable_timing cby_3__2_/chany_bottom_out[5]
set_disable_timing cby_3__2_/chany_bottom_out[6]
set_disable_timing cby_3__2_/chany_top_out[6]
set_disable_timing cby_3__2_/chany_bottom_out[7]
set_disable_timing cby_3__2_/chany_top_out[8]
set_disable_timing cby_3__2_/chany_bottom_out[9]
set_disable_timing cby_3__2_/chany_bottom_out[10]
set_disable_timing cby_3__2_/chany_top_out[11]
set_disable_timing cby_3__2_/chany_bottom_out[12]
set_disable_timing cby_3__2_/chany_bottom_out[14]
set_disable_timing cby_3__2_/chany_bottom_out[15]
set_disable_timing cby_3__2_/chany_bottom_out[17]
set_disable_timing cby_3__2_/chany_bottom_out[18]
set_disable_timing cby_3__2_/chany_bottom_out[21]
set_disable_timing cby_3__2_/chany_top_out[21]
set_disable_timing cby_3__2_/chany_top_out[23]
set_disable_timing cby_3__2_/chany_bottom_out[24]
set_disable_timing cby_3__2_/chany_bottom_out[25]
set_disable_timing cby_3__2_/chany_bottom_out[26]
set_disable_timing cby_3__2_/chany_bottom_out[27]
set_disable_timing cby_3__2_/chany_bottom_out[29]
set_disable_timing cby_3__2_/chany_bottom_out[30]
set_disable_timing cby_3__2_/chany_bottom_out[31]
set_disable_timing cby_3__2_/chany_bottom_out[32]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0]
set_disable_timing cby_3__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_9_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_13_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_17_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_21_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_25_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_29_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_33_[0]
set_disable_timing cby_3__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_37_[0]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[1]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[0]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[3]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[2]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[5]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[4]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[7]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[7]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[6]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_9/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[9]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[8]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_6/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_8/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_9/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[11]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_3__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_3__2_/mux_left_ipin_8/in[10]
set_disable_timing cby_3__2_/mux_right_ipin_4/in[10]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_3__3_/chany_bottom_in[3]
set_disable_timing cby_3__3_/chany_bottom_in[5]
set_disable_timing cby_3__3_/chany_top_in[5]
set_disable_timing cby_3__3_/chany_bottom_in[6]
set_disable_timing cby_3__3_/chany_bottom_in[7]
set_disable_timing cby_3__3_/chany_bottom_in[10]
set_disable_timing cby_3__3_/chany_top_in[10]
set_disable_timing cby_3__3_/chany_bottom_in[11]
set_disable_timing cby_3__3_/chany_top_in[11]
set_disable_timing cby_3__3_/chany_bottom_in[13]
set_disable_timing cby_3__3_/chany_bottom_in[15]
set_disable_timing cby_3__3_/chany_bottom_in[16]
set_disable_timing cby_3__3_/chany_bottom_in[18]
set_disable_timing cby_3__3_/chany_bottom_in[19]
set_disable_timing cby_3__3_/chany_top_in[20]
set_disable_timing cby_3__3_/chany_bottom_in[22]
set_disable_timing cby_3__3_/chany_top_in[22]
set_disable_timing cby_3__3_/chany_top_in[23]
set_disable_timing cby_3__3_/chany_bottom_in[25]
set_disable_timing cby_3__3_/chany_bottom_in[26]
set_disable_timing cby_3__3_/chany_bottom_in[27]
set_disable_timing cby_3__3_/chany_bottom_in[28]
set_disable_timing cby_3__3_/chany_bottom_in[30]
set_disable_timing cby_3__3_/chany_bottom_in[31]
set_disable_timing cby_3__3_/chany_bottom_out[3]
set_disable_timing cby_3__3_/chany_bottom_out[5]
set_disable_timing cby_3__3_/chany_top_out[5]
set_disable_timing cby_3__3_/chany_bottom_out[6]
set_disable_timing cby_3__3_/chany_bottom_out[7]
set_disable_timing cby_3__3_/chany_bottom_out[10]
set_disable_timing cby_3__3_/chany_top_out[10]
set_disable_timing cby_3__3_/chany_bottom_out[11]
set_disable_timing cby_3__3_/chany_top_out[11]
set_disable_timing cby_3__3_/chany_bottom_out[13]
set_disable_timing cby_3__3_/chany_bottom_out[15]
set_disable_timing cby_3__3_/chany_bottom_out[16]
set_disable_timing cby_3__3_/chany_bottom_out[18]
set_disable_timing cby_3__3_/chany_bottom_out[19]
set_disable_timing cby_3__3_/chany_top_out[20]
set_disable_timing cby_3__3_/chany_bottom_out[22]
set_disable_timing cby_3__3_/chany_top_out[22]
set_disable_timing cby_3__3_/chany_top_out[23]
set_disable_timing cby_3__3_/chany_bottom_out[25]
set_disable_timing cby_3__3_/chany_bottom_out[26]
set_disable_timing cby_3__3_/chany_bottom_out[27]
set_disable_timing cby_3__3_/chany_bottom_out[28]
set_disable_timing cby_3__3_/chany_bottom_out[30]
set_disable_timing cby_3__3_/chany_bottom_out[31]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_3__4_/chany_bottom_in[4]
set_disable_timing cby_3__4_/chany_top_in[4]
set_disable_timing cby_3__4_/chany_bottom_in[6]
set_disable_timing cby_3__4_/chany_bottom_in[7]
set_disable_timing cby_3__4_/chany_top_in[7]
set_disable_timing cby_3__4_/chany_bottom_in[8]
set_disable_timing cby_3__4_/chany_top_in[9]
set_disable_timing cby_3__4_/chany_top_in[10]
set_disable_timing cby_3__4_/chany_bottom_in[11]
set_disable_timing cby_3__4_/chany_top_in[11]
set_disable_timing cby_3__4_/chany_bottom_in[12]
set_disable_timing cby_3__4_/chany_bottom_in[14]
set_disable_timing cby_3__4_/chany_top_in[15]
set_disable_timing cby_3__4_/chany_bottom_in[16]
set_disable_timing cby_3__4_/chany_bottom_in[17]
set_disable_timing cby_3__4_/chany_bottom_in[19]
set_disable_timing cby_3__4_/chany_top_in[21]
set_disable_timing cby_3__4_/chany_top_in[22]
set_disable_timing cby_3__4_/chany_bottom_in[23]
set_disable_timing cby_3__4_/chany_bottom_in[24]
set_disable_timing cby_3__4_/chany_bottom_in[26]
set_disable_timing cby_3__4_/chany_bottom_in[27]
set_disable_timing cby_3__4_/chany_top_in[27]
set_disable_timing cby_3__4_/chany_bottom_in[29]
set_disable_timing cby_3__4_/chany_bottom_in[31]
set_disable_timing cby_3__4_/chany_top_in[31]
set_disable_timing cby_3__4_/chany_top_in[32]
set_disable_timing cby_3__4_/chany_bottom_out[4]
set_disable_timing cby_3__4_/chany_top_out[4]
set_disable_timing cby_3__4_/chany_bottom_out[6]
set_disable_timing cby_3__4_/chany_bottom_out[7]
set_disable_timing cby_3__4_/chany_top_out[7]
set_disable_timing cby_3__4_/chany_bottom_out[8]
set_disable_timing cby_3__4_/chany_top_out[9]
set_disable_timing cby_3__4_/chany_top_out[10]
set_disable_timing cby_3__4_/chany_bottom_out[11]
set_disable_timing cby_3__4_/chany_top_out[11]
set_disable_timing cby_3__4_/chany_bottom_out[12]
set_disable_timing cby_3__4_/chany_bottom_out[14]
set_disable_timing cby_3__4_/chany_top_out[15]
set_disable_timing cby_3__4_/chany_bottom_out[16]
set_disable_timing cby_3__4_/chany_bottom_out[17]
set_disable_timing cby_3__4_/chany_bottom_out[19]
set_disable_timing cby_3__4_/chany_top_out[21]
set_disable_timing cby_3__4_/chany_top_out[22]
set_disable_timing cby_3__4_/chany_bottom_out[23]
set_disable_timing cby_3__4_/chany_bottom_out[24]
set_disable_timing cby_3__4_/chany_bottom_out[26]
set_disable_timing cby_3__4_/chany_bottom_out[27]
set_disable_timing cby_3__4_/chany_top_out[27]
set_disable_timing cby_3__4_/chany_bottom_out[29]
set_disable_timing cby_3__4_/chany_bottom_out[31]
set_disable_timing cby_3__4_/chany_top_out[31]
set_disable_timing cby_3__4_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_3__5_/chany_top_in[3]
set_disable_timing cby_3__5_/chany_bottom_in[4]
set_disable_timing cby_3__5_/chany_bottom_in[5]
set_disable_timing cby_3__5_/chany_top_in[6]
set_disable_timing cby_3__5_/chany_bottom_in[7]
set_disable_timing cby_3__5_/chany_top_in[7]
set_disable_timing cby_3__5_/chany_bottom_in[8]
set_disable_timing cby_3__5_/chany_top_in[8]
set_disable_timing cby_3__5_/chany_bottom_in[9]
set_disable_timing cby_3__5_/chany_top_in[9]
set_disable_timing cby_3__5_/chany_top_in[10]
set_disable_timing cby_3__5_/chany_top_in[11]
set_disable_timing cby_3__5_/chany_bottom_in[12]
set_disable_timing cby_3__5_/chany_bottom_in[13]
set_disable_timing cby_3__5_/chany_top_in[14]
set_disable_timing cby_3__5_/chany_bottom_in[15]
set_disable_timing cby_3__5_/chany_top_in[15]
set_disable_timing cby_3__5_/chany_bottom_in[17]
set_disable_timing cby_3__5_/chany_bottom_in[18]
set_disable_timing cby_3__5_/chany_top_in[19]
set_disable_timing cby_3__5_/chany_bottom_in[20]
set_disable_timing cby_3__5_/chany_top_in[20]
set_disable_timing cby_3__5_/chany_top_in[21]
set_disable_timing cby_3__5_/chany_top_in[23]
set_disable_timing cby_3__5_/chany_bottom_in[24]
set_disable_timing cby_3__5_/chany_bottom_in[25]
set_disable_timing cby_3__5_/chany_top_in[26]
set_disable_timing cby_3__5_/chany_bottom_in[27]
set_disable_timing cby_3__5_/chany_top_in[27]
set_disable_timing cby_3__5_/chany_bottom_in[30]
set_disable_timing cby_3__5_/chany_top_in[30]
set_disable_timing cby_3__5_/chany_top_in[31]
set_disable_timing cby_3__5_/chany_bottom_in[32]
set_disable_timing cby_3__5_/chany_top_in[32]
set_disable_timing cby_3__5_/chany_top_out[3]
set_disable_timing cby_3__5_/chany_bottom_out[4]
set_disable_timing cby_3__5_/chany_bottom_out[5]
set_disable_timing cby_3__5_/chany_top_out[6]
set_disable_timing cby_3__5_/chany_bottom_out[7]
set_disable_timing cby_3__5_/chany_top_out[7]
set_disable_timing cby_3__5_/chany_bottom_out[8]
set_disable_timing cby_3__5_/chany_top_out[8]
set_disable_timing cby_3__5_/chany_bottom_out[9]
set_disable_timing cby_3__5_/chany_top_out[9]
set_disable_timing cby_3__5_/chany_top_out[10]
set_disable_timing cby_3__5_/chany_top_out[11]
set_disable_timing cby_3__5_/chany_bottom_out[12]
set_disable_timing cby_3__5_/chany_bottom_out[13]
set_disable_timing cby_3__5_/chany_top_out[14]
set_disable_timing cby_3__5_/chany_bottom_out[15]
set_disable_timing cby_3__5_/chany_top_out[15]
set_disable_timing cby_3__5_/chany_bottom_out[17]
set_disable_timing cby_3__5_/chany_bottom_out[18]
set_disable_timing cby_3__5_/chany_top_out[19]
set_disable_timing cby_3__5_/chany_bottom_out[20]
set_disable_timing cby_3__5_/chany_top_out[20]
set_disable_timing cby_3__5_/chany_top_out[21]
set_disable_timing cby_3__5_/chany_top_out[23]
set_disable_timing cby_3__5_/chany_bottom_out[24]
set_disable_timing cby_3__5_/chany_bottom_out[25]
set_disable_timing cby_3__5_/chany_top_out[26]
set_disable_timing cby_3__5_/chany_bottom_out[27]
set_disable_timing cby_3__5_/chany_top_out[27]
set_disable_timing cby_3__5_/chany_bottom_out[30]
set_disable_timing cby_3__5_/chany_top_out[30]
set_disable_timing cby_3__5_/chany_top_out[31]
set_disable_timing cby_3__5_/chany_bottom_out[32]
set_disable_timing cby_3__5_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_3__6_/chany_bottom_in[0]
set_disable_timing cby_3__6_/chany_top_in[2]
set_disable_timing cby_3__6_/chany_top_in[3]
set_disable_timing cby_3__6_/chany_bottom_in[4]
set_disable_timing cby_3__6_/chany_bottom_in[5]
set_disable_timing cby_3__6_/chany_top_in[5]
set_disable_timing cby_3__6_/chany_bottom_in[6]
set_disable_timing cby_3__6_/chany_top_in[6]
set_disable_timing cby_3__6_/chany_top_in[7]
set_disable_timing cby_3__6_/chany_bottom_in[8]
set_disable_timing cby_3__6_/chany_top_in[8]
set_disable_timing cby_3__6_/chany_bottom_in[9]
set_disable_timing cby_3__6_/chany_top_in[9]
set_disable_timing cby_3__6_/chany_bottom_in[10]
set_disable_timing cby_3__6_/chany_top_in[10]
set_disable_timing cby_3__6_/chany_bottom_in[12]
set_disable_timing cby_3__6_/chany_bottom_in[13]
set_disable_timing cby_3__6_/chany_top_in[13]
set_disable_timing cby_3__6_/chany_bottom_in[14]
set_disable_timing cby_3__6_/chany_top_in[14]
set_disable_timing cby_3__6_/chany_top_in[15]
set_disable_timing cby_3__6_/chany_bottom_in[16]
set_disable_timing cby_3__6_/chany_bottom_in[18]
set_disable_timing cby_3__6_/chany_top_in[18]
set_disable_timing cby_3__6_/chany_bottom_in[19]
set_disable_timing cby_3__6_/chany_top_in[19]
set_disable_timing cby_3__6_/chany_bottom_in[20]
set_disable_timing cby_3__6_/chany_top_in[20]
set_disable_timing cby_3__6_/chany_bottom_in[21]
set_disable_timing cby_3__6_/chany_top_in[22]
set_disable_timing cby_3__6_/chany_top_in[23]
set_disable_timing cby_3__6_/chany_bottom_in[24]
set_disable_timing cby_3__6_/chany_bottom_in[25]
set_disable_timing cby_3__6_/chany_top_in[25]
set_disable_timing cby_3__6_/chany_bottom_in[26]
set_disable_timing cby_3__6_/chany_top_in[26]
set_disable_timing cby_3__6_/chany_top_in[27]
set_disable_timing cby_3__6_/chany_bottom_in[28]
set_disable_timing cby_3__6_/chany_top_in[29]
set_disable_timing cby_3__6_/chany_top_in[30]
set_disable_timing cby_3__6_/chany_bottom_in[31]
set_disable_timing cby_3__6_/chany_top_in[31]
set_disable_timing cby_3__6_/chany_bottom_in[32]
set_disable_timing cby_3__6_/chany_top_in[32]
set_disable_timing cby_3__6_/chany_bottom_out[0]
set_disable_timing cby_3__6_/chany_top_out[2]
set_disable_timing cby_3__6_/chany_top_out[3]
set_disable_timing cby_3__6_/chany_bottom_out[4]
set_disable_timing cby_3__6_/chany_bottom_out[5]
set_disable_timing cby_3__6_/chany_top_out[5]
set_disable_timing cby_3__6_/chany_bottom_out[6]
set_disable_timing cby_3__6_/chany_top_out[6]
set_disable_timing cby_3__6_/chany_top_out[7]
set_disable_timing cby_3__6_/chany_bottom_out[8]
set_disable_timing cby_3__6_/chany_top_out[8]
set_disable_timing cby_3__6_/chany_bottom_out[9]
set_disable_timing cby_3__6_/chany_top_out[9]
set_disable_timing cby_3__6_/chany_bottom_out[10]
set_disable_timing cby_3__6_/chany_top_out[10]
set_disable_timing cby_3__6_/chany_bottom_out[12]
set_disable_timing cby_3__6_/chany_bottom_out[13]
set_disable_timing cby_3__6_/chany_top_out[13]
set_disable_timing cby_3__6_/chany_bottom_out[14]
set_disable_timing cby_3__6_/chany_top_out[14]
set_disable_timing cby_3__6_/chany_top_out[15]
set_disable_timing cby_3__6_/chany_bottom_out[16]
set_disable_timing cby_3__6_/chany_bottom_out[18]
set_disable_timing cby_3__6_/chany_top_out[18]
set_disable_timing cby_3__6_/chany_bottom_out[19]
set_disable_timing cby_3__6_/chany_top_out[19]
set_disable_timing cby_3__6_/chany_bottom_out[20]
set_disable_timing cby_3__6_/chany_top_out[20]
set_disable_timing cby_3__6_/chany_bottom_out[21]
set_disable_timing cby_3__6_/chany_top_out[22]
set_disable_timing cby_3__6_/chany_top_out[23]
set_disable_timing cby_3__6_/chany_bottom_out[24]
set_disable_timing cby_3__6_/chany_bottom_out[25]
set_disable_timing cby_3__6_/chany_top_out[25]
set_disable_timing cby_3__6_/chany_bottom_out[26]
set_disable_timing cby_3__6_/chany_top_out[26]
set_disable_timing cby_3__6_/chany_top_out[27]
set_disable_timing cby_3__6_/chany_bottom_out[28]
set_disable_timing cby_3__6_/chany_top_out[29]
set_disable_timing cby_3__6_/chany_top_out[30]
set_disable_timing cby_3__6_/chany_bottom_out[31]
set_disable_timing cby_3__6_/chany_top_out[31]
set_disable_timing cby_3__6_/chany_bottom_out[32]
set_disable_timing cby_3__6_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_3__7_/chany_bottom_in[0]
set_disable_timing cby_3__7_/chany_bottom_in[1]
set_disable_timing cby_3__7_/chany_top_in[1]
set_disable_timing cby_3__7_/chany_top_in[2]
set_disable_timing cby_3__7_/chany_top_in[3]
set_disable_timing cby_3__7_/chany_bottom_in[4]
set_disable_timing cby_3__7_/chany_top_in[4]
set_disable_timing cby_3__7_/chany_bottom_in[5]
set_disable_timing cby_3__7_/chany_top_in[5]
set_disable_timing cby_3__7_/chany_bottom_in[6]
set_disable_timing cby_3__7_/chany_top_in[6]
set_disable_timing cby_3__7_/chany_bottom_in[7]
set_disable_timing cby_3__7_/chany_top_in[7]
set_disable_timing cby_3__7_/chany_bottom_in[8]
set_disable_timing cby_3__7_/chany_top_in[8]
set_disable_timing cby_3__7_/chany_bottom_in[9]
set_disable_timing cby_3__7_/chany_top_in[9]
set_disable_timing cby_3__7_/chany_bottom_in[10]
set_disable_timing cby_3__7_/chany_bottom_in[11]
set_disable_timing cby_3__7_/chany_top_in[11]
set_disable_timing cby_3__7_/chany_bottom_in[12]
set_disable_timing cby_3__7_/chany_top_in[12]
set_disable_timing cby_3__7_/chany_bottom_in[13]
set_disable_timing cby_3__7_/chany_top_in[13]
set_disable_timing cby_3__7_/chany_bottom_in[14]
set_disable_timing cby_3__7_/chany_top_in[14]
set_disable_timing cby_3__7_/chany_bottom_in[15]
set_disable_timing cby_3__7_/chany_top_in[15]
set_disable_timing cby_3__7_/chany_bottom_in[16]
set_disable_timing cby_3__7_/chany_bottom_in[17]
set_disable_timing cby_3__7_/chany_top_in[17]
set_disable_timing cby_3__7_/chany_top_in[18]
set_disable_timing cby_3__7_/chany_bottom_in[19]
set_disable_timing cby_3__7_/chany_top_in[19]
set_disable_timing cby_3__7_/chany_bottom_in[20]
set_disable_timing cby_3__7_/chany_bottom_in[21]
set_disable_timing cby_3__7_/chany_top_in[21]
set_disable_timing cby_3__7_/chany_bottom_in[22]
set_disable_timing cby_3__7_/chany_top_in[22]
set_disable_timing cby_3__7_/chany_top_in[23]
set_disable_timing cby_3__7_/chany_bottom_in[24]
set_disable_timing cby_3__7_/chany_top_in[24]
set_disable_timing cby_3__7_/chany_bottom_in[25]
set_disable_timing cby_3__7_/chany_top_in[25]
set_disable_timing cby_3__7_/chany_bottom_in[26]
set_disable_timing cby_3__7_/chany_top_in[26]
set_disable_timing cby_3__7_/chany_bottom_in[27]
set_disable_timing cby_3__7_/chany_top_in[27]
set_disable_timing cby_3__7_/chany_bottom_in[28]
set_disable_timing cby_3__7_/chany_top_in[28]
set_disable_timing cby_3__7_/chany_bottom_in[29]
set_disable_timing cby_3__7_/chany_top_in[29]
set_disable_timing cby_3__7_/chany_top_in[30]
set_disable_timing cby_3__7_/chany_top_in[31]
set_disable_timing cby_3__7_/chany_bottom_in[32]
set_disable_timing cby_3__7_/chany_top_in[32]
set_disable_timing cby_3__7_/chany_bottom_out[0]
set_disable_timing cby_3__7_/chany_bottom_out[1]
set_disable_timing cby_3__7_/chany_top_out[1]
set_disable_timing cby_3__7_/chany_top_out[2]
set_disable_timing cby_3__7_/chany_top_out[3]
set_disable_timing cby_3__7_/chany_bottom_out[4]
set_disable_timing cby_3__7_/chany_top_out[4]
set_disable_timing cby_3__7_/chany_bottom_out[5]
set_disable_timing cby_3__7_/chany_top_out[5]
set_disable_timing cby_3__7_/chany_bottom_out[6]
set_disable_timing cby_3__7_/chany_top_out[6]
set_disable_timing cby_3__7_/chany_bottom_out[7]
set_disable_timing cby_3__7_/chany_top_out[7]
set_disable_timing cby_3__7_/chany_bottom_out[8]
set_disable_timing cby_3__7_/chany_top_out[8]
set_disable_timing cby_3__7_/chany_bottom_out[9]
set_disable_timing cby_3__7_/chany_top_out[9]
set_disable_timing cby_3__7_/chany_bottom_out[10]
set_disable_timing cby_3__7_/chany_bottom_out[11]
set_disable_timing cby_3__7_/chany_top_out[11]
set_disable_timing cby_3__7_/chany_bottom_out[12]
set_disable_timing cby_3__7_/chany_top_out[12]
set_disable_timing cby_3__7_/chany_bottom_out[13]
set_disable_timing cby_3__7_/chany_top_out[13]
set_disable_timing cby_3__7_/chany_bottom_out[14]
set_disable_timing cby_3__7_/chany_top_out[14]
set_disable_timing cby_3__7_/chany_bottom_out[15]
set_disable_timing cby_3__7_/chany_top_out[15]
set_disable_timing cby_3__7_/chany_bottom_out[16]
set_disable_timing cby_3__7_/chany_bottom_out[17]
set_disable_timing cby_3__7_/chany_top_out[17]
set_disable_timing cby_3__7_/chany_top_out[18]
set_disable_timing cby_3__7_/chany_bottom_out[19]
set_disable_timing cby_3__7_/chany_top_out[19]
set_disable_timing cby_3__7_/chany_bottom_out[20]
set_disable_timing cby_3__7_/chany_bottom_out[21]
set_disable_timing cby_3__7_/chany_top_out[21]
set_disable_timing cby_3__7_/chany_bottom_out[22]
set_disable_timing cby_3__7_/chany_top_out[22]
set_disable_timing cby_3__7_/chany_top_out[23]
set_disable_timing cby_3__7_/chany_bottom_out[24]
set_disable_timing cby_3__7_/chany_top_out[24]
set_disable_timing cby_3__7_/chany_bottom_out[25]
set_disable_timing cby_3__7_/chany_top_out[25]
set_disable_timing cby_3__7_/chany_bottom_out[26]
set_disable_timing cby_3__7_/chany_top_out[26]
set_disable_timing cby_3__7_/chany_bottom_out[27]
set_disable_timing cby_3__7_/chany_top_out[27]
set_disable_timing cby_3__7_/chany_bottom_out[28]
set_disable_timing cby_3__7_/chany_top_out[28]
set_disable_timing cby_3__7_/chany_bottom_out[29]
set_disable_timing cby_3__7_/chany_top_out[29]
set_disable_timing cby_3__7_/chany_top_out[30]
set_disable_timing cby_3__7_/chany_top_out[31]
set_disable_timing cby_3__7_/chany_bottom_out[32]
set_disable_timing cby_3__7_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_4__1_
##################################################
set_disable_timing cby_4__1_/chany_bottom_in[0]
set_disable_timing cby_4__1_/chany_bottom_in[1]
set_disable_timing cby_4__1_/chany_bottom_in[8]
set_disable_timing cby_4__1_/chany_top_in[8]
set_disable_timing cby_4__1_/chany_bottom_in[12]
set_disable_timing cby_4__1_/chany_bottom_in[13]
set_disable_timing cby_4__1_/chany_bottom_in[14]
set_disable_timing cby_4__1_/chany_bottom_in[17]
set_disable_timing cby_4__1_/chany_bottom_in[18]
set_disable_timing cby_4__1_/chany_bottom_in[20]
set_disable_timing cby_4__1_/chany_top_in[20]
set_disable_timing cby_4__1_/chany_bottom_in[22]
set_disable_timing cby_4__1_/chany_bottom_in[23]
set_disable_timing cby_4__1_/chany_bottom_in[24]
set_disable_timing cby_4__1_/chany_bottom_in[26]
set_disable_timing cby_4__1_/chany_bottom_in[27]
set_disable_timing cby_4__1_/chany_bottom_in[32]
set_disable_timing cby_4__1_/chany_bottom_out[0]
set_disable_timing cby_4__1_/chany_bottom_out[1]
set_disable_timing cby_4__1_/chany_bottom_out[8]
set_disable_timing cby_4__1_/chany_top_out[8]
set_disable_timing cby_4__1_/chany_bottom_out[12]
set_disable_timing cby_4__1_/chany_bottom_out[13]
set_disable_timing cby_4__1_/chany_bottom_out[14]
set_disable_timing cby_4__1_/chany_bottom_out[17]
set_disable_timing cby_4__1_/chany_bottom_out[18]
set_disable_timing cby_4__1_/chany_bottom_out[20]
set_disable_timing cby_4__1_/chany_top_out[20]
set_disable_timing cby_4__1_/chany_bottom_out[22]
set_disable_timing cby_4__1_/chany_bottom_out[23]
set_disable_timing cby_4__1_/chany_bottom_out[24]
set_disable_timing cby_4__1_/chany_bottom_out[26]
set_disable_timing cby_4__1_/chany_bottom_out[27]
set_disable_timing cby_4__1_/chany_bottom_out[32]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_7/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_19/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_25/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[1]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[0]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_7/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_19/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_25/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_19/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_25/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[2]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[3]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_7/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_7/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_19/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_25/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[5]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_9/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[4]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_7/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_19/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_25/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[7]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[6]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_3/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_15/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_21/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_27/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_36/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_42/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_44/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_48/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_43/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_4/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_10/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_16/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_22/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_28/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_37/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_49/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[9]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_5/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_11/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_17/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_23/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_29/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[8]
set_disable_timing cby_4__1_/mux_left_ipin_38/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_50/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_0/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_6/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_12/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_18/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_24/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_30/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_33/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_39/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_45/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_51/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_7/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_19/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_25/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_1/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_7/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_13/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_19/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_25/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_31/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_34/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_40/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_46/in[10]
set_disable_timing cby_4__1_/mux_left_ipin_2/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_8/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_14/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_20/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_26/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_32/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_35/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_47/in[11]
set_disable_timing cby_4__1_/mux_left_ipin_41/in[10]
##################################################
# Disable timing for Connection block cby_1__2_
##################################################
set_disable_timing cby_4__2_/chany_bottom_in[1]
set_disable_timing cby_4__2_/chany_bottom_in[2]
set_disable_timing cby_4__2_/chany_top_in[3]
set_disable_timing cby_4__2_/chany_top_in[7]
set_disable_timing cby_4__2_/chany_bottom_in[9]
set_disable_timing cby_4__2_/chany_bottom_in[13]
set_disable_timing cby_4__2_/chany_bottom_in[14]
set_disable_timing cby_4__2_/chany_bottom_in[15]
set_disable_timing cby_4__2_/chany_bottom_in[18]
set_disable_timing cby_4__2_/chany_bottom_in[19]
set_disable_timing cby_4__2_/chany_bottom_in[21]
set_disable_timing cby_4__2_/chany_bottom_in[23]
set_disable_timing cby_4__2_/chany_bottom_in[24]
set_disable_timing cby_4__2_/chany_bottom_in[25]
set_disable_timing cby_4__2_/chany_bottom_in[27]
set_disable_timing cby_4__2_/chany_top_in[27]
set_disable_timing cby_4__2_/chany_bottom_out[1]
set_disable_timing cby_4__2_/chany_bottom_out[2]
set_disable_timing cby_4__2_/chany_top_out[3]
set_disable_timing cby_4__2_/chany_top_out[7]
set_disable_timing cby_4__2_/chany_bottom_out[9]
set_disable_timing cby_4__2_/chany_bottom_out[13]
set_disable_timing cby_4__2_/chany_bottom_out[14]
set_disable_timing cby_4__2_/chany_bottom_out[15]
set_disable_timing cby_4__2_/chany_bottom_out[18]
set_disable_timing cby_4__2_/chany_bottom_out[19]
set_disable_timing cby_4__2_/chany_bottom_out[21]
set_disable_timing cby_4__2_/chany_bottom_out[23]
set_disable_timing cby_4__2_/chany_bottom_out[24]
set_disable_timing cby_4__2_/chany_bottom_out[25]
set_disable_timing cby_4__2_/chany_bottom_out[27]
set_disable_timing cby_4__2_/chany_top_out[27]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0]
set_disable_timing cby_4__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_9_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_13_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_17_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_21_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_25_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_29_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_33_[0]
set_disable_timing cby_4__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_37_[0]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[1]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[0]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[3]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[2]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[5]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[4]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[7]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[7]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[6]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_9/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[9]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[8]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_6/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_8/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_9/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[11]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_4__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_4__2_/mux_left_ipin_8/in[10]
set_disable_timing cby_4__2_/mux_right_ipin_4/in[10]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_4__3_/chany_bottom_in[2]
set_disable_timing cby_4__3_/chany_top_in[2]
set_disable_timing cby_4__3_/chany_bottom_in[3]
set_disable_timing cby_4__3_/chany_top_in[3]
set_disable_timing cby_4__3_/chany_top_in[6]
set_disable_timing cby_4__3_/chany_bottom_in[10]
set_disable_timing cby_4__3_/chany_top_in[11]
set_disable_timing cby_4__3_/chany_bottom_in[12]
set_disable_timing cby_4__3_/chany_bottom_in[14]
set_disable_timing cby_4__3_/chany_bottom_in[15]
set_disable_timing cby_4__3_/chany_bottom_in[16]
set_disable_timing cby_4__3_/chany_bottom_in[19]
set_disable_timing cby_4__3_/chany_top_in[19]
set_disable_timing cby_4__3_/chany_bottom_in[22]
set_disable_timing cby_4__3_/chany_top_in[23]
set_disable_timing cby_4__3_/chany_bottom_in[25]
set_disable_timing cby_4__3_/chany_bottom_in[26]
set_disable_timing cby_4__3_/chany_top_in[26]
set_disable_timing cby_4__3_/chany_bottom_in[28]
set_disable_timing cby_4__3_/chany_top_in[31]
set_disable_timing cby_4__3_/chany_top_in[32]
set_disable_timing cby_4__3_/chany_bottom_out[2]
set_disable_timing cby_4__3_/chany_top_out[2]
set_disable_timing cby_4__3_/chany_bottom_out[3]
set_disable_timing cby_4__3_/chany_top_out[3]
set_disable_timing cby_4__3_/chany_top_out[6]
set_disable_timing cby_4__3_/chany_bottom_out[10]
set_disable_timing cby_4__3_/chany_top_out[11]
set_disable_timing cby_4__3_/chany_bottom_out[12]
set_disable_timing cby_4__3_/chany_bottom_out[14]
set_disable_timing cby_4__3_/chany_bottom_out[15]
set_disable_timing cby_4__3_/chany_bottom_out[16]
set_disable_timing cby_4__3_/chany_bottom_out[19]
set_disable_timing cby_4__3_/chany_top_out[19]
set_disable_timing cby_4__3_/chany_bottom_out[22]
set_disable_timing cby_4__3_/chany_top_out[23]
set_disable_timing cby_4__3_/chany_bottom_out[25]
set_disable_timing cby_4__3_/chany_bottom_out[26]
set_disable_timing cby_4__3_/chany_top_out[26]
set_disable_timing cby_4__3_/chany_bottom_out[28]
set_disable_timing cby_4__3_/chany_top_out[31]
set_disable_timing cby_4__3_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_4__4_/chany_bottom_in[0]
set_disable_timing cby_4__4_/chany_top_in[1]
set_disable_timing cby_4__4_/chany_top_in[2]
set_disable_timing cby_4__4_/chany_bottom_in[3]
set_disable_timing cby_4__4_/chany_bottom_in[4]
set_disable_timing cby_4__4_/chany_top_in[5]
set_disable_timing cby_4__4_/chany_top_in[7]
set_disable_timing cby_4__4_/chany_bottom_in[8]
set_disable_timing cby_4__4_/chany_top_in[10]
set_disable_timing cby_4__4_/chany_bottom_in[11]
set_disable_timing cby_4__4_/chany_top_in[11]
set_disable_timing cby_4__4_/chany_bottom_in[13]
set_disable_timing cby_4__4_/chany_bottom_in[15]
set_disable_timing cby_4__4_/chany_top_in[15]
set_disable_timing cby_4__4_/chany_bottom_in[17]
set_disable_timing cby_4__4_/chany_top_in[18]
set_disable_timing cby_4__4_/chany_top_in[22]
set_disable_timing cby_4__4_/chany_bottom_in[23]
set_disable_timing cby_4__4_/chany_top_in[23]
set_disable_timing cby_4__4_/chany_bottom_in[24]
set_disable_timing cby_4__4_/chany_top_in[25]
set_disable_timing cby_4__4_/chany_bottom_in[26]
set_disable_timing cby_4__4_/chany_bottom_in[27]
set_disable_timing cby_4__4_/chany_bottom_in[29]
set_disable_timing cby_4__4_/chany_top_in[30]
set_disable_timing cby_4__4_/chany_top_in[31]
set_disable_timing cby_4__4_/chany_bottom_in[32]
set_disable_timing cby_4__4_/chany_top_in[32]
set_disable_timing cby_4__4_/chany_bottom_out[0]
set_disable_timing cby_4__4_/chany_top_out[1]
set_disable_timing cby_4__4_/chany_top_out[2]
set_disable_timing cby_4__4_/chany_bottom_out[3]
set_disable_timing cby_4__4_/chany_bottom_out[4]
set_disable_timing cby_4__4_/chany_top_out[5]
set_disable_timing cby_4__4_/chany_top_out[7]
set_disable_timing cby_4__4_/chany_bottom_out[8]
set_disable_timing cby_4__4_/chany_top_out[10]
set_disable_timing cby_4__4_/chany_bottom_out[11]
set_disable_timing cby_4__4_/chany_top_out[11]
set_disable_timing cby_4__4_/chany_bottom_out[13]
set_disable_timing cby_4__4_/chany_bottom_out[15]
set_disable_timing cby_4__4_/chany_top_out[15]
set_disable_timing cby_4__4_/chany_bottom_out[17]
set_disable_timing cby_4__4_/chany_top_out[18]
set_disable_timing cby_4__4_/chany_top_out[22]
set_disable_timing cby_4__4_/chany_bottom_out[23]
set_disable_timing cby_4__4_/chany_top_out[23]
set_disable_timing cby_4__4_/chany_bottom_out[24]
set_disable_timing cby_4__4_/chany_top_out[25]
set_disable_timing cby_4__4_/chany_bottom_out[26]
set_disable_timing cby_4__4_/chany_bottom_out[27]
set_disable_timing cby_4__4_/chany_bottom_out[29]
set_disable_timing cby_4__4_/chany_top_out[30]
set_disable_timing cby_4__4_/chany_top_out[31]
set_disable_timing cby_4__4_/chany_bottom_out[32]
set_disable_timing cby_4__4_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_4__5_/chany_bottom_in[0]
set_disable_timing cby_4__5_/chany_top_in[0]
set_disable_timing cby_4__5_/chany_bottom_in[1]
set_disable_timing cby_4__5_/chany_top_in[1]
set_disable_timing cby_4__5_/chany_top_in[3]
set_disable_timing cby_4__5_/chany_top_in[4]
set_disable_timing cby_4__5_/chany_bottom_in[5]
set_disable_timing cby_4__5_/chany_top_in[6]
set_disable_timing cby_4__5_/chany_top_in[7]
set_disable_timing cby_4__5_/chany_bottom_in[9]
set_disable_timing cby_4__5_/chany_top_in[9]
set_disable_timing cby_4__5_/chany_top_in[10]
set_disable_timing cby_4__5_/chany_top_in[11]
set_disable_timing cby_4__5_/chany_bottom_in[12]
set_disable_timing cby_4__5_/chany_bottom_in[14]
set_disable_timing cby_4__5_/chany_top_in[14]
set_disable_timing cby_4__5_/chany_top_in[15]
set_disable_timing cby_4__5_/chany_bottom_in[16]
set_disable_timing cby_4__5_/chany_top_in[17]
set_disable_timing cby_4__5_/chany_bottom_in[18]
set_disable_timing cby_4__5_/chany_top_in[19]
set_disable_timing cby_4__5_/chany_bottom_in[20]
set_disable_timing cby_4__5_/chany_top_in[21]
set_disable_timing cby_4__5_/chany_top_in[22]
set_disable_timing cby_4__5_/chany_top_in[23]
set_disable_timing cby_4__5_/chany_bottom_in[24]
set_disable_timing cby_4__5_/chany_top_in[24]
set_disable_timing cby_4__5_/chany_bottom_in[25]
set_disable_timing cby_4__5_/chany_bottom_in[27]
set_disable_timing cby_4__5_/chany_top_in[27]
set_disable_timing cby_4__5_/chany_bottom_in[28]
set_disable_timing cby_4__5_/chany_top_in[29]
set_disable_timing cby_4__5_/chany_bottom_in[30]
set_disable_timing cby_4__5_/chany_top_in[30]
set_disable_timing cby_4__5_/chany_top_in[31]
set_disable_timing cby_4__5_/chany_top_in[32]
set_disable_timing cby_4__5_/chany_bottom_out[0]
set_disable_timing cby_4__5_/chany_top_out[0]
set_disable_timing cby_4__5_/chany_bottom_out[1]
set_disable_timing cby_4__5_/chany_top_out[1]
set_disable_timing cby_4__5_/chany_top_out[3]
set_disable_timing cby_4__5_/chany_top_out[4]
set_disable_timing cby_4__5_/chany_bottom_out[5]
set_disable_timing cby_4__5_/chany_top_out[6]
set_disable_timing cby_4__5_/chany_top_out[7]
set_disable_timing cby_4__5_/chany_bottom_out[9]
set_disable_timing cby_4__5_/chany_top_out[9]
set_disable_timing cby_4__5_/chany_top_out[10]
set_disable_timing cby_4__5_/chany_top_out[11]
set_disable_timing cby_4__5_/chany_bottom_out[12]
set_disable_timing cby_4__5_/chany_bottom_out[14]
set_disable_timing cby_4__5_/chany_top_out[14]
set_disable_timing cby_4__5_/chany_top_out[15]
set_disable_timing cby_4__5_/chany_bottom_out[16]
set_disable_timing cby_4__5_/chany_top_out[17]
set_disable_timing cby_4__5_/chany_bottom_out[18]
set_disable_timing cby_4__5_/chany_top_out[19]
set_disable_timing cby_4__5_/chany_bottom_out[20]
set_disable_timing cby_4__5_/chany_top_out[21]
set_disable_timing cby_4__5_/chany_top_out[22]
set_disable_timing cby_4__5_/chany_top_out[23]
set_disable_timing cby_4__5_/chany_bottom_out[24]
set_disable_timing cby_4__5_/chany_top_out[24]
set_disable_timing cby_4__5_/chany_bottom_out[25]
set_disable_timing cby_4__5_/chany_bottom_out[27]
set_disable_timing cby_4__5_/chany_top_out[27]
set_disable_timing cby_4__5_/chany_bottom_out[28]
set_disable_timing cby_4__5_/chany_top_out[29]
set_disable_timing cby_4__5_/chany_bottom_out[30]
set_disable_timing cby_4__5_/chany_top_out[30]
set_disable_timing cby_4__5_/chany_top_out[31]
set_disable_timing cby_4__5_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_4__6_/chany_bottom_in[0]
set_disable_timing cby_4__6_/chany_top_in[0]
set_disable_timing cby_4__6_/chany_bottom_in[1]
set_disable_timing cby_4__6_/chany_bottom_in[2]
set_disable_timing cby_4__6_/chany_top_in[2]
set_disable_timing cby_4__6_/chany_top_in[3]
set_disable_timing cby_4__6_/chany_bottom_in[4]
set_disable_timing cby_4__6_/chany_top_in[5]
set_disable_timing cby_4__6_/chany_bottom_in[6]
set_disable_timing cby_4__6_/chany_top_in[6]
set_disable_timing cby_4__6_/chany_top_in[7]
set_disable_timing cby_4__6_/chany_bottom_in[8]
set_disable_timing cby_4__6_/chany_top_in[8]
set_disable_timing cby_4__6_/chany_top_in[9]
set_disable_timing cby_4__6_/chany_bottom_in[10]
set_disable_timing cby_4__6_/chany_top_in[10]
set_disable_timing cby_4__6_/chany_top_in[11]
set_disable_timing cby_4__6_/chany_bottom_in[12]
set_disable_timing cby_4__6_/chany_bottom_in[13]
set_disable_timing cby_4__6_/chany_top_in[13]
set_disable_timing cby_4__6_/chany_top_in[14]
set_disable_timing cby_4__6_/chany_bottom_in[15]
set_disable_timing cby_4__6_/chany_bottom_in[16]
set_disable_timing cby_4__6_/chany_top_in[16]
set_disable_timing cby_4__6_/chany_bottom_in[17]
set_disable_timing cby_4__6_/chany_top_in[18]
set_disable_timing cby_4__6_/chany_bottom_in[19]
set_disable_timing cby_4__6_/chany_top_in[19]
set_disable_timing cby_4__6_/chany_bottom_in[20]
set_disable_timing cby_4__6_/chany_top_in[20]
set_disable_timing cby_4__6_/chany_bottom_in[21]
set_disable_timing cby_4__6_/chany_top_in[21]
set_disable_timing cby_4__6_/chany_top_in[22]
set_disable_timing cby_4__6_/chany_top_in[23]
set_disable_timing cby_4__6_/chany_bottom_in[24]
set_disable_timing cby_4__6_/chany_bottom_in[25]
set_disable_timing cby_4__6_/chany_bottom_in[26]
set_disable_timing cby_4__6_/chany_top_in[26]
set_disable_timing cby_4__6_/chany_top_in[27]
set_disable_timing cby_4__6_/chany_bottom_in[28]
set_disable_timing cby_4__6_/chany_top_in[28]
set_disable_timing cby_4__6_/chany_bottom_in[29]
set_disable_timing cby_4__6_/chany_top_in[29]
set_disable_timing cby_4__6_/chany_top_in[30]
set_disable_timing cby_4__6_/chany_bottom_in[31]
set_disable_timing cby_4__6_/chany_top_in[31]
set_disable_timing cby_4__6_/chany_bottom_in[32]
set_disable_timing cby_4__6_/chany_top_in[32]
set_disable_timing cby_4__6_/chany_bottom_out[0]
set_disable_timing cby_4__6_/chany_top_out[0]
set_disable_timing cby_4__6_/chany_bottom_out[1]
set_disable_timing cby_4__6_/chany_bottom_out[2]
set_disable_timing cby_4__6_/chany_top_out[2]
set_disable_timing cby_4__6_/chany_top_out[3]
set_disable_timing cby_4__6_/chany_bottom_out[4]
set_disable_timing cby_4__6_/chany_top_out[5]
set_disable_timing cby_4__6_/chany_bottom_out[6]
set_disable_timing cby_4__6_/chany_top_out[6]
set_disable_timing cby_4__6_/chany_top_out[7]
set_disable_timing cby_4__6_/chany_bottom_out[8]
set_disable_timing cby_4__6_/chany_top_out[8]
set_disable_timing cby_4__6_/chany_top_out[9]
set_disable_timing cby_4__6_/chany_bottom_out[10]
set_disable_timing cby_4__6_/chany_top_out[10]
set_disable_timing cby_4__6_/chany_top_out[11]
set_disable_timing cby_4__6_/chany_bottom_out[12]
set_disable_timing cby_4__6_/chany_bottom_out[13]
set_disable_timing cby_4__6_/chany_top_out[13]
set_disable_timing cby_4__6_/chany_top_out[14]
set_disable_timing cby_4__6_/chany_bottom_out[15]
set_disable_timing cby_4__6_/chany_bottom_out[16]
set_disable_timing cby_4__6_/chany_top_out[16]
set_disable_timing cby_4__6_/chany_bottom_out[17]
set_disable_timing cby_4__6_/chany_top_out[18]
set_disable_timing cby_4__6_/chany_bottom_out[19]
set_disable_timing cby_4__6_/chany_top_out[19]
set_disable_timing cby_4__6_/chany_bottom_out[20]
set_disable_timing cby_4__6_/chany_top_out[20]
set_disable_timing cby_4__6_/chany_bottom_out[21]
set_disable_timing cby_4__6_/chany_top_out[21]
set_disable_timing cby_4__6_/chany_top_out[22]
set_disable_timing cby_4__6_/chany_top_out[23]
set_disable_timing cby_4__6_/chany_bottom_out[24]
set_disable_timing cby_4__6_/chany_bottom_out[25]
set_disable_timing cby_4__6_/chany_bottom_out[26]
set_disable_timing cby_4__6_/chany_top_out[26]
set_disable_timing cby_4__6_/chany_top_out[27]
set_disable_timing cby_4__6_/chany_bottom_out[28]
set_disable_timing cby_4__6_/chany_top_out[28]
set_disable_timing cby_4__6_/chany_bottom_out[29]
set_disable_timing cby_4__6_/chany_top_out[29]
set_disable_timing cby_4__6_/chany_top_out[30]
set_disable_timing cby_4__6_/chany_bottom_out[31]
set_disable_timing cby_4__6_/chany_top_out[31]
set_disable_timing cby_4__6_/chany_bottom_out[32]
set_disable_timing cby_4__6_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_4__7_/chany_bottom_in[0]
set_disable_timing cby_4__7_/chany_bottom_in[1]
set_disable_timing cby_4__7_/chany_top_in[1]
set_disable_timing cby_4__7_/chany_bottom_in[2]
set_disable_timing cby_4__7_/chany_top_in[2]
set_disable_timing cby_4__7_/chany_bottom_in[3]
set_disable_timing cby_4__7_/chany_top_in[3]
set_disable_timing cby_4__7_/chany_bottom_in[4]
set_disable_timing cby_4__7_/chany_top_in[4]
set_disable_timing cby_4__7_/chany_bottom_in[5]
set_disable_timing cby_4__7_/chany_top_in[5]
set_disable_timing cby_4__7_/chany_top_in[6]
set_disable_timing cby_4__7_/chany_bottom_in[7]
set_disable_timing cby_4__7_/chany_top_in[7]
set_disable_timing cby_4__7_/chany_bottom_in[8]
set_disable_timing cby_4__7_/chany_top_in[8]
set_disable_timing cby_4__7_/chany_bottom_in[9]
set_disable_timing cby_4__7_/chany_top_in[9]
set_disable_timing cby_4__7_/chany_top_in[10]
set_disable_timing cby_4__7_/chany_bottom_in[11]
set_disable_timing cby_4__7_/chany_bottom_in[12]
set_disable_timing cby_4__7_/chany_top_in[12]
set_disable_timing cby_4__7_/chany_bottom_in[13]
set_disable_timing cby_4__7_/chany_top_in[13]
set_disable_timing cby_4__7_/chany_bottom_in[14]
set_disable_timing cby_4__7_/chany_top_in[15]
set_disable_timing cby_4__7_/chany_bottom_in[16]
set_disable_timing cby_4__7_/chany_bottom_in[17]
set_disable_timing cby_4__7_/chany_top_in[17]
set_disable_timing cby_4__7_/chany_bottom_in[18]
set_disable_timing cby_4__7_/chany_top_in[18]
set_disable_timing cby_4__7_/chany_top_in[19]
set_disable_timing cby_4__7_/chany_bottom_in[20]
set_disable_timing cby_4__7_/chany_top_in[20]
set_disable_timing cby_4__7_/chany_bottom_in[21]
set_disable_timing cby_4__7_/chany_top_in[21]
set_disable_timing cby_4__7_/chany_bottom_in[22]
set_disable_timing cby_4__7_/chany_top_in[22]
set_disable_timing cby_4__7_/chany_top_in[23]
set_disable_timing cby_4__7_/chany_bottom_in[24]
set_disable_timing cby_4__7_/chany_bottom_in[25]
set_disable_timing cby_4__7_/chany_top_in[25]
set_disable_timing cby_4__7_/chany_bottom_in[26]
set_disable_timing cby_4__7_/chany_top_in[26]
set_disable_timing cby_4__7_/chany_bottom_in[27]
set_disable_timing cby_4__7_/chany_top_in[27]
set_disable_timing cby_4__7_/chany_bottom_in[28]
set_disable_timing cby_4__7_/chany_top_in[28]
set_disable_timing cby_4__7_/chany_bottom_in[29]
set_disable_timing cby_4__7_/chany_top_in[29]
set_disable_timing cby_4__7_/chany_bottom_in[30]
set_disable_timing cby_4__7_/chany_top_in[30]
set_disable_timing cby_4__7_/chany_top_in[31]
set_disable_timing cby_4__7_/chany_bottom_in[32]
set_disable_timing cby_4__7_/chany_top_in[32]
set_disable_timing cby_4__7_/chany_bottom_out[0]
set_disable_timing cby_4__7_/chany_bottom_out[1]
set_disable_timing cby_4__7_/chany_top_out[1]
set_disable_timing cby_4__7_/chany_bottom_out[2]
set_disable_timing cby_4__7_/chany_top_out[2]
set_disable_timing cby_4__7_/chany_bottom_out[3]
set_disable_timing cby_4__7_/chany_top_out[3]
set_disable_timing cby_4__7_/chany_bottom_out[4]
set_disable_timing cby_4__7_/chany_top_out[4]
set_disable_timing cby_4__7_/chany_bottom_out[5]
set_disable_timing cby_4__7_/chany_top_out[5]
set_disable_timing cby_4__7_/chany_top_out[6]
set_disable_timing cby_4__7_/chany_bottom_out[7]
set_disable_timing cby_4__7_/chany_top_out[7]
set_disable_timing cby_4__7_/chany_bottom_out[8]
set_disable_timing cby_4__7_/chany_top_out[8]
set_disable_timing cby_4__7_/chany_bottom_out[9]
set_disable_timing cby_4__7_/chany_top_out[9]
set_disable_timing cby_4__7_/chany_top_out[10]
set_disable_timing cby_4__7_/chany_bottom_out[11]
set_disable_timing cby_4__7_/chany_bottom_out[12]
set_disable_timing cby_4__7_/chany_top_out[12]
set_disable_timing cby_4__7_/chany_bottom_out[13]
set_disable_timing cby_4__7_/chany_top_out[13]
set_disable_timing cby_4__7_/chany_bottom_out[14]
set_disable_timing cby_4__7_/chany_top_out[15]
set_disable_timing cby_4__7_/chany_bottom_out[16]
set_disable_timing cby_4__7_/chany_bottom_out[17]
set_disable_timing cby_4__7_/chany_top_out[17]
set_disable_timing cby_4__7_/chany_bottom_out[18]
set_disable_timing cby_4__7_/chany_top_out[18]
set_disable_timing cby_4__7_/chany_top_out[19]
set_disable_timing cby_4__7_/chany_bottom_out[20]
set_disable_timing cby_4__7_/chany_top_out[20]
set_disable_timing cby_4__7_/chany_bottom_out[21]
set_disable_timing cby_4__7_/chany_top_out[21]
set_disable_timing cby_4__7_/chany_bottom_out[22]
set_disable_timing cby_4__7_/chany_top_out[22]
set_disable_timing cby_4__7_/chany_top_out[23]
set_disable_timing cby_4__7_/chany_bottom_out[24]
set_disable_timing cby_4__7_/chany_bottom_out[25]
set_disable_timing cby_4__7_/chany_top_out[25]
set_disable_timing cby_4__7_/chany_bottom_out[26]
set_disable_timing cby_4__7_/chany_top_out[26]
set_disable_timing cby_4__7_/chany_bottom_out[27]
set_disable_timing cby_4__7_/chany_top_out[27]
set_disable_timing cby_4__7_/chany_bottom_out[28]
set_disable_timing cby_4__7_/chany_top_out[28]
set_disable_timing cby_4__7_/chany_bottom_out[29]
set_disable_timing cby_4__7_/chany_top_out[29]
set_disable_timing cby_4__7_/chany_bottom_out[30]
set_disable_timing cby_4__7_/chany_top_out[30]
set_disable_timing cby_4__7_/chany_top_out[31]
set_disable_timing cby_4__7_/chany_bottom_out[32]
set_disable_timing cby_4__7_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__1_
##################################################
set_disable_timing cby_5__1_/chany_bottom_in[0]
set_disable_timing cby_5__1_/chany_bottom_in[1]
set_disable_timing cby_5__1_/chany_bottom_in[3]
set_disable_timing cby_5__1_/chany_bottom_in[6]
set_disable_timing cby_5__1_/chany_top_in[7]
set_disable_timing cby_5__1_/chany_bottom_in[9]
set_disable_timing cby_5__1_/chany_bottom_in[13]
set_disable_timing cby_5__1_/chany_top_in[13]
set_disable_timing cby_5__1_/chany_bottom_in[14]
set_disable_timing cby_5__1_/chany_top_in[14]
set_disable_timing cby_5__1_/chany_bottom_in[16]
set_disable_timing cby_5__1_/chany_bottom_in[18]
set_disable_timing cby_5__1_/chany_top_in[20]
set_disable_timing cby_5__1_/chany_bottom_in[21]
set_disable_timing cby_5__1_/chany_bottom_in[22]
set_disable_timing cby_5__1_/chany_bottom_in[23]
set_disable_timing cby_5__1_/chany_top_in[24]
set_disable_timing cby_5__1_/chany_top_in[25]
set_disable_timing cby_5__1_/chany_bottom_in[27]
set_disable_timing cby_5__1_/chany_top_in[29]
set_disable_timing cby_5__1_/chany_top_in[31]
set_disable_timing cby_5__1_/chany_bottom_in[32]
set_disable_timing cby_5__1_/chany_bottom_out[0]
set_disable_timing cby_5__1_/chany_bottom_out[1]
set_disable_timing cby_5__1_/chany_bottom_out[3]
set_disable_timing cby_5__1_/chany_bottom_out[6]
set_disable_timing cby_5__1_/chany_top_out[7]
set_disable_timing cby_5__1_/chany_bottom_out[9]
set_disable_timing cby_5__1_/chany_bottom_out[13]
set_disable_timing cby_5__1_/chany_top_out[13]
set_disable_timing cby_5__1_/chany_bottom_out[14]
set_disable_timing cby_5__1_/chany_top_out[14]
set_disable_timing cby_5__1_/chany_bottom_out[16]
set_disable_timing cby_5__1_/chany_bottom_out[18]
set_disable_timing cby_5__1_/chany_top_out[20]
set_disable_timing cby_5__1_/chany_bottom_out[21]
set_disable_timing cby_5__1_/chany_bottom_out[22]
set_disable_timing cby_5__1_/chany_bottom_out[23]
set_disable_timing cby_5__1_/chany_top_out[24]
set_disable_timing cby_5__1_/chany_top_out[25]
set_disable_timing cby_5__1_/chany_bottom_out[27]
set_disable_timing cby_5__1_/chany_top_out[29]
set_disable_timing cby_5__1_/chany_top_out[31]
set_disable_timing cby_5__1_/chany_bottom_out[32]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_27/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[1]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[0]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_27/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_27/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[3]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[2]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[4]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_27/in[5]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_27/in[7]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_27/in[6]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_3/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_9/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_15/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_21/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_27/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_48/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_36/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_42/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_37/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_4/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_10/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_16/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_22/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_28/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_43/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_49/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[9]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_5/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_11/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_17/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_23/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_29/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[8]
set_disable_timing cby_5__1_/mux_right_ipin_38/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_44/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_50/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_39/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_0/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_6/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_12/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_18/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_24/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_30/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_33/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_45/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_51/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_1/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_7/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_13/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_19/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_25/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_31/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_34/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_40/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_46/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_52/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_41/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[11]
set_disable_timing cby_5__1_/mux_right_ipin_2/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_8/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_14/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_20/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_26/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_32/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_35/in[10]
set_disable_timing cby_5__1_/mux_right_ipin_47/in[10]
##################################################
# Disable timing for Connection block cby_1__2_
##################################################
set_disable_timing cby_5__2_/chany_bottom_in[1]
set_disable_timing cby_5__2_/chany_bottom_in[2]
set_disable_timing cby_5__2_/chany_top_in[6]
set_disable_timing cby_5__2_/chany_bottom_in[7]
set_disable_timing cby_5__2_/chany_top_in[7]
set_disable_timing cby_5__2_/chany_bottom_in[10]
set_disable_timing cby_5__2_/chany_top_in[12]
set_disable_timing cby_5__2_/chany_top_in[13]
set_disable_timing cby_5__2_/chany_bottom_in[14]
set_disable_timing cby_5__2_/chany_bottom_in[15]
set_disable_timing cby_5__2_/chany_top_in[15]
set_disable_timing cby_5__2_/chany_bottom_in[16]
set_disable_timing cby_5__2_/chany_bottom_in[17]
set_disable_timing cby_5__2_/chany_bottom_in[19]
set_disable_timing cby_5__2_/chany_bottom_in[22]
set_disable_timing cby_5__2_/chany_bottom_in[23]
set_disable_timing cby_5__2_/chany_top_in[24]
set_disable_timing cby_5__2_/chany_top_in[28]
set_disable_timing cby_5__2_/chany_top_in[30]
set_disable_timing cby_5__2_/chany_bottom_in[32]
set_disable_timing cby_5__2_/chany_bottom_out[1]
set_disable_timing cby_5__2_/chany_bottom_out[2]
set_disable_timing cby_5__2_/chany_top_out[6]
set_disable_timing cby_5__2_/chany_bottom_out[7]
set_disable_timing cby_5__2_/chany_top_out[7]
set_disable_timing cby_5__2_/chany_bottom_out[10]
set_disable_timing cby_5__2_/chany_top_out[12]
set_disable_timing cby_5__2_/chany_top_out[13]
set_disable_timing cby_5__2_/chany_bottom_out[14]
set_disable_timing cby_5__2_/chany_bottom_out[15]
set_disable_timing cby_5__2_/chany_top_out[15]
set_disable_timing cby_5__2_/chany_bottom_out[16]
set_disable_timing cby_5__2_/chany_bottom_out[17]
set_disable_timing cby_5__2_/chany_bottom_out[19]
set_disable_timing cby_5__2_/chany_bottom_out[22]
set_disable_timing cby_5__2_/chany_bottom_out[23]
set_disable_timing cby_5__2_/chany_top_out[24]
set_disable_timing cby_5__2_/chany_top_out[28]
set_disable_timing cby_5__2_/chany_top_out[30]
set_disable_timing cby_5__2_/chany_bottom_out[32]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0]
set_disable_timing cby_5__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_9_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_13_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_17_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_21_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_25_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_29_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_33_[0]
set_disable_timing cby_5__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_37_[0]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[1]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[0]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[3]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[2]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[5]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[4]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[7]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[7]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[6]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_9/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[9]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[8]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_6/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_8/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_9/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[11]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_5__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_5__2_/mux_left_ipin_8/in[10]
set_disable_timing cby_5__2_/mux_right_ipin_4/in[10]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_5__3_/chany_bottom_in[2]
set_disable_timing cby_5__3_/chany_bottom_in[3]
set_disable_timing cby_5__3_/chany_top_in[5]
set_disable_timing cby_5__3_/chany_top_in[6]
set_disable_timing cby_5__3_/chany_bottom_in[8]
set_disable_timing cby_5__3_/chany_bottom_in[11]
set_disable_timing cby_5__3_/chany_top_in[11]
set_disable_timing cby_5__3_/chany_top_in[12]
set_disable_timing cby_5__3_/chany_top_in[14]
set_disable_timing cby_5__3_/chany_bottom_in[15]
set_disable_timing cby_5__3_/chany_top_in[15]
set_disable_timing cby_5__3_/chany_bottom_in[17]
set_disable_timing cby_5__3_/chany_bottom_in[18]
set_disable_timing cby_5__3_/chany_top_in[19]
set_disable_timing cby_5__3_/chany_bottom_in[20]
set_disable_timing cby_5__3_/chany_bottom_in[23]
set_disable_timing cby_5__3_/chany_top_in[23]
set_disable_timing cby_5__3_/chany_bottom_in[24]
set_disable_timing cby_5__3_/chany_top_in[27]
set_disable_timing cby_5__3_/chany_top_in[29]
set_disable_timing cby_5__3_/chany_top_in[31]
set_disable_timing cby_5__3_/chany_bottom_in[32]
set_disable_timing cby_5__3_/chany_top_in[32]
set_disable_timing cby_5__3_/chany_bottom_out[2]
set_disable_timing cby_5__3_/chany_bottom_out[3]
set_disable_timing cby_5__3_/chany_top_out[5]
set_disable_timing cby_5__3_/chany_top_out[6]
set_disable_timing cby_5__3_/chany_bottom_out[8]
set_disable_timing cby_5__3_/chany_bottom_out[11]
set_disable_timing cby_5__3_/chany_top_out[11]
set_disable_timing cby_5__3_/chany_top_out[12]
set_disable_timing cby_5__3_/chany_top_out[14]
set_disable_timing cby_5__3_/chany_bottom_out[15]
set_disable_timing cby_5__3_/chany_top_out[15]
set_disable_timing cby_5__3_/chany_bottom_out[17]
set_disable_timing cby_5__3_/chany_bottom_out[18]
set_disable_timing cby_5__3_/chany_top_out[19]
set_disable_timing cby_5__3_/chany_bottom_out[20]
set_disable_timing cby_5__3_/chany_bottom_out[23]
set_disable_timing cby_5__3_/chany_top_out[23]
set_disable_timing cby_5__3_/chany_bottom_out[24]
set_disable_timing cby_5__3_/chany_top_out[27]
set_disable_timing cby_5__3_/chany_top_out[29]
set_disable_timing cby_5__3_/chany_top_out[31]
set_disable_timing cby_5__3_/chany_bottom_out[32]
set_disable_timing cby_5__3_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_5__4_/chany_bottom_in[0]
set_disable_timing cby_5__4_/chany_bottom_in[3]
set_disable_timing cby_5__4_/chany_top_in[3]
set_disable_timing cby_5__4_/chany_bottom_in[4]
set_disable_timing cby_5__4_/chany_top_in[4]
set_disable_timing cby_5__4_/chany_top_in[5]
set_disable_timing cby_5__4_/chany_top_in[7]
set_disable_timing cby_5__4_/chany_bottom_in[8]
set_disable_timing cby_5__4_/chany_bottom_in[9]
set_disable_timing cby_5__4_/chany_top_in[10]
set_disable_timing cby_5__4_/chany_top_in[11]
set_disable_timing cby_5__4_/chany_top_in[13]
set_disable_timing cby_5__4_/chany_top_in[14]
set_disable_timing cby_5__4_/chany_top_in[15]
set_disable_timing cby_5__4_/chany_bottom_in[16]
set_disable_timing cby_5__4_/chany_bottom_in[18]
set_disable_timing cby_5__4_/chany_top_in[18]
set_disable_timing cby_5__4_/chany_bottom_in[19]
set_disable_timing cby_5__4_/chany_top_in[19]
set_disable_timing cby_5__4_/chany_bottom_in[20]
set_disable_timing cby_5__4_/chany_bottom_in[21]
set_disable_timing cby_5__4_/chany_top_in[22]
set_disable_timing cby_5__4_/chany_top_in[23]
set_disable_timing cby_5__4_/chany_bottom_in[24]
set_disable_timing cby_5__4_/chany_bottom_in[25]
set_disable_timing cby_5__4_/chany_top_in[26]
set_disable_timing cby_5__4_/chany_top_in[27]
set_disable_timing cby_5__4_/chany_bottom_in[28]
set_disable_timing cby_5__4_/chany_top_in[28]
set_disable_timing cby_5__4_/chany_top_in[30]
set_disable_timing cby_5__4_/chany_top_in[31]
set_disable_timing cby_5__4_/chany_bottom_in[32]
set_disable_timing cby_5__4_/chany_bottom_out[0]
set_disable_timing cby_5__4_/chany_bottom_out[3]
set_disable_timing cby_5__4_/chany_top_out[3]
set_disable_timing cby_5__4_/chany_bottom_out[4]
set_disable_timing cby_5__4_/chany_top_out[4]
set_disable_timing cby_5__4_/chany_top_out[5]
set_disable_timing cby_5__4_/chany_top_out[7]
set_disable_timing cby_5__4_/chany_bottom_out[8]
set_disable_timing cby_5__4_/chany_bottom_out[9]
set_disable_timing cby_5__4_/chany_top_out[10]
set_disable_timing cby_5__4_/chany_top_out[11]
set_disable_timing cby_5__4_/chany_top_out[13]
set_disable_timing cby_5__4_/chany_top_out[14]
set_disable_timing cby_5__4_/chany_top_out[15]
set_disable_timing cby_5__4_/chany_bottom_out[16]
set_disable_timing cby_5__4_/chany_bottom_out[18]
set_disable_timing cby_5__4_/chany_top_out[18]
set_disable_timing cby_5__4_/chany_bottom_out[19]
set_disable_timing cby_5__4_/chany_top_out[19]
set_disable_timing cby_5__4_/chany_bottom_out[20]
set_disable_timing cby_5__4_/chany_bottom_out[21]
set_disable_timing cby_5__4_/chany_top_out[22]
set_disable_timing cby_5__4_/chany_top_out[23]
set_disable_timing cby_5__4_/chany_bottom_out[24]
set_disable_timing cby_5__4_/chany_bottom_out[25]
set_disable_timing cby_5__4_/chany_top_out[26]
set_disable_timing cby_5__4_/chany_top_out[27]
set_disable_timing cby_5__4_/chany_bottom_out[28]
set_disable_timing cby_5__4_/chany_top_out[28]
set_disable_timing cby_5__4_/chany_top_out[30]
set_disable_timing cby_5__4_/chany_top_out[31]
set_disable_timing cby_5__4_/chany_bottom_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_5__5_/chany_bottom_in[0]
set_disable_timing cby_5__5_/chany_bottom_in[1]
set_disable_timing cby_5__5_/chany_top_in[2]
set_disable_timing cby_5__5_/chany_top_in[3]
set_disable_timing cby_5__5_/chany_top_in[4]
set_disable_timing cby_5__5_/chany_bottom_in[5]
set_disable_timing cby_5__5_/chany_top_in[6]
set_disable_timing cby_5__5_/chany_top_in[7]
set_disable_timing cby_5__5_/chany_bottom_in[8]
set_disable_timing cby_5__5_/chany_bottom_in[9]
set_disable_timing cby_5__5_/chany_top_in[9]
set_disable_timing cby_5__5_/chany_bottom_in[10]
set_disable_timing cby_5__5_/chany_top_in[10]
set_disable_timing cby_5__5_/chany_top_in[11]
set_disable_timing cby_5__5_/chany_bottom_in[12]
set_disable_timing cby_5__5_/chany_top_in[12]
set_disable_timing cby_5__5_/chany_top_in[13]
set_disable_timing cby_5__5_/chany_top_in[14]
set_disable_timing cby_5__5_/chany_bottom_in[16]
set_disable_timing cby_5__5_/chany_bottom_in[17]
set_disable_timing cby_5__5_/chany_top_in[17]
set_disable_timing cby_5__5_/chany_top_in[18]
set_disable_timing cby_5__5_/chany_bottom_in[19]
set_disable_timing cby_5__5_/chany_top_in[19]
set_disable_timing cby_5__5_/chany_bottom_in[20]
set_disable_timing cby_5__5_/chany_bottom_in[21]
set_disable_timing cby_5__5_/chany_top_in[21]
set_disable_timing cby_5__5_/chany_bottom_in[22]
set_disable_timing cby_5__5_/chany_top_in[22]
set_disable_timing cby_5__5_/chany_top_in[23]
set_disable_timing cby_5__5_/chany_bottom_in[25]
set_disable_timing cby_5__5_/chany_top_in[25]
set_disable_timing cby_5__5_/chany_bottom_in[26]
set_disable_timing cby_5__5_/chany_top_in[26]
set_disable_timing cby_5__5_/chany_top_in[27]
set_disable_timing cby_5__5_/chany_bottom_in[28]
set_disable_timing cby_5__5_/chany_bottom_in[29]
set_disable_timing cby_5__5_/chany_top_in[29]
set_disable_timing cby_5__5_/chany_top_in[30]
set_disable_timing cby_5__5_/chany_top_in[31]
set_disable_timing cby_5__5_/chany_top_in[32]
set_disable_timing cby_5__5_/chany_bottom_out[0]
set_disable_timing cby_5__5_/chany_bottom_out[1]
set_disable_timing cby_5__5_/chany_top_out[2]
set_disable_timing cby_5__5_/chany_top_out[3]
set_disable_timing cby_5__5_/chany_top_out[4]
set_disable_timing cby_5__5_/chany_bottom_out[5]
set_disable_timing cby_5__5_/chany_top_out[6]
set_disable_timing cby_5__5_/chany_top_out[7]
set_disable_timing cby_5__5_/chany_bottom_out[8]
set_disable_timing cby_5__5_/chany_bottom_out[9]
set_disable_timing cby_5__5_/chany_top_out[9]
set_disable_timing cby_5__5_/chany_bottom_out[10]
set_disable_timing cby_5__5_/chany_top_out[10]
set_disable_timing cby_5__5_/chany_top_out[11]
set_disable_timing cby_5__5_/chany_bottom_out[12]
set_disable_timing cby_5__5_/chany_top_out[12]
set_disable_timing cby_5__5_/chany_top_out[13]
set_disable_timing cby_5__5_/chany_top_out[14]
set_disable_timing cby_5__5_/chany_bottom_out[16]
set_disable_timing cby_5__5_/chany_bottom_out[17]
set_disable_timing cby_5__5_/chany_top_out[17]
set_disable_timing cby_5__5_/chany_top_out[18]
set_disable_timing cby_5__5_/chany_bottom_out[19]
set_disable_timing cby_5__5_/chany_top_out[19]
set_disable_timing cby_5__5_/chany_bottom_out[20]
set_disable_timing cby_5__5_/chany_bottom_out[21]
set_disable_timing cby_5__5_/chany_top_out[21]
set_disable_timing cby_5__5_/chany_bottom_out[22]
set_disable_timing cby_5__5_/chany_top_out[22]
set_disable_timing cby_5__5_/chany_top_out[23]
set_disable_timing cby_5__5_/chany_bottom_out[25]
set_disable_timing cby_5__5_/chany_top_out[25]
set_disable_timing cby_5__5_/chany_bottom_out[26]
set_disable_timing cby_5__5_/chany_top_out[26]
set_disable_timing cby_5__5_/chany_top_out[27]
set_disable_timing cby_5__5_/chany_bottom_out[28]
set_disable_timing cby_5__5_/chany_bottom_out[29]
set_disable_timing cby_5__5_/chany_top_out[29]
set_disable_timing cby_5__5_/chany_top_out[30]
set_disable_timing cby_5__5_/chany_top_out[31]
set_disable_timing cby_5__5_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_5__6_/chany_bottom_in[1]
set_disable_timing cby_5__6_/chany_top_in[1]
set_disable_timing cby_5__6_/chany_bottom_in[2]
set_disable_timing cby_5__6_/chany_top_in[2]
set_disable_timing cby_5__6_/chany_top_in[3]
set_disable_timing cby_5__6_/chany_bottom_in[4]
set_disable_timing cby_5__6_/chany_top_in[5]
set_disable_timing cby_5__6_/chany_bottom_in[6]
set_disable_timing cby_5__6_/chany_top_in[6]
set_disable_timing cby_5__6_/chany_top_in[7]
set_disable_timing cby_5__6_/chany_bottom_in[8]
set_disable_timing cby_5__6_/chany_top_in[8]
set_disable_timing cby_5__6_/chany_bottom_in[9]
set_disable_timing cby_5__6_/chany_top_in[9]
set_disable_timing cby_5__6_/chany_bottom_in[10]
set_disable_timing cby_5__6_/chany_top_in[10]
set_disable_timing cby_5__6_/chany_bottom_in[11]
set_disable_timing cby_5__6_/chany_top_in[11]
set_disable_timing cby_5__6_/chany_bottom_in[12]
set_disable_timing cby_5__6_/chany_top_in[12]
set_disable_timing cby_5__6_/chany_bottom_in[13]
set_disable_timing cby_5__6_/chany_top_in[13]
set_disable_timing cby_5__6_/chany_top_in[15]
set_disable_timing cby_5__6_/chany_bottom_in[16]
set_disable_timing cby_5__6_/chany_top_in[16]
set_disable_timing cby_5__6_/chany_bottom_in[17]
set_disable_timing cby_5__6_/chany_top_in[17]
set_disable_timing cby_5__6_/chany_bottom_in[18]
set_disable_timing cby_5__6_/chany_top_in[18]
set_disable_timing cby_5__6_/chany_top_in[19]
set_disable_timing cby_5__6_/chany_bottom_in[20]
set_disable_timing cby_5__6_/chany_top_in[20]
set_disable_timing cby_5__6_/chany_bottom_in[21]
set_disable_timing cby_5__6_/chany_top_in[21]
set_disable_timing cby_5__6_/chany_bottom_in[22]
set_disable_timing cby_5__6_/chany_top_in[22]
set_disable_timing cby_5__6_/chany_bottom_in[23]
set_disable_timing cby_5__6_/chany_top_in[23]
set_disable_timing cby_5__6_/chany_bottom_in[24]
set_disable_timing cby_5__6_/chany_top_in[24]
set_disable_timing cby_5__6_/chany_top_in[25]
set_disable_timing cby_5__6_/chany_bottom_in[26]
set_disable_timing cby_5__6_/chany_top_in[26]
set_disable_timing cby_5__6_/chany_bottom_in[27]
set_disable_timing cby_5__6_/chany_top_in[27]
set_disable_timing cby_5__6_/chany_bottom_in[28]
set_disable_timing cby_5__6_/chany_top_in[28]
set_disable_timing cby_5__6_/chany_bottom_in[29]
set_disable_timing cby_5__6_/chany_top_in[29]
set_disable_timing cby_5__6_/chany_bottom_in[30]
set_disable_timing cby_5__6_/chany_top_in[30]
set_disable_timing cby_5__6_/chany_top_in[31]
set_disable_timing cby_5__6_/chany_bottom_in[32]
set_disable_timing cby_5__6_/chany_top_in[32]
set_disable_timing cby_5__6_/chany_bottom_out[1]
set_disable_timing cby_5__6_/chany_top_out[1]
set_disable_timing cby_5__6_/chany_bottom_out[2]
set_disable_timing cby_5__6_/chany_top_out[2]
set_disable_timing cby_5__6_/chany_top_out[3]
set_disable_timing cby_5__6_/chany_bottom_out[4]
set_disable_timing cby_5__6_/chany_top_out[5]
set_disable_timing cby_5__6_/chany_bottom_out[6]
set_disable_timing cby_5__6_/chany_top_out[6]
set_disable_timing cby_5__6_/chany_top_out[7]
set_disable_timing cby_5__6_/chany_bottom_out[8]
set_disable_timing cby_5__6_/chany_top_out[8]
set_disable_timing cby_5__6_/chany_bottom_out[9]
set_disable_timing cby_5__6_/chany_top_out[9]
set_disable_timing cby_5__6_/chany_bottom_out[10]
set_disable_timing cby_5__6_/chany_top_out[10]
set_disable_timing cby_5__6_/chany_bottom_out[11]
set_disable_timing cby_5__6_/chany_top_out[11]
set_disable_timing cby_5__6_/chany_bottom_out[12]
set_disable_timing cby_5__6_/chany_top_out[12]
set_disable_timing cby_5__6_/chany_bottom_out[13]
set_disable_timing cby_5__6_/chany_top_out[13]
set_disable_timing cby_5__6_/chany_top_out[15]
set_disable_timing cby_5__6_/chany_bottom_out[16]
set_disable_timing cby_5__6_/chany_top_out[16]
set_disable_timing cby_5__6_/chany_bottom_out[17]
set_disable_timing cby_5__6_/chany_top_out[17]
set_disable_timing cby_5__6_/chany_bottom_out[18]
set_disable_timing cby_5__6_/chany_top_out[18]
set_disable_timing cby_5__6_/chany_top_out[19]
set_disable_timing cby_5__6_/chany_bottom_out[20]
set_disable_timing cby_5__6_/chany_top_out[20]
set_disable_timing cby_5__6_/chany_bottom_out[21]
set_disable_timing cby_5__6_/chany_top_out[21]
set_disable_timing cby_5__6_/chany_bottom_out[22]
set_disable_timing cby_5__6_/chany_top_out[22]
set_disable_timing cby_5__6_/chany_bottom_out[23]
set_disable_timing cby_5__6_/chany_top_out[23]
set_disable_timing cby_5__6_/chany_bottom_out[24]
set_disable_timing cby_5__6_/chany_top_out[24]
set_disable_timing cby_5__6_/chany_top_out[25]
set_disable_timing cby_5__6_/chany_bottom_out[26]
set_disable_timing cby_5__6_/chany_top_out[26]
set_disable_timing cby_5__6_/chany_bottom_out[27]
set_disable_timing cby_5__6_/chany_top_out[27]
set_disable_timing cby_5__6_/chany_bottom_out[28]
set_disable_timing cby_5__6_/chany_top_out[28]
set_disable_timing cby_5__6_/chany_bottom_out[29]
set_disable_timing cby_5__6_/chany_top_out[29]
set_disable_timing cby_5__6_/chany_bottom_out[30]
set_disable_timing cby_5__6_/chany_top_out[30]
set_disable_timing cby_5__6_/chany_top_out[31]
set_disable_timing cby_5__6_/chany_bottom_out[32]
set_disable_timing cby_5__6_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_5__7_/chany_bottom_in[0]
set_disable_timing cby_5__7_/chany_top_in[0]
set_disable_timing cby_5__7_/chany_top_in[1]
set_disable_timing cby_5__7_/chany_bottom_in[2]
set_disable_timing cby_5__7_/chany_top_in[2]
set_disable_timing cby_5__7_/chany_bottom_in[3]
set_disable_timing cby_5__7_/chany_top_in[3]
set_disable_timing cby_5__7_/chany_bottom_in[4]
set_disable_timing cby_5__7_/chany_top_in[4]
set_disable_timing cby_5__7_/chany_bottom_in[5]
set_disable_timing cby_5__7_/chany_top_in[5]
set_disable_timing cby_5__7_/chany_top_in[6]
set_disable_timing cby_5__7_/chany_bottom_in[7]
set_disable_timing cby_5__7_/chany_top_in[7]
set_disable_timing cby_5__7_/chany_bottom_in[8]
set_disable_timing cby_5__7_/chany_top_in[8]
set_disable_timing cby_5__7_/chany_bottom_in[9]
set_disable_timing cby_5__7_/chany_top_in[9]
set_disable_timing cby_5__7_/chany_bottom_in[10]
set_disable_timing cby_5__7_/chany_top_in[10]
set_disable_timing cby_5__7_/chany_bottom_in[11]
set_disable_timing cby_5__7_/chany_top_in[11]
set_disable_timing cby_5__7_/chany_bottom_in[12]
set_disable_timing cby_5__7_/chany_top_in[12]
set_disable_timing cby_5__7_/chany_bottom_in[13]
set_disable_timing cby_5__7_/chany_bottom_in[14]
set_disable_timing cby_5__7_/chany_top_in[14]
set_disable_timing cby_5__7_/chany_top_in[15]
set_disable_timing cby_5__7_/chany_bottom_in[16]
set_disable_timing cby_5__7_/chany_top_in[16]
set_disable_timing cby_5__7_/chany_bottom_in[17]
set_disable_timing cby_5__7_/chany_top_in[17]
set_disable_timing cby_5__7_/chany_bottom_in[18]
set_disable_timing cby_5__7_/chany_top_in[18]
set_disable_timing cby_5__7_/chany_bottom_in[19]
set_disable_timing cby_5__7_/chany_top_in[19]
set_disable_timing cby_5__7_/chany_bottom_in[20]
set_disable_timing cby_5__7_/chany_top_in[20]
set_disable_timing cby_5__7_/chany_bottom_in[21]
set_disable_timing cby_5__7_/chany_top_in[21]
set_disable_timing cby_5__7_/chany_bottom_in[22]
set_disable_timing cby_5__7_/chany_top_in[22]
set_disable_timing cby_5__7_/chany_bottom_in[23]
set_disable_timing cby_5__7_/chany_top_in[23]
set_disable_timing cby_5__7_/chany_bottom_in[24]
set_disable_timing cby_5__7_/chany_top_in[24]
set_disable_timing cby_5__7_/chany_bottom_in[25]
set_disable_timing cby_5__7_/chany_top_in[25]
set_disable_timing cby_5__7_/chany_top_in[26]
set_disable_timing cby_5__7_/chany_bottom_in[27]
set_disable_timing cby_5__7_/chany_top_in[27]
set_disable_timing cby_5__7_/chany_bottom_in[28]
set_disable_timing cby_5__7_/chany_top_in[28]
set_disable_timing cby_5__7_/chany_bottom_in[29]
set_disable_timing cby_5__7_/chany_top_in[29]
set_disable_timing cby_5__7_/chany_bottom_in[30]
set_disable_timing cby_5__7_/chany_top_in[30]
set_disable_timing cby_5__7_/chany_bottom_in[31]
set_disable_timing cby_5__7_/chany_top_in[31]
set_disable_timing cby_5__7_/chany_bottom_in[32]
set_disable_timing cby_5__7_/chany_top_in[32]
set_disable_timing cby_5__7_/chany_bottom_out[0]
set_disable_timing cby_5__7_/chany_top_out[0]
set_disable_timing cby_5__7_/chany_top_out[1]
set_disable_timing cby_5__7_/chany_bottom_out[2]
set_disable_timing cby_5__7_/chany_top_out[2]
set_disable_timing cby_5__7_/chany_bottom_out[3]
set_disable_timing cby_5__7_/chany_top_out[3]
set_disable_timing cby_5__7_/chany_bottom_out[4]
set_disable_timing cby_5__7_/chany_top_out[4]
set_disable_timing cby_5__7_/chany_bottom_out[5]
set_disable_timing cby_5__7_/chany_top_out[5]
set_disable_timing cby_5__7_/chany_top_out[6]
set_disable_timing cby_5__7_/chany_bottom_out[7]
set_disable_timing cby_5__7_/chany_top_out[7]
set_disable_timing cby_5__7_/chany_bottom_out[8]
set_disable_timing cby_5__7_/chany_top_out[8]
set_disable_timing cby_5__7_/chany_bottom_out[9]
set_disable_timing cby_5__7_/chany_top_out[9]
set_disable_timing cby_5__7_/chany_bottom_out[10]
set_disable_timing cby_5__7_/chany_top_out[10]
set_disable_timing cby_5__7_/chany_bottom_out[11]
set_disable_timing cby_5__7_/chany_top_out[11]
set_disable_timing cby_5__7_/chany_bottom_out[12]
set_disable_timing cby_5__7_/chany_top_out[12]
set_disable_timing cby_5__7_/chany_bottom_out[13]
set_disable_timing cby_5__7_/chany_bottom_out[14]
set_disable_timing cby_5__7_/chany_top_out[14]
set_disable_timing cby_5__7_/chany_top_out[15]
set_disable_timing cby_5__7_/chany_bottom_out[16]
set_disable_timing cby_5__7_/chany_top_out[16]
set_disable_timing cby_5__7_/chany_bottom_out[17]
set_disable_timing cby_5__7_/chany_top_out[17]
set_disable_timing cby_5__7_/chany_bottom_out[18]
set_disable_timing cby_5__7_/chany_top_out[18]
set_disable_timing cby_5__7_/chany_bottom_out[19]
set_disable_timing cby_5__7_/chany_top_out[19]
set_disable_timing cby_5__7_/chany_bottom_out[20]
set_disable_timing cby_5__7_/chany_top_out[20]
set_disable_timing cby_5__7_/chany_bottom_out[21]
set_disable_timing cby_5__7_/chany_top_out[21]
set_disable_timing cby_5__7_/chany_bottom_out[22]
set_disable_timing cby_5__7_/chany_top_out[22]
set_disable_timing cby_5__7_/chany_bottom_out[23]
set_disable_timing cby_5__7_/chany_top_out[23]
set_disable_timing cby_5__7_/chany_bottom_out[24]
set_disable_timing cby_5__7_/chany_top_out[24]
set_disable_timing cby_5__7_/chany_bottom_out[25]
set_disable_timing cby_5__7_/chany_top_out[25]
set_disable_timing cby_5__7_/chany_top_out[26]
set_disable_timing cby_5__7_/chany_bottom_out[27]
set_disable_timing cby_5__7_/chany_top_out[27]
set_disable_timing cby_5__7_/chany_bottom_out[28]
set_disable_timing cby_5__7_/chany_top_out[28]
set_disable_timing cby_5__7_/chany_bottom_out[29]
set_disable_timing cby_5__7_/chany_top_out[29]
set_disable_timing cby_5__7_/chany_bottom_out[30]
set_disable_timing cby_5__7_/chany_top_out[30]
set_disable_timing cby_5__7_/chany_bottom_out[31]
set_disable_timing cby_5__7_/chany_top_out[31]
set_disable_timing cby_5__7_/chany_bottom_out[32]
set_disable_timing cby_5__7_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_6__1_/chany_bottom_in[0]
set_disable_timing cby_6__1_/chany_bottom_in[2]
set_disable_timing cby_6__1_/chany_top_in[2]
set_disable_timing cby_6__1_/chany_bottom_in[3]
set_disable_timing cby_6__1_/chany_bottom_in[4]
set_disable_timing cby_6__1_/chany_top_in[4]
set_disable_timing cby_6__1_/chany_bottom_in[5]
set_disable_timing cby_6__1_/chany_top_in[5]
set_disable_timing cby_6__1_/chany_bottom_in[6]
set_disable_timing cby_6__1_/chany_bottom_in[7]
set_disable_timing cby_6__1_/chany_bottom_in[8]
set_disable_timing cby_6__1_/chany_bottom_in[9]
set_disable_timing cby_6__1_/chany_bottom_in[10]
set_disable_timing cby_6__1_/chany_bottom_in[11]
set_disable_timing cby_6__1_/chany_bottom_in[12]
set_disable_timing cby_6__1_/chany_top_in[12]
set_disable_timing cby_6__1_/chany_bottom_in[13]
set_disable_timing cby_6__1_/chany_bottom_in[14]
set_disable_timing cby_6__1_/chany_top_in[14]
set_disable_timing cby_6__1_/chany_bottom_in[15]
set_disable_timing cby_6__1_/chany_top_in[16]
set_disable_timing cby_6__1_/chany_bottom_in[19]
set_disable_timing cby_6__1_/chany_bottom_in[21]
set_disable_timing cby_6__1_/chany_bottom_in[22]
set_disable_timing cby_6__1_/chany_bottom_in[23]
set_disable_timing cby_6__1_/chany_top_in[25]
set_disable_timing cby_6__1_/chany_bottom_in[27]
set_disable_timing cby_6__1_/chany_top_in[27]
set_disable_timing cby_6__1_/chany_bottom_in[28]
set_disable_timing cby_6__1_/chany_top_in[28]
set_disable_timing cby_6__1_/chany_bottom_in[29]
set_disable_timing cby_6__1_/chany_top_in[29]
set_disable_timing cby_6__1_/chany_bottom_in[30]
set_disable_timing cby_6__1_/chany_top_in[32]
set_disable_timing cby_6__1_/chany_bottom_out[0]
set_disable_timing cby_6__1_/chany_bottom_out[2]
set_disable_timing cby_6__1_/chany_top_out[2]
set_disable_timing cby_6__1_/chany_bottom_out[3]
set_disable_timing cby_6__1_/chany_bottom_out[4]
set_disable_timing cby_6__1_/chany_top_out[4]
set_disable_timing cby_6__1_/chany_bottom_out[5]
set_disable_timing cby_6__1_/chany_top_out[5]
set_disable_timing cby_6__1_/chany_bottom_out[6]
set_disable_timing cby_6__1_/chany_bottom_out[7]
set_disable_timing cby_6__1_/chany_bottom_out[8]
set_disable_timing cby_6__1_/chany_bottom_out[9]
set_disable_timing cby_6__1_/chany_bottom_out[10]
set_disable_timing cby_6__1_/chany_bottom_out[11]
set_disable_timing cby_6__1_/chany_bottom_out[12]
set_disable_timing cby_6__1_/chany_top_out[12]
set_disable_timing cby_6__1_/chany_bottom_out[13]
set_disable_timing cby_6__1_/chany_bottom_out[14]
set_disable_timing cby_6__1_/chany_top_out[14]
set_disable_timing cby_6__1_/chany_bottom_out[15]
set_disable_timing cby_6__1_/chany_top_out[16]
set_disable_timing cby_6__1_/chany_bottom_out[19]
set_disable_timing cby_6__1_/chany_bottom_out[21]
set_disable_timing cby_6__1_/chany_bottom_out[22]
set_disable_timing cby_6__1_/chany_bottom_out[23]
set_disable_timing cby_6__1_/chany_top_out[25]
set_disable_timing cby_6__1_/chany_bottom_out[27]
set_disable_timing cby_6__1_/chany_top_out[27]
set_disable_timing cby_6__1_/chany_bottom_out[28]
set_disable_timing cby_6__1_/chany_top_out[28]
set_disable_timing cby_6__1_/chany_bottom_out[29]
set_disable_timing cby_6__1_/chany_top_out[29]
set_disable_timing cby_6__1_/chany_bottom_out[30]
set_disable_timing cby_6__1_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__2_
##################################################
set_disable_timing cby_6__2_/chany_bottom_in[1]
set_disable_timing cby_6__2_/chany_top_in[1]
set_disable_timing cby_6__2_/chany_bottom_in[3]
set_disable_timing cby_6__2_/chany_top_in[4]
set_disable_timing cby_6__2_/chany_bottom_in[5]
set_disable_timing cby_6__2_/chany_bottom_in[6]
set_disable_timing cby_6__2_/chany_bottom_in[7]
set_disable_timing cby_6__2_/chany_top_in[7]
set_disable_timing cby_6__2_/chany_bottom_in[9]
set_disable_timing cby_6__2_/chany_bottom_in[10]
set_disable_timing cby_6__2_/chany_bottom_in[11]
set_disable_timing cby_6__2_/chany_bottom_in[13]
set_disable_timing cby_6__2_/chany_top_in[13]
set_disable_timing cby_6__2_/chany_bottom_in[14]
set_disable_timing cby_6__2_/chany_bottom_in[15]
set_disable_timing cby_6__2_/chany_bottom_in[22]
set_disable_timing cby_6__2_/chany_bottom_in[23]
set_disable_timing cby_6__2_/chany_top_in[24]
set_disable_timing cby_6__2_/chany_top_in[26]
set_disable_timing cby_6__2_/chany_bottom_in[28]
set_disable_timing cby_6__2_/chany_top_in[28]
set_disable_timing cby_6__2_/chany_bottom_in[29]
set_disable_timing cby_6__2_/chany_bottom_in[30]
set_disable_timing cby_6__2_/chany_bottom_in[31]
set_disable_timing cby_6__2_/chany_top_in[31]
set_disable_timing cby_6__2_/chany_bottom_in[32]
set_disable_timing cby_6__2_/chany_bottom_out[1]
set_disable_timing cby_6__2_/chany_top_out[1]
set_disable_timing cby_6__2_/chany_bottom_out[3]
set_disable_timing cby_6__2_/chany_top_out[4]
set_disable_timing cby_6__2_/chany_bottom_out[5]
set_disable_timing cby_6__2_/chany_bottom_out[6]
set_disable_timing cby_6__2_/chany_bottom_out[7]
set_disable_timing cby_6__2_/chany_top_out[7]
set_disable_timing cby_6__2_/chany_bottom_out[9]
set_disable_timing cby_6__2_/chany_bottom_out[10]
set_disable_timing cby_6__2_/chany_bottom_out[11]
set_disable_timing cby_6__2_/chany_bottom_out[13]
set_disable_timing cby_6__2_/chany_top_out[13]
set_disable_timing cby_6__2_/chany_bottom_out[14]
set_disable_timing cby_6__2_/chany_bottom_out[15]
set_disable_timing cby_6__2_/chany_bottom_out[22]
set_disable_timing cby_6__2_/chany_bottom_out[23]
set_disable_timing cby_6__2_/chany_top_out[24]
set_disable_timing cby_6__2_/chany_top_out[26]
set_disable_timing cby_6__2_/chany_bottom_out[28]
set_disable_timing cby_6__2_/chany_top_out[28]
set_disable_timing cby_6__2_/chany_bottom_out[29]
set_disable_timing cby_6__2_/chany_bottom_out[30]
set_disable_timing cby_6__2_/chany_bottom_out[31]
set_disable_timing cby_6__2_/chany_top_out[31]
set_disable_timing cby_6__2_/chany_bottom_out[32]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_3_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_7_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_11_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_15_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_19_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_23_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_27_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_31_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_35_[0]
set_disable_timing cby_6__2_/right_grid_left_width_0_height_0_subtile_0__pin_I_39_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_9_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_13_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_17_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_21_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_25_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_29_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_33_[0]
set_disable_timing cby_6__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_37_[0]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[1]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[0]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[3]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[2]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[5]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[4]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[7]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[7]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[6]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_9/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[9]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[8]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_6/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_8/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_9/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[11]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_6__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_6__2_/mux_left_ipin_8/in[10]
set_disable_timing cby_6__2_/mux_right_ipin_4/in[10]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_6__3_/chany_bottom_in[0]
set_disable_timing cby_6__3_/chany_top_in[0]
set_disable_timing cby_6__3_/chany_bottom_in[2]
set_disable_timing cby_6__3_/chany_bottom_in[6]
set_disable_timing cby_6__3_/chany_top_in[6]
set_disable_timing cby_6__3_/chany_bottom_in[7]
set_disable_timing cby_6__3_/chany_bottom_in[8]
set_disable_timing cby_6__3_/chany_bottom_in[10]
set_disable_timing cby_6__3_/chany_bottom_in[11]
set_disable_timing cby_6__3_/chany_top_in[11]
set_disable_timing cby_6__3_/chany_top_in[12]
set_disable_timing cby_6__3_/chany_bottom_in[14]
set_disable_timing cby_6__3_/chany_bottom_in[15]
set_disable_timing cby_6__3_/chany_top_in[15]
set_disable_timing cby_6__3_/chany_bottom_in[16]
set_disable_timing cby_6__3_/chany_bottom_in[20]
set_disable_timing cby_6__3_/chany_bottom_in[23]
set_disable_timing cby_6__3_/chany_top_in[23]
set_disable_timing cby_6__3_/chany_top_in[25]
set_disable_timing cby_6__3_/chany_top_in[27]
set_disable_timing cby_6__3_/chany_bottom_in[28]
set_disable_timing cby_6__3_/chany_bottom_in[29]
set_disable_timing cby_6__3_/chany_bottom_in[30]
set_disable_timing cby_6__3_/chany_top_in[30]
set_disable_timing cby_6__3_/chany_bottom_in[31]
set_disable_timing cby_6__3_/chany_top_in[31]
set_disable_timing cby_6__3_/chany_top_in[32]
set_disable_timing cby_6__3_/chany_bottom_out[0]
set_disable_timing cby_6__3_/chany_top_out[0]
set_disable_timing cby_6__3_/chany_bottom_out[2]
set_disable_timing cby_6__3_/chany_bottom_out[6]
set_disable_timing cby_6__3_/chany_top_out[6]
set_disable_timing cby_6__3_/chany_bottom_out[7]
set_disable_timing cby_6__3_/chany_bottom_out[8]
set_disable_timing cby_6__3_/chany_bottom_out[10]
set_disable_timing cby_6__3_/chany_bottom_out[11]
set_disable_timing cby_6__3_/chany_top_out[11]
set_disable_timing cby_6__3_/chany_top_out[12]
set_disable_timing cby_6__3_/chany_bottom_out[14]
set_disable_timing cby_6__3_/chany_bottom_out[15]
set_disable_timing cby_6__3_/chany_top_out[15]
set_disable_timing cby_6__3_/chany_bottom_out[16]
set_disable_timing cby_6__3_/chany_bottom_out[20]
set_disable_timing cby_6__3_/chany_bottom_out[23]
set_disable_timing cby_6__3_/chany_top_out[23]
set_disable_timing cby_6__3_/chany_top_out[25]
set_disable_timing cby_6__3_/chany_top_out[27]
set_disable_timing cby_6__3_/chany_bottom_out[28]
set_disable_timing cby_6__3_/chany_bottom_out[29]
set_disable_timing cby_6__3_/chany_bottom_out[30]
set_disable_timing cby_6__3_/chany_top_out[30]
set_disable_timing cby_6__3_/chany_bottom_out[31]
set_disable_timing cby_6__3_/chany_top_out[31]
set_disable_timing cby_6__3_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_6__4_/chany_bottom_in[1]
set_disable_timing cby_6__4_/chany_bottom_in[3]
set_disable_timing cby_6__4_/chany_top_in[3]
set_disable_timing cby_6__4_/chany_top_in[5]
set_disable_timing cby_6__4_/chany_bottom_in[7]
set_disable_timing cby_6__4_/chany_top_in[7]
set_disable_timing cby_6__4_/chany_bottom_in[8]
set_disable_timing cby_6__4_/chany_bottom_in[9]
set_disable_timing cby_6__4_/chany_top_in[10]
set_disable_timing cby_6__4_/chany_bottom_in[11]
set_disable_timing cby_6__4_/chany_top_in[11]
set_disable_timing cby_6__4_/chany_bottom_in[12]
set_disable_timing cby_6__4_/chany_top_in[14]
set_disable_timing cby_6__4_/chany_bottom_in[15]
set_disable_timing cby_6__4_/chany_top_in[15]
set_disable_timing cby_6__4_/chany_bottom_in[16]
set_disable_timing cby_6__4_/chany_bottom_in[17]
set_disable_timing cby_6__4_/chany_top_in[19]
set_disable_timing cby_6__4_/chany_bottom_in[20]
set_disable_timing cby_6__4_/chany_bottom_in[21]
set_disable_timing cby_6__4_/chany_top_in[22]
set_disable_timing cby_6__4_/chany_top_in[23]
set_disable_timing cby_6__4_/chany_top_in[24]
set_disable_timing cby_6__4_/chany_top_in[26]
set_disable_timing cby_6__4_/chany_top_in[27]
set_disable_timing cby_6__4_/chany_bottom_in[28]
set_disable_timing cby_6__4_/chany_bottom_in[29]
set_disable_timing cby_6__4_/chany_top_in[29]
set_disable_timing cby_6__4_/chany_bottom_in[30]
set_disable_timing cby_6__4_/chany_top_in[30]
set_disable_timing cby_6__4_/chany_bottom_in[31]
set_disable_timing cby_6__4_/chany_top_in[31]
set_disable_timing cby_6__4_/chany_top_in[32]
set_disable_timing cby_6__4_/chany_bottom_out[1]
set_disable_timing cby_6__4_/chany_bottom_out[3]
set_disable_timing cby_6__4_/chany_top_out[3]
set_disable_timing cby_6__4_/chany_top_out[5]
set_disable_timing cby_6__4_/chany_bottom_out[7]
set_disable_timing cby_6__4_/chany_top_out[7]
set_disable_timing cby_6__4_/chany_bottom_out[8]
set_disable_timing cby_6__4_/chany_bottom_out[9]
set_disable_timing cby_6__4_/chany_top_out[10]
set_disable_timing cby_6__4_/chany_bottom_out[11]
set_disable_timing cby_6__4_/chany_top_out[11]
set_disable_timing cby_6__4_/chany_bottom_out[12]
set_disable_timing cby_6__4_/chany_top_out[14]
set_disable_timing cby_6__4_/chany_bottom_out[15]
set_disable_timing cby_6__4_/chany_top_out[15]
set_disable_timing cby_6__4_/chany_bottom_out[16]
set_disable_timing cby_6__4_/chany_bottom_out[17]
set_disable_timing cby_6__4_/chany_top_out[19]
set_disable_timing cby_6__4_/chany_bottom_out[20]
set_disable_timing cby_6__4_/chany_bottom_out[21]
set_disable_timing cby_6__4_/chany_top_out[22]
set_disable_timing cby_6__4_/chany_top_out[23]
set_disable_timing cby_6__4_/chany_top_out[24]
set_disable_timing cby_6__4_/chany_top_out[26]
set_disable_timing cby_6__4_/chany_top_out[27]
set_disable_timing cby_6__4_/chany_bottom_out[28]
set_disable_timing cby_6__4_/chany_bottom_out[29]
set_disable_timing cby_6__4_/chany_top_out[29]
set_disable_timing cby_6__4_/chany_bottom_out[30]
set_disable_timing cby_6__4_/chany_top_out[30]
set_disable_timing cby_6__4_/chany_bottom_out[31]
set_disable_timing cby_6__4_/chany_top_out[31]
set_disable_timing cby_6__4_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_6__5_/chany_bottom_in[0]
set_disable_timing cby_6__5_/chany_bottom_in[2]
set_disable_timing cby_6__5_/chany_top_in[2]
set_disable_timing cby_6__5_/chany_top_in[3]
set_disable_timing cby_6__5_/chany_bottom_in[4]
set_disable_timing cby_6__5_/chany_top_in[4]
set_disable_timing cby_6__5_/chany_top_in[6]
set_disable_timing cby_6__5_/chany_top_in[7]
set_disable_timing cby_6__5_/chany_bottom_in[8]
set_disable_timing cby_6__5_/chany_bottom_in[9]
set_disable_timing cby_6__5_/chany_top_in[9]
set_disable_timing cby_6__5_/chany_bottom_in[10]
set_disable_timing cby_6__5_/chany_top_in[10]
set_disable_timing cby_6__5_/chany_top_in[11]
set_disable_timing cby_6__5_/chany_bottom_in[12]
set_disable_timing cby_6__5_/chany_bottom_in[13]
set_disable_timing cby_6__5_/chany_top_in[13]
set_disable_timing cby_6__5_/chany_top_in[14]
set_disable_timing cby_6__5_/chany_top_in[15]
set_disable_timing cby_6__5_/chany_bottom_in[16]
set_disable_timing cby_6__5_/chany_bottom_in[17]
set_disable_timing cby_6__5_/chany_bottom_in[18]
set_disable_timing cby_6__5_/chany_top_in[18]
set_disable_timing cby_6__5_/chany_top_in[19]
set_disable_timing cby_6__5_/chany_bottom_in[20]
set_disable_timing cby_6__5_/chany_bottom_in[21]
set_disable_timing cby_6__5_/chany_top_in[21]
set_disable_timing cby_6__5_/chany_bottom_in[22]
set_disable_timing cby_6__5_/chany_top_in[22]
set_disable_timing cby_6__5_/chany_top_in[23]
set_disable_timing cby_6__5_/chany_bottom_in[24]
set_disable_timing cby_6__5_/chany_top_in[25]
set_disable_timing cby_6__5_/chany_top_in[26]
set_disable_timing cby_6__5_/chany_top_in[27]
set_disable_timing cby_6__5_/chany_bottom_in[28]
set_disable_timing cby_6__5_/chany_top_in[28]
set_disable_timing cby_6__5_/chany_bottom_in[29]
set_disable_timing cby_6__5_/chany_top_in[29]
set_disable_timing cby_6__5_/chany_bottom_in[30]
set_disable_timing cby_6__5_/chany_top_in[30]
set_disable_timing cby_6__5_/chany_bottom_in[31]
set_disable_timing cby_6__5_/chany_top_in[31]
set_disable_timing cby_6__5_/chany_bottom_in[32]
set_disable_timing cby_6__5_/chany_top_in[32]
set_disable_timing cby_6__5_/chany_bottom_out[0]
set_disable_timing cby_6__5_/chany_bottom_out[2]
set_disable_timing cby_6__5_/chany_top_out[2]
set_disable_timing cby_6__5_/chany_top_out[3]
set_disable_timing cby_6__5_/chany_bottom_out[4]
set_disable_timing cby_6__5_/chany_top_out[4]
set_disable_timing cby_6__5_/chany_top_out[6]
set_disable_timing cby_6__5_/chany_top_out[7]
set_disable_timing cby_6__5_/chany_bottom_out[8]
set_disable_timing cby_6__5_/chany_bottom_out[9]
set_disable_timing cby_6__5_/chany_top_out[9]
set_disable_timing cby_6__5_/chany_bottom_out[10]
set_disable_timing cby_6__5_/chany_top_out[10]
set_disable_timing cby_6__5_/chany_top_out[11]
set_disable_timing cby_6__5_/chany_bottom_out[12]
set_disable_timing cby_6__5_/chany_bottom_out[13]
set_disable_timing cby_6__5_/chany_top_out[13]
set_disable_timing cby_6__5_/chany_top_out[14]
set_disable_timing cby_6__5_/chany_top_out[15]
set_disable_timing cby_6__5_/chany_bottom_out[16]
set_disable_timing cby_6__5_/chany_bottom_out[17]
set_disable_timing cby_6__5_/chany_bottom_out[18]
set_disable_timing cby_6__5_/chany_top_out[18]
set_disable_timing cby_6__5_/chany_top_out[19]
set_disable_timing cby_6__5_/chany_bottom_out[20]
set_disable_timing cby_6__5_/chany_bottom_out[21]
set_disable_timing cby_6__5_/chany_top_out[21]
set_disable_timing cby_6__5_/chany_bottom_out[22]
set_disable_timing cby_6__5_/chany_top_out[22]
set_disable_timing cby_6__5_/chany_top_out[23]
set_disable_timing cby_6__5_/chany_bottom_out[24]
set_disable_timing cby_6__5_/chany_top_out[25]
set_disable_timing cby_6__5_/chany_top_out[26]
set_disable_timing cby_6__5_/chany_top_out[27]
set_disable_timing cby_6__5_/chany_bottom_out[28]
set_disable_timing cby_6__5_/chany_top_out[28]
set_disable_timing cby_6__5_/chany_bottom_out[29]
set_disable_timing cby_6__5_/chany_top_out[29]
set_disable_timing cby_6__5_/chany_bottom_out[30]
set_disable_timing cby_6__5_/chany_top_out[30]
set_disable_timing cby_6__5_/chany_bottom_out[31]
set_disable_timing cby_6__5_/chany_top_out[31]
set_disable_timing cby_6__5_/chany_bottom_out[32]
set_disable_timing cby_6__5_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_6__6_/chany_bottom_in[0]
set_disable_timing cby_6__6_/chany_bottom_in[1]
set_disable_timing cby_6__6_/chany_top_in[1]
set_disable_timing cby_6__6_/chany_top_in[2]
set_disable_timing cby_6__6_/chany_bottom_in[3]
set_disable_timing cby_6__6_/chany_top_in[3]
set_disable_timing cby_6__6_/chany_bottom_in[4]
set_disable_timing cby_6__6_/chany_bottom_in[5]
set_disable_timing cby_6__6_/chany_top_in[5]
set_disable_timing cby_6__6_/chany_top_in[6]
set_disable_timing cby_6__6_/chany_top_in[7]
set_disable_timing cby_6__6_/chany_bottom_in[8]
set_disable_timing cby_6__6_/chany_top_in[8]
set_disable_timing cby_6__6_/chany_bottom_in[9]
set_disable_timing cby_6__6_/chany_top_in[9]
set_disable_timing cby_6__6_/chany_bottom_in[10]
set_disable_timing cby_6__6_/chany_top_in[10]
set_disable_timing cby_6__6_/chany_bottom_in[11]
set_disable_timing cby_6__6_/chany_top_in[11]
set_disable_timing cby_6__6_/chany_bottom_in[12]
set_disable_timing cby_6__6_/chany_top_in[12]
set_disable_timing cby_6__6_/chany_bottom_in[13]
set_disable_timing cby_6__6_/chany_top_in[13]
set_disable_timing cby_6__6_/chany_bottom_in[14]
set_disable_timing cby_6__6_/chany_top_in[14]
set_disable_timing cby_6__6_/chany_top_in[15]
set_disable_timing cby_6__6_/chany_bottom_in[16]
set_disable_timing cby_6__6_/chany_bottom_in[17]
set_disable_timing cby_6__6_/chany_top_in[17]
set_disable_timing cby_6__6_/chany_bottom_in[18]
set_disable_timing cby_6__6_/chany_top_in[18]
set_disable_timing cby_6__6_/chany_bottom_in[19]
set_disable_timing cby_6__6_/chany_top_in[19]
set_disable_timing cby_6__6_/chany_bottom_in[20]
set_disable_timing cby_6__6_/chany_top_in[20]
set_disable_timing cby_6__6_/chany_bottom_in[21]
set_disable_timing cby_6__6_/chany_top_in[21]
set_disable_timing cby_6__6_/chany_bottom_in[22]
set_disable_timing cby_6__6_/chany_top_in[22]
set_disable_timing cby_6__6_/chany_bottom_in[23]
set_disable_timing cby_6__6_/chany_top_in[23]
set_disable_timing cby_6__6_/chany_bottom_in[24]
set_disable_timing cby_6__6_/chany_top_in[24]
set_disable_timing cby_6__6_/chany_bottom_in[25]
set_disable_timing cby_6__6_/chany_top_in[25]
set_disable_timing cby_6__6_/chany_top_in[26]
set_disable_timing cby_6__6_/chany_top_in[27]
set_disable_timing cby_6__6_/chany_bottom_in[28]
set_disable_timing cby_6__6_/chany_top_in[28]
set_disable_timing cby_6__6_/chany_bottom_in[29]
set_disable_timing cby_6__6_/chany_top_in[29]
set_disable_timing cby_6__6_/chany_bottom_in[30]
set_disable_timing cby_6__6_/chany_top_in[30]
set_disable_timing cby_6__6_/chany_bottom_in[31]
set_disable_timing cby_6__6_/chany_top_in[31]
set_disable_timing cby_6__6_/chany_bottom_in[32]
set_disable_timing cby_6__6_/chany_top_in[32]
set_disable_timing cby_6__6_/chany_bottom_out[0]
set_disable_timing cby_6__6_/chany_bottom_out[1]
set_disable_timing cby_6__6_/chany_top_out[1]
set_disable_timing cby_6__6_/chany_top_out[2]
set_disable_timing cby_6__6_/chany_bottom_out[3]
set_disable_timing cby_6__6_/chany_top_out[3]
set_disable_timing cby_6__6_/chany_bottom_out[4]
set_disable_timing cby_6__6_/chany_bottom_out[5]
set_disable_timing cby_6__6_/chany_top_out[5]
set_disable_timing cby_6__6_/chany_top_out[6]
set_disable_timing cby_6__6_/chany_top_out[7]
set_disable_timing cby_6__6_/chany_bottom_out[8]
set_disable_timing cby_6__6_/chany_top_out[8]
set_disable_timing cby_6__6_/chany_bottom_out[9]
set_disable_timing cby_6__6_/chany_top_out[9]
set_disable_timing cby_6__6_/chany_bottom_out[10]
set_disable_timing cby_6__6_/chany_top_out[10]
set_disable_timing cby_6__6_/chany_bottom_out[11]
set_disable_timing cby_6__6_/chany_top_out[11]
set_disable_timing cby_6__6_/chany_bottom_out[12]
set_disable_timing cby_6__6_/chany_top_out[12]
set_disable_timing cby_6__6_/chany_bottom_out[13]
set_disable_timing cby_6__6_/chany_top_out[13]
set_disable_timing cby_6__6_/chany_bottom_out[14]
set_disable_timing cby_6__6_/chany_top_out[14]
set_disable_timing cby_6__6_/chany_top_out[15]
set_disable_timing cby_6__6_/chany_bottom_out[16]
set_disable_timing cby_6__6_/chany_bottom_out[17]
set_disable_timing cby_6__6_/chany_top_out[17]
set_disable_timing cby_6__6_/chany_bottom_out[18]
set_disable_timing cby_6__6_/chany_top_out[18]
set_disable_timing cby_6__6_/chany_bottom_out[19]
set_disable_timing cby_6__6_/chany_top_out[19]
set_disable_timing cby_6__6_/chany_bottom_out[20]
set_disable_timing cby_6__6_/chany_top_out[20]
set_disable_timing cby_6__6_/chany_bottom_out[21]
set_disable_timing cby_6__6_/chany_top_out[21]
set_disable_timing cby_6__6_/chany_bottom_out[22]
set_disable_timing cby_6__6_/chany_top_out[22]
set_disable_timing cby_6__6_/chany_bottom_out[23]
set_disable_timing cby_6__6_/chany_top_out[23]
set_disable_timing cby_6__6_/chany_bottom_out[24]
set_disable_timing cby_6__6_/chany_top_out[24]
set_disable_timing cby_6__6_/chany_bottom_out[25]
set_disable_timing cby_6__6_/chany_top_out[25]
set_disable_timing cby_6__6_/chany_top_out[26]
set_disable_timing cby_6__6_/chany_top_out[27]
set_disable_timing cby_6__6_/chany_bottom_out[28]
set_disable_timing cby_6__6_/chany_top_out[28]
set_disable_timing cby_6__6_/chany_bottom_out[29]
set_disable_timing cby_6__6_/chany_top_out[29]
set_disable_timing cby_6__6_/chany_bottom_out[30]
set_disable_timing cby_6__6_/chany_top_out[30]
set_disable_timing cby_6__6_/chany_bottom_out[31]
set_disable_timing cby_6__6_/chany_top_out[31]
set_disable_timing cby_6__6_/chany_bottom_out[32]
set_disable_timing cby_6__6_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_1__3_
##################################################
set_disable_timing cby_6__7_/chany_bottom_in[0]
set_disable_timing cby_6__7_/chany_top_in[0]
set_disable_timing cby_6__7_/chany_bottom_in[1]
set_disable_timing cby_6__7_/chany_top_in[1]
set_disable_timing cby_6__7_/chany_bottom_in[2]
set_disable_timing cby_6__7_/chany_top_in[2]
set_disable_timing cby_6__7_/chany_top_in[3]
set_disable_timing cby_6__7_/chany_bottom_in[4]
set_disable_timing cby_6__7_/chany_top_in[4]
set_disable_timing cby_6__7_/chany_bottom_in[5]
set_disable_timing cby_6__7_/chany_top_in[5]
set_disable_timing cby_6__7_/chany_bottom_in[6]
set_disable_timing cby_6__7_/chany_top_in[6]
set_disable_timing cby_6__7_/chany_top_in[7]
set_disable_timing cby_6__7_/chany_bottom_in[8]
set_disable_timing cby_6__7_/chany_top_in[8]
set_disable_timing cby_6__7_/chany_bottom_in[9]
set_disable_timing cby_6__7_/chany_top_in[9]
set_disable_timing cby_6__7_/chany_bottom_in[10]
set_disable_timing cby_6__7_/chany_top_in[10]
set_disable_timing cby_6__7_/chany_bottom_in[11]
set_disable_timing cby_6__7_/chany_top_in[11]
set_disable_timing cby_6__7_/chany_bottom_in[12]
set_disable_timing cby_6__7_/chany_top_in[12]
set_disable_timing cby_6__7_/chany_bottom_in[13]
set_disable_timing cby_6__7_/chany_top_in[13]
set_disable_timing cby_6__7_/chany_bottom_in[14]
set_disable_timing cby_6__7_/chany_top_in[14]
set_disable_timing cby_6__7_/chany_bottom_in[15]
set_disable_timing cby_6__7_/chany_top_in[15]
set_disable_timing cby_6__7_/chany_bottom_in[16]
set_disable_timing cby_6__7_/chany_top_in[16]
set_disable_timing cby_6__7_/chany_bottom_in[17]
set_disable_timing cby_6__7_/chany_top_in[17]
set_disable_timing cby_6__7_/chany_bottom_in[18]
set_disable_timing cby_6__7_/chany_top_in[18]
set_disable_timing cby_6__7_/chany_bottom_in[19]
set_disable_timing cby_6__7_/chany_top_in[19]
set_disable_timing cby_6__7_/chany_bottom_in[20]
set_disable_timing cby_6__7_/chany_top_in[20]
set_disable_timing cby_6__7_/chany_bottom_in[21]
set_disable_timing cby_6__7_/chany_top_in[21]
set_disable_timing cby_6__7_/chany_bottom_in[22]
set_disable_timing cby_6__7_/chany_top_in[22]
set_disable_timing cby_6__7_/chany_bottom_in[23]
set_disable_timing cby_6__7_/chany_top_in[23]
set_disable_timing cby_6__7_/chany_bottom_in[24]
set_disable_timing cby_6__7_/chany_top_in[24]
set_disable_timing cby_6__7_/chany_bottom_in[25]
set_disable_timing cby_6__7_/chany_top_in[25]
set_disable_timing cby_6__7_/chany_bottom_in[26]
set_disable_timing cby_6__7_/chany_top_in[26]
set_disable_timing cby_6__7_/chany_top_in[27]
set_disable_timing cby_6__7_/chany_top_in[28]
set_disable_timing cby_6__7_/chany_bottom_in[29]
set_disable_timing cby_6__7_/chany_top_in[29]
set_disable_timing cby_6__7_/chany_bottom_in[30]
set_disable_timing cby_6__7_/chany_top_in[30]
set_disable_timing cby_6__7_/chany_bottom_in[31]
set_disable_timing cby_6__7_/chany_top_in[31]
set_disable_timing cby_6__7_/chany_bottom_in[32]
set_disable_timing cby_6__7_/chany_top_in[32]
set_disable_timing cby_6__7_/chany_bottom_out[0]
set_disable_timing cby_6__7_/chany_top_out[0]
set_disable_timing cby_6__7_/chany_bottom_out[1]
set_disable_timing cby_6__7_/chany_top_out[1]
set_disable_timing cby_6__7_/chany_bottom_out[2]
set_disable_timing cby_6__7_/chany_top_out[2]
set_disable_timing cby_6__7_/chany_top_out[3]
set_disable_timing cby_6__7_/chany_bottom_out[4]
set_disable_timing cby_6__7_/chany_top_out[4]
set_disable_timing cby_6__7_/chany_bottom_out[5]
set_disable_timing cby_6__7_/chany_top_out[5]
set_disable_timing cby_6__7_/chany_bottom_out[6]
set_disable_timing cby_6__7_/chany_top_out[6]
set_disable_timing cby_6__7_/chany_top_out[7]
set_disable_timing cby_6__7_/chany_bottom_out[8]
set_disable_timing cby_6__7_/chany_top_out[8]
set_disable_timing cby_6__7_/chany_bottom_out[9]
set_disable_timing cby_6__7_/chany_top_out[9]
set_disable_timing cby_6__7_/chany_bottom_out[10]
set_disable_timing cby_6__7_/chany_top_out[10]
set_disable_timing cby_6__7_/chany_bottom_out[11]
set_disable_timing cby_6__7_/chany_top_out[11]
set_disable_timing cby_6__7_/chany_bottom_out[12]
set_disable_timing cby_6__7_/chany_top_out[12]
set_disable_timing cby_6__7_/chany_bottom_out[13]
set_disable_timing cby_6__7_/chany_top_out[13]
set_disable_timing cby_6__7_/chany_bottom_out[14]
set_disable_timing cby_6__7_/chany_top_out[14]
set_disable_timing cby_6__7_/chany_bottom_out[15]
set_disable_timing cby_6__7_/chany_top_out[15]
set_disable_timing cby_6__7_/chany_bottom_out[16]
set_disable_timing cby_6__7_/chany_top_out[16]
set_disable_timing cby_6__7_/chany_bottom_out[17]
set_disable_timing cby_6__7_/chany_top_out[17]
set_disable_timing cby_6__7_/chany_bottom_out[18]
set_disable_timing cby_6__7_/chany_top_out[18]
set_disable_timing cby_6__7_/chany_bottom_out[19]
set_disable_timing cby_6__7_/chany_top_out[19]
set_disable_timing cby_6__7_/chany_bottom_out[20]
set_disable_timing cby_6__7_/chany_top_out[20]
set_disable_timing cby_6__7_/chany_bottom_out[21]
set_disable_timing cby_6__7_/chany_top_out[21]
set_disable_timing cby_6__7_/chany_bottom_out[22]
set_disable_timing cby_6__7_/chany_top_out[22]
set_disable_timing cby_6__7_/chany_bottom_out[23]
set_disable_timing cby_6__7_/chany_top_out[23]
set_disable_timing cby_6__7_/chany_bottom_out[24]
set_disable_timing cby_6__7_/chany_top_out[24]
set_disable_timing cby_6__7_/chany_bottom_out[25]
set_disable_timing cby_6__7_/chany_top_out[25]
set_disable_timing cby_6__7_/chany_bottom_out[26]
set_disable_timing cby_6__7_/chany_top_out[26]
set_disable_timing cby_6__7_/chany_top_out[27]
set_disable_timing cby_6__7_/chany_top_out[28]
set_disable_timing cby_6__7_/chany_bottom_out[29]
set_disable_timing cby_6__7_/chany_top_out[29]
set_disable_timing cby_6__7_/chany_bottom_out[30]
set_disable_timing cby_6__7_/chany_top_out[30]
set_disable_timing cby_6__7_/chany_bottom_out[31]
set_disable_timing cby_6__7_/chany_top_out[31]
set_disable_timing cby_6__7_/chany_bottom_out[32]
set_disable_timing cby_6__7_/chany_top_out[32]
##################################################
# Disable timing for Connection block cby_7__1_
##################################################
set_disable_timing cby_7__1_/chany_bottom_in[2]
set_disable_timing cby_7__1_/chany_bottom_in[5]
set_disable_timing cby_7__1_/chany_bottom_in[6]
set_disable_timing cby_7__1_/chany_top_in[6]
set_disable_timing cby_7__1_/chany_bottom_in[8]
set_disable_timing cby_7__1_/chany_bottom_in[10]
set_disable_timing cby_7__1_/chany_bottom_in[11]
set_disable_timing cby_7__1_/chany_bottom_in[12]
set_disable_timing cby_7__1_/chany_bottom_in[13]
set_disable_timing cby_7__1_/chany_bottom_in[14]
set_disable_timing cby_7__1_/chany_bottom_in[15]
set_disable_timing cby_7__1_/chany_bottom_in[18]
set_disable_timing cby_7__1_/chany_bottom_in[20]
set_disable_timing cby_7__1_/chany_bottom_in[22]
set_disable_timing cby_7__1_/chany_bottom_in[23]
set_disable_timing cby_7__1_/chany_bottom_in[26]
set_disable_timing cby_7__1_/chany_bottom_in[27]
set_disable_timing cby_7__1_/chany_bottom_in[30]
set_disable_timing cby_7__1_/chany_bottom_in[31]
set_disable_timing cby_7__1_/chany_top_in[31]
set_disable_timing cby_7__1_/chany_bottom_in[32]
set_disable_timing cby_7__1_/chany_bottom_out[2]
set_disable_timing cby_7__1_/chany_bottom_out[5]
set_disable_timing cby_7__1_/chany_bottom_out[6]
set_disable_timing cby_7__1_/chany_top_out[6]
set_disable_timing cby_7__1_/chany_bottom_out[8]
set_disable_timing cby_7__1_/chany_bottom_out[10]
set_disable_timing cby_7__1_/chany_bottom_out[11]
set_disable_timing cby_7__1_/chany_bottom_out[12]
set_disable_timing cby_7__1_/chany_bottom_out[13]
set_disable_timing cby_7__1_/chany_bottom_out[14]
set_disable_timing cby_7__1_/chany_bottom_out[15]
set_disable_timing cby_7__1_/chany_bottom_out[18]
set_disable_timing cby_7__1_/chany_bottom_out[20]
set_disable_timing cby_7__1_/chany_bottom_out[22]
set_disable_timing cby_7__1_/chany_bottom_out[23]
set_disable_timing cby_7__1_/chany_bottom_out[26]
set_disable_timing cby_7__1_/chany_bottom_out[27]
set_disable_timing cby_7__1_/chany_bottom_out[30]
set_disable_timing cby_7__1_/chany_bottom_out[31]
set_disable_timing cby_7__1_/chany_top_out[31]
set_disable_timing cby_7__1_/chany_bottom_out[32]
set_disable_timing cby_7__1_/right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_7__1_/right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_7__1_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_7__1_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[1]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[0]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[3]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[2]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[4]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[4]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[4]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[4]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[4]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[5]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[4]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[7]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[7]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[7]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[7]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[7]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[7]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[7]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[6]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[8]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[8]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[8]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[8]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[8]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[8]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[9]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[8]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_3/in[10]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_4/in[10]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_5/in[10]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_0/in[10]
set_disable_timing cby_7__1_/mux_left_ipin_6/in[10]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_1/in[10]
set_disable_timing cby_7__1_/mux_left_ipin_7/in[10]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[11]
set_disable_timing cby_7__1_/mux_left_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_7__2_
##################################################
set_disable_timing cby_7__2_/chany_bottom_in[3]
set_disable_timing cby_7__2_/chany_bottom_in[4]
set_disable_timing cby_7__2_/chany_top_in[5]
set_disable_timing cby_7__2_/chany_bottom_in[6]
set_disable_timing cby_7__2_/chany_bottom_in[7]
set_disable_timing cby_7__2_/chany_bottom_in[8]
set_disable_timing cby_7__2_/chany_bottom_in[9]
set_disable_timing cby_7__2_/chany_bottom_in[11]
set_disable_timing cby_7__2_/chany_top_in[11]
set_disable_timing cby_7__2_/chany_bottom_in[13]
set_disable_timing cby_7__2_/chany_bottom_in[14]
set_disable_timing cby_7__2_/chany_bottom_in[15]
set_disable_timing cby_7__2_/chany_bottom_in[19]
set_disable_timing cby_7__2_/chany_bottom_in[21]
set_disable_timing cby_7__2_/chany_bottom_in[23]
set_disable_timing cby_7__2_/chany_top_in[23]
set_disable_timing cby_7__2_/chany_bottom_in[27]
set_disable_timing cby_7__2_/chany_top_in[27]
set_disable_timing cby_7__2_/chany_top_in[30]
set_disable_timing cby_7__2_/chany_bottom_in[31]
set_disable_timing cby_7__2_/chany_bottom_in[32]
set_disable_timing cby_7__2_/chany_bottom_out[3]
set_disable_timing cby_7__2_/chany_bottom_out[4]
set_disable_timing cby_7__2_/chany_top_out[5]
set_disable_timing cby_7__2_/chany_bottom_out[6]
set_disable_timing cby_7__2_/chany_bottom_out[7]
set_disable_timing cby_7__2_/chany_bottom_out[8]
set_disable_timing cby_7__2_/chany_bottom_out[9]
set_disable_timing cby_7__2_/chany_bottom_out[11]
set_disable_timing cby_7__2_/chany_top_out[11]
set_disable_timing cby_7__2_/chany_bottom_out[13]
set_disable_timing cby_7__2_/chany_bottom_out[14]
set_disable_timing cby_7__2_/chany_bottom_out[15]
set_disable_timing cby_7__2_/chany_bottom_out[19]
set_disable_timing cby_7__2_/chany_bottom_out[21]
set_disable_timing cby_7__2_/chany_bottom_out[23]
set_disable_timing cby_7__2_/chany_top_out[23]
set_disable_timing cby_7__2_/chany_bottom_out[27]
set_disable_timing cby_7__2_/chany_top_out[27]
set_disable_timing cby_7__2_/chany_top_out[30]
set_disable_timing cby_7__2_/chany_bottom_out[31]
set_disable_timing cby_7__2_/chany_bottom_out[32]
set_disable_timing cby_7__2_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_7__2_/right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cby_7__2_/right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_1_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_5_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_9_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_13_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_17_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_21_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_25_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_29_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_33_[0]
set_disable_timing cby_7__2_/left_grid_right_width_0_height_0_subtile_0__pin_I_37_[0]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[0]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[0]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[0]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[0]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[0]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[0]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[1]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[1]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[0]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[0]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[3]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[3]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[3]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[3]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[3]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[3]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[3]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[2]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[3]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[2]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[5]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[5]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[4]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[4]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[5]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[5]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[4]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[4]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[5]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[5]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[4]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[4]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[6]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[6]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[6]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[6]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[6]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[6]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[7]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[7]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[6]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[6]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[9]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[9]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[9]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[9]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[9]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[9]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[9]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[9]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[8]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[8]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_3/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_1/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_7/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_4/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_2/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_8/in[10]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_5/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_3/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_9/in[10]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_0/in[10]
set_disable_timing cby_7__2_/mux_left_ipin_6/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_4/in[10]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_1/in[10]
set_disable_timing cby_7__2_/mux_left_ipin_7/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_5/in[10]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[11]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[11]
set_disable_timing cby_7__2_/mux_left_ipin_2/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_0/in[10]
set_disable_timing cby_7__2_/mux_right_ipin_6/in[10]
##################################################
# Disable timing for Connection block cby_7__1_
##################################################
set_disable_timing cby_7__3_/chany_top_in[4]
set_disable_timing cby_7__3_/chany_bottom_in[5]
set_disable_timing cby_7__3_/chany_bottom_in[7]
set_disable_timing cby_7__3_/chany_top_in[7]
set_disable_timing cby_7__3_/chany_bottom_in[9]
set_disable_timing cby_7__3_/chany_bottom_in[10]
set_disable_timing cby_7__3_/chany_top_in[10]
set_disable_timing cby_7__3_/chany_bottom_in[12]
set_disable_timing cby_7__3_/chany_bottom_in[14]
set_disable_timing cby_7__3_/chany_bottom_in[15]
set_disable_timing cby_7__3_/chany_top_in[15]
set_disable_timing cby_7__3_/chany_top_in[19]
set_disable_timing cby_7__3_/chany_bottom_in[22]
set_disable_timing cby_7__3_/chany_top_in[22]
set_disable_timing cby_7__3_/chany_top_in[26]
set_disable_timing cby_7__3_/chany_top_in[29]
set_disable_timing cby_7__3_/chany_top_in[31]
set_disable_timing cby_7__3_/chany_bottom_in[32]
set_disable_timing cby_7__3_/chany_top_out[4]
set_disable_timing cby_7__3_/chany_bottom_out[5]
set_disable_timing cby_7__3_/chany_bottom_out[7]
set_disable_timing cby_7__3_/chany_top_out[7]
set_disable_timing cby_7__3_/chany_bottom_out[9]
set_disable_timing cby_7__3_/chany_bottom_out[10]
set_disable_timing cby_7__3_/chany_top_out[10]
set_disable_timing cby_7__3_/chany_bottom_out[12]
set_disable_timing cby_7__3_/chany_bottom_out[14]
set_disable_timing cby_7__3_/chany_bottom_out[15]
set_disable_timing cby_7__3_/chany_top_out[15]
set_disable_timing cby_7__3_/chany_top_out[19]
set_disable_timing cby_7__3_/chany_bottom_out[22]
set_disable_timing cby_7__3_/chany_top_out[22]
set_disable_timing cby_7__3_/chany_top_out[26]
set_disable_timing cby_7__3_/chany_top_out[29]
set_disable_timing cby_7__3_/chany_top_out[31]
set_disable_timing cby_7__3_/chany_bottom_out[32]
set_disable_timing cby_7__3_/right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cby_7__3_/right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[1]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[0]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[1]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[0]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[0]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[1]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[1]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[0]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[0]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[1]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[0]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[1]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[0]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[3]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[2]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[4]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[4]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[4]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[4]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[4]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[4]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[5]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[4]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[7]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[6]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[9]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[8]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[11]
set_disable_timing cby_7__3_/mux_left_ipin_3/in[10]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[11]
set_disable_timing cby_7__3_/mux_left_ipin_4/in[10]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[11]
set_disable_timing cby_7__3_/mux_left_ipin_5/in[10]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[11]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[11]
set_disable_timing cby_7__3_/mux_left_ipin_0/in[10]
set_disable_timing cby_7__3_/mux_left_ipin_6/in[10]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[11]
set_disable_timing cby_7__3_/mux_left_ipin_1/in[10]
set_disable_timing cby_7__3_/mux_left_ipin_7/in[10]
set_disable_timing cby_7__3_/mux_left_ipin_2/in[11]
##################################################
# Disable timing for Connection block cby_7__1_
##################################################
set_disable_timing cby_7__4_/chany_bottom_in[0]
set_disable_timing cby_7__4_/chany_bottom_in[6]
set_disable_timing cby_7__4_/chany_top_in[6]
set_disable_timing cby_7__4_/chany_top_in[7]
set_disable_timing cby_7__4_/chany_top_in[9]
set_disable_timing cby_7__4_/chany_bottom_in[10]
set_disable_timing cby_7__4_/chany_bottom_in[11]
set_disable_timing cby_7__4_/chany_top_in[11]
set_disable_timing cby_7__4_/chany_bottom_in[13]
set_disable_timing cby_7__4_/chany_top_in[14]
set_disable_timing cby_7__4_/chany_bottom_in[15]
set_disable_timing cby_7__4_/chany_top_in[15]
set_disable_timing cby_7__4_/chany_top_in[18]
set_disable_timing cby_7__4_/chany_top_in[19]
set_disable_timing cby_7__4_/chany_top_in[21]
set_disable_timing cby_7__4_/chany_bottom_in[23]
set_disable_timing cby_7__4_/chany_top_in[23]
set_disable_timing cby_7__4_/chany_bottom_in[24]
set_disable_timing cby_7__4_/chany_top_in[25]
set_disable_timing cby_7__4_/chany_top_in[27]
set_disable_timing cby_7__4_/chany_top_in[28]
set_disable_timing cby_7__4_/chany_top_in[30]
set_disable_timing cby_7__4_/chany_top_in[31]
set_disable_timing cby_7__4_/chany_bottom_in[32]
set_disable_timing cby_7__4_/chany_top_in[32]
set_disable_timing cby_7__4_/chany_bottom_out[0]
set_disable_timing cby_7__4_/chany_bottom_out[6]
set_disable_timing cby_7__4_/chany_top_out[6]
set_disable_timing cby_7__4_/chany_top_out[7]
set_disable_timing cby_7__4_/chany_top_out[9]
set_disable_timing cby_7__4_/chany_bottom_out[10]
set_disable_timing cby_7__4_/chany_bottom_out[11]
set_disable_timing cby_7__4_/chany_top_out[11]
set_disable_timing cby_7__4_/chany_bottom_out[13]
set_disable_timing cby_7__4_/chany_top_out[14]
set_disable_timing cby_7__4_/chany_bottom_out[15]
set_disable_timing cby_7__4_/chany_top_out[15]
set_disable_timing cby_7__4_/chany_top_out[18]
set_disable_timing cby_7__4_/chany_top_out[19]
set_disable_timing cby_7__4_/chany_top_out[21]
set_disable_timing cby_7__4_/chany_bottom_out[23]
set_disable_timing cby_7__4_/chany_top_out[23]
set_disable_timing cby_7__4_/chany_bottom_out[24]
set_disable_timing cby_7__4_/chany_top_out[25]
set_disable_timing cby_7__4_/chany_top_out[27]
set_disable_timing cby_7__4_/chany_top_out[28]
set_disable_timing cby_7__4_/chany_top_out[30]
set_disable_timing cby_7__4_/chany_top_out[31]
set_disable_timing cby_7__4_/chany_bottom_out[32]
set_disable_timing cby_7__4_/chany_top_out[32]
set_disable_timing cby_7__4_/right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_7__4_/right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[1]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[1]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[0]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[1]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[1]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[0]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[0]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[1]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[1]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[0]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[0]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[1]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[2]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[0]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[0]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[2]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[2]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[2]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[2]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[2]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[3]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[4]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[4]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[4]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[4]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[4]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[4]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[5]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[4]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[7]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[6]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[9]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[8]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[11]
set_disable_timing cby_7__4_/mux_left_ipin_3/in[10]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[11]
set_disable_timing cby_7__4_/mux_left_ipin_4/in[10]
set_disable_timing cby_7__4_/mux_left_ipin_5/in[10]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[11]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[11]
set_disable_timing cby_7__4_/mux_left_ipin_0/in[10]
set_disable_timing cby_7__4_/mux_left_ipin_6/in[10]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[11]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[11]
set_disable_timing cby_7__4_/mux_left_ipin_1/in[10]
set_disable_timing cby_7__4_/mux_left_ipin_7/in[10]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[11]
set_disable_timing cby_7__4_/mux_left_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_7__1_
##################################################
set_disable_timing cby_7__5_/chany_bottom_in[0]
set_disable_timing cby_7__5_/chany_bottom_in[1]
set_disable_timing cby_7__5_/chany_top_in[3]
set_disable_timing cby_7__5_/chany_top_in[5]
set_disable_timing cby_7__5_/chany_top_in[6]
set_disable_timing cby_7__5_/chany_bottom_in[7]
set_disable_timing cby_7__5_/chany_top_in[7]
set_disable_timing cby_7__5_/chany_top_in[8]
set_disable_timing cby_7__5_/chany_top_in[10]
set_disable_timing cby_7__5_/chany_bottom_in[11]
set_disable_timing cby_7__5_/chany_top_in[11]
set_disable_timing cby_7__5_/chany_top_in[13]
set_disable_timing cby_7__5_/chany_bottom_in[14]
set_disable_timing cby_7__5_/chany_top_in[14]
set_disable_timing cby_7__5_/chany_top_in[15]
set_disable_timing cby_7__5_/chany_top_in[17]
set_disable_timing cby_7__5_/chany_top_in[18]
set_disable_timing cby_7__5_/chany_top_in[19]
set_disable_timing cby_7__5_/chany_top_in[20]
set_disable_timing cby_7__5_/chany_top_in[22]
set_disable_timing cby_7__5_/chany_top_in[23]
set_disable_timing cby_7__5_/chany_bottom_in[24]
set_disable_timing cby_7__5_/chany_top_in[24]
set_disable_timing cby_7__5_/chany_bottom_in[25]
set_disable_timing cby_7__5_/chany_top_in[26]
set_disable_timing cby_7__5_/chany_top_in[27]
set_disable_timing cby_7__5_/chany_bottom_in[28]
set_disable_timing cby_7__5_/chany_top_in[29]
set_disable_timing cby_7__5_/chany_top_in[30]
set_disable_timing cby_7__5_/chany_top_in[31]
set_disable_timing cby_7__5_/chany_bottom_in[32]
set_disable_timing cby_7__5_/chany_top_in[32]
set_disable_timing cby_7__5_/chany_bottom_out[0]
set_disable_timing cby_7__5_/chany_bottom_out[1]
set_disable_timing cby_7__5_/chany_top_out[3]
set_disable_timing cby_7__5_/chany_top_out[5]
set_disable_timing cby_7__5_/chany_top_out[6]
set_disable_timing cby_7__5_/chany_bottom_out[7]
set_disable_timing cby_7__5_/chany_top_out[7]
set_disable_timing cby_7__5_/chany_top_out[8]
set_disable_timing cby_7__5_/chany_top_out[10]
set_disable_timing cby_7__5_/chany_bottom_out[11]
set_disable_timing cby_7__5_/chany_top_out[11]
set_disable_timing cby_7__5_/chany_top_out[13]
set_disable_timing cby_7__5_/chany_bottom_out[14]
set_disable_timing cby_7__5_/chany_top_out[14]
set_disable_timing cby_7__5_/chany_top_out[15]
set_disable_timing cby_7__5_/chany_top_out[17]
set_disable_timing cby_7__5_/chany_top_out[18]
set_disable_timing cby_7__5_/chany_top_out[19]
set_disable_timing cby_7__5_/chany_top_out[20]
set_disable_timing cby_7__5_/chany_top_out[22]
set_disable_timing cby_7__5_/chany_top_out[23]
set_disable_timing cby_7__5_/chany_bottom_out[24]
set_disable_timing cby_7__5_/chany_top_out[24]
set_disable_timing cby_7__5_/chany_bottom_out[25]
set_disable_timing cby_7__5_/chany_top_out[26]
set_disable_timing cby_7__5_/chany_top_out[27]
set_disable_timing cby_7__5_/chany_bottom_out[28]
set_disable_timing cby_7__5_/chany_top_out[29]
set_disable_timing cby_7__5_/chany_top_out[30]
set_disable_timing cby_7__5_/chany_top_out[31]
set_disable_timing cby_7__5_/chany_bottom_out[32]
set_disable_timing cby_7__5_/chany_top_out[32]
set_disable_timing cby_7__5_/right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_7__5_/right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_7__5_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_7__5_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cby_7__5_/right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cby_7__5_/right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[1]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[1]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[1]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[1]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[1]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[1]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[1]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[0]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[3]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[2]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[5]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[5]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[5]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[5]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[5]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[5]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[5]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[4]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[7]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[6]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[9]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[8]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_3/in[10]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_4/in[10]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_5/in[10]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_0/in[10]
set_disable_timing cby_7__5_/mux_left_ipin_6/in[10]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_1/in[10]
set_disable_timing cby_7__5_/mux_left_ipin_7/in[10]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[11]
set_disable_timing cby_7__5_/mux_left_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_7__1_
##################################################
set_disable_timing cby_7__6_/chany_bottom_in[0]
set_disable_timing cby_7__6_/chany_bottom_in[1]
set_disable_timing cby_7__6_/chany_bottom_in[2]
set_disable_timing cby_7__6_/chany_top_in[2]
set_disable_timing cby_7__6_/chany_top_in[3]
set_disable_timing cby_7__6_/chany_bottom_in[4]
set_disable_timing cby_7__6_/chany_top_in[4]
set_disable_timing cby_7__6_/chany_top_in[5]
set_disable_timing cby_7__6_/chany_top_in[6]
set_disable_timing cby_7__6_/chany_top_in[7]
set_disable_timing cby_7__6_/chany_bottom_in[8]
set_disable_timing cby_7__6_/chany_top_in[9]
set_disable_timing cby_7__6_/chany_top_in[10]
set_disable_timing cby_7__6_/chany_top_in[11]
set_disable_timing cby_7__6_/chany_top_in[12]
set_disable_timing cby_7__6_/chany_top_in[13]
set_disable_timing cby_7__6_/chany_top_in[14]
set_disable_timing cby_7__6_/chany_bottom_in[15]
set_disable_timing cby_7__6_/chany_bottom_in[16]
set_disable_timing cby_7__6_/chany_top_in[16]
set_disable_timing cby_7__6_/chany_top_in[17]
set_disable_timing cby_7__6_/chany_top_in[18]
set_disable_timing cby_7__6_/chany_top_in[19]
set_disable_timing cby_7__6_/chany_bottom_in[20]
set_disable_timing cby_7__6_/chany_top_in[21]
set_disable_timing cby_7__6_/chany_top_in[22]
set_disable_timing cby_7__6_/chany_top_in[23]
set_disable_timing cby_7__6_/chany_bottom_in[24]
set_disable_timing cby_7__6_/chany_bottom_in[25]
set_disable_timing cby_7__6_/chany_top_in[25]
set_disable_timing cby_7__6_/chany_bottom_in[26]
set_disable_timing cby_7__6_/chany_top_in[26]
set_disable_timing cby_7__6_/chany_top_in[27]
set_disable_timing cby_7__6_/chany_top_in[28]
set_disable_timing cby_7__6_/chany_bottom_in[29]
set_disable_timing cby_7__6_/chany_top_in[29]
set_disable_timing cby_7__6_/chany_top_in[30]
set_disable_timing cby_7__6_/chany_top_in[31]
set_disable_timing cby_7__6_/chany_bottom_in[32]
set_disable_timing cby_7__6_/chany_top_in[32]
set_disable_timing cby_7__6_/chany_bottom_out[0]
set_disable_timing cby_7__6_/chany_bottom_out[1]
set_disable_timing cby_7__6_/chany_bottom_out[2]
set_disable_timing cby_7__6_/chany_top_out[2]
set_disable_timing cby_7__6_/chany_top_out[3]
set_disable_timing cby_7__6_/chany_bottom_out[4]
set_disable_timing cby_7__6_/chany_top_out[4]
set_disable_timing cby_7__6_/chany_top_out[5]
set_disable_timing cby_7__6_/chany_top_out[6]
set_disable_timing cby_7__6_/chany_top_out[7]
set_disable_timing cby_7__6_/chany_bottom_out[8]
set_disable_timing cby_7__6_/chany_top_out[9]
set_disable_timing cby_7__6_/chany_top_out[10]
set_disable_timing cby_7__6_/chany_top_out[11]
set_disable_timing cby_7__6_/chany_top_out[12]
set_disable_timing cby_7__6_/chany_top_out[13]
set_disable_timing cby_7__6_/chany_top_out[14]
set_disable_timing cby_7__6_/chany_bottom_out[15]
set_disable_timing cby_7__6_/chany_bottom_out[16]
set_disable_timing cby_7__6_/chany_top_out[16]
set_disable_timing cby_7__6_/chany_top_out[17]
set_disable_timing cby_7__6_/chany_top_out[18]
set_disable_timing cby_7__6_/chany_top_out[19]
set_disable_timing cby_7__6_/chany_bottom_out[20]
set_disable_timing cby_7__6_/chany_top_out[21]
set_disable_timing cby_7__6_/chany_top_out[22]
set_disable_timing cby_7__6_/chany_top_out[23]
set_disable_timing cby_7__6_/chany_bottom_out[24]
set_disable_timing cby_7__6_/chany_bottom_out[25]
set_disable_timing cby_7__6_/chany_top_out[25]
set_disable_timing cby_7__6_/chany_bottom_out[26]
set_disable_timing cby_7__6_/chany_top_out[26]
set_disable_timing cby_7__6_/chany_top_out[27]
set_disable_timing cby_7__6_/chany_top_out[28]
set_disable_timing cby_7__6_/chany_bottom_out[29]
set_disable_timing cby_7__6_/chany_top_out[29]
set_disable_timing cby_7__6_/chany_top_out[30]
set_disable_timing cby_7__6_/chany_top_out[31]
set_disable_timing cby_7__6_/chany_bottom_out[32]
set_disable_timing cby_7__6_/chany_top_out[32]
set_disable_timing cby_7__6_/right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_7__6_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_7__6_/right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cby_7__6_/right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[0]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[0]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[0]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[0]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[0]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[0]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[1]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[0]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[3]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[2]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[5]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[5]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[5]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[5]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[5]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[5]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[4]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[7]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[6]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[9]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[8]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[11]
set_disable_timing cby_7__6_/mux_left_ipin_3/in[10]
set_disable_timing cby_7__6_/mux_left_ipin_4/in[10]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[11]
set_disable_timing cby_7__6_/mux_left_ipin_5/in[10]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[11]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[11]
set_disable_timing cby_7__6_/mux_left_ipin_0/in[10]
set_disable_timing cby_7__6_/mux_left_ipin_6/in[10]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[11]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[11]
set_disable_timing cby_7__6_/mux_left_ipin_1/in[10]
set_disable_timing cby_7__6_/mux_left_ipin_7/in[10]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[11]
set_disable_timing cby_7__6_/mux_left_ipin_2/in[10]
##################################################
# Disable timing for Connection block cby_7__1_
##################################################
set_disable_timing cby_7__7_/chany_bottom_in[0]
set_disable_timing cby_7__7_/chany_bottom_in[1]
set_disable_timing cby_7__7_/chany_top_in[1]
set_disable_timing cby_7__7_/chany_bottom_in[2]
set_disable_timing cby_7__7_/chany_top_in[2]
set_disable_timing cby_7__7_/chany_bottom_in[3]
set_disable_timing cby_7__7_/chany_top_in[3]
set_disable_timing cby_7__7_/chany_bottom_in[4]
set_disable_timing cby_7__7_/chany_top_in[4]
set_disable_timing cby_7__7_/chany_bottom_in[5]
set_disable_timing cby_7__7_/chany_top_in[5]
set_disable_timing cby_7__7_/chany_top_in[6]
set_disable_timing cby_7__7_/chany_top_in[7]
set_disable_timing cby_7__7_/chany_bottom_in[8]
set_disable_timing cby_7__7_/chany_top_in[8]
set_disable_timing cby_7__7_/chany_bottom_in[9]
set_disable_timing cby_7__7_/chany_top_in[9]
set_disable_timing cby_7__7_/chany_top_in[10]
set_disable_timing cby_7__7_/chany_top_in[11]
set_disable_timing cby_7__7_/chany_bottom_in[12]
set_disable_timing cby_7__7_/chany_top_in[12]
set_disable_timing cby_7__7_/chany_top_in[13]
set_disable_timing cby_7__7_/chany_top_in[15]
set_disable_timing cby_7__7_/chany_bottom_in[16]
set_disable_timing cby_7__7_/chany_top_in[16]
set_disable_timing cby_7__7_/chany_bottom_in[17]
set_disable_timing cby_7__7_/chany_top_in[17]
set_disable_timing cby_7__7_/chany_top_in[18]
set_disable_timing cby_7__7_/chany_top_in[19]
set_disable_timing cby_7__7_/chany_bottom_in[20]
set_disable_timing cby_7__7_/chany_top_in[20]
set_disable_timing cby_7__7_/chany_bottom_in[21]
set_disable_timing cby_7__7_/chany_top_in[21]
set_disable_timing cby_7__7_/chany_top_in[22]
set_disable_timing cby_7__7_/chany_top_in[23]
set_disable_timing cby_7__7_/chany_bottom_in[24]
set_disable_timing cby_7__7_/chany_top_in[24]
set_disable_timing cby_7__7_/chany_bottom_in[25]
set_disable_timing cby_7__7_/chany_top_in[25]
set_disable_timing cby_7__7_/chany_bottom_in[26]
set_disable_timing cby_7__7_/chany_top_in[26]
set_disable_timing cby_7__7_/chany_bottom_in[27]
set_disable_timing cby_7__7_/chany_top_in[27]
set_disable_timing cby_7__7_/chany_bottom_in[28]
set_disable_timing cby_7__7_/chany_top_in[28]
set_disable_timing cby_7__7_/chany_top_in[29]
set_disable_timing cby_7__7_/chany_bottom_in[30]
set_disable_timing cby_7__7_/chany_top_in[30]
set_disable_timing cby_7__7_/chany_top_in[31]
set_disable_timing cby_7__7_/chany_bottom_in[32]
set_disable_timing cby_7__7_/chany_top_in[32]
set_disable_timing cby_7__7_/chany_bottom_out[0]
set_disable_timing cby_7__7_/chany_bottom_out[1]
set_disable_timing cby_7__7_/chany_top_out[1]
set_disable_timing cby_7__7_/chany_bottom_out[2]
set_disable_timing cby_7__7_/chany_top_out[2]
set_disable_timing cby_7__7_/chany_bottom_out[3]
set_disable_timing cby_7__7_/chany_top_out[3]
set_disable_timing cby_7__7_/chany_bottom_out[4]
set_disable_timing cby_7__7_/chany_top_out[4]
set_disable_timing cby_7__7_/chany_bottom_out[5]
set_disable_timing cby_7__7_/chany_top_out[5]
set_disable_timing cby_7__7_/chany_top_out[6]
set_disable_timing cby_7__7_/chany_top_out[7]
set_disable_timing cby_7__7_/chany_bottom_out[8]
set_disable_timing cby_7__7_/chany_top_out[8]
set_disable_timing cby_7__7_/chany_bottom_out[9]
set_disable_timing cby_7__7_/chany_top_out[9]
set_disable_timing cby_7__7_/chany_top_out[10]
set_disable_timing cby_7__7_/chany_top_out[11]
set_disable_timing cby_7__7_/chany_bottom_out[12]
set_disable_timing cby_7__7_/chany_top_out[12]
set_disable_timing cby_7__7_/chany_top_out[13]
set_disable_timing cby_7__7_/chany_top_out[15]
set_disable_timing cby_7__7_/chany_bottom_out[16]
set_disable_timing cby_7__7_/chany_top_out[16]
set_disable_timing cby_7__7_/chany_bottom_out[17]
set_disable_timing cby_7__7_/chany_top_out[17]
set_disable_timing cby_7__7_/chany_top_out[18]
set_disable_timing cby_7__7_/chany_top_out[19]
set_disable_timing cby_7__7_/chany_bottom_out[20]
set_disable_timing cby_7__7_/chany_top_out[20]
set_disable_timing cby_7__7_/chany_bottom_out[21]
set_disable_timing cby_7__7_/chany_top_out[21]
set_disable_timing cby_7__7_/chany_top_out[22]
set_disable_timing cby_7__7_/chany_top_out[23]
set_disable_timing cby_7__7_/chany_bottom_out[24]
set_disable_timing cby_7__7_/chany_top_out[24]
set_disable_timing cby_7__7_/chany_bottom_out[25]
set_disable_timing cby_7__7_/chany_top_out[25]
set_disable_timing cby_7__7_/chany_bottom_out[26]
set_disable_timing cby_7__7_/chany_top_out[26]
set_disable_timing cby_7__7_/chany_bottom_out[27]
set_disable_timing cby_7__7_/chany_top_out[27]
set_disable_timing cby_7__7_/chany_bottom_out[28]
set_disable_timing cby_7__7_/chany_top_out[28]
set_disable_timing cby_7__7_/chany_top_out[29]
set_disable_timing cby_7__7_/chany_bottom_out[30]
set_disable_timing cby_7__7_/chany_top_out[30]
set_disable_timing cby_7__7_/chany_top_out[31]
set_disable_timing cby_7__7_/chany_bottom_out[32]
set_disable_timing cby_7__7_/chany_top_out[32]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_[0]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_[0]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_[0]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_[0]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_[0]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_[0]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_[0]
set_disable_timing cby_7__7_/right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_[0]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[1]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[0]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[3]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[2]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[5]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[4]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[7]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[6]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[9]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[8]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_3/in[10]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_4/in[10]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_5/in[10]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_0/in[10]
set_disable_timing cby_7__7_/mux_left_ipin_6/in[10]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_1/in[10]
set_disable_timing cby_7__7_/mux_left_ipin_7/in[10]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[11]
set_disable_timing cby_7__7_/mux_left_ipin_2/in[10]
##################################################
# Disable timing for Switch block sb_0__0_
##################################################
set_disable_timing sb_0__0_/chany_top_out[0]
set_disable_timing sb_0__0_/chany_top_out[2]
set_disable_timing sb_0__0_/chany_top_out[4]
set_disable_timing sb_0__0_/chany_top_out[5]
set_disable_timing sb_0__0_/chany_top_out[6]
set_disable_timing sb_0__0_/chany_top_out[7]
set_disable_timing sb_0__0_/chany_top_out[8]
set_disable_timing sb_0__0_/chany_top_out[9]
set_disable_timing sb_0__0_/chany_top_out[11]
set_disable_timing sb_0__0_/chany_top_out[12]
set_disable_timing sb_0__0_/chany_top_out[21]
set_disable_timing sb_0__0_/chany_top_out[23]
set_disable_timing sb_0__0_/chany_top_out[24]
set_disable_timing sb_0__0_/chany_top_out[29]
set_disable_timing sb_0__0_/chany_top_out[31]
set_disable_timing sb_0__0_/chanx_right_out[0]
set_disable_timing sb_0__0_/chanx_right_out[1]
set_disable_timing sb_0__0_/chanx_right_out[10]
set_disable_timing sb_0__0_/chanx_right_out[14]
set_disable_timing sb_0__0_/chanx_right_out[19]
set_disable_timing sb_0__0_/chanx_right_out[24]
set_disable_timing sb_0__0_/chanx_right_out[25]
set_disable_timing sb_0__0_/chanx_right_out[27]
set_disable_timing sb_0__0_/chanx_right_out[29]
set_disable_timing sb_0__0_/chanx_right_out[31]
set_disable_timing sb_0__0_/chanx_right_out[32]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0]
set_disable_timing sb_0__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_0_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_4_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_8_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_12_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_16_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_20_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_24_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_28_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_32_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_1_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_5_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_9_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_13_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_17_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_21_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_25_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_29_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_33_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_2_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_6_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_10_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_14_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_18_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_22_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_26_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_30_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_34_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_3_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_7_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_11_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_15_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_19_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_23_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_27_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_31_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_ovalid_1_0_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_0_0_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_1_1_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_3_1_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_0_1_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_2_1_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_1_1_[0]
set_disable_timing sb_0__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_3_1_[0]
set_disable_timing sb_0__0_/right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_0__0_/right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_0__0_/right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__0_/right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_0__0_/mux_top_track_0/in[0]
set_disable_timing sb_0__0_/mux_top_track_16/in[0]
set_disable_timing sb_0__0_/mux_top_track_32/in[0]
set_disable_timing sb_0__0_/mux_top_track_48/in[0]
set_disable_timing sb_0__0_/mux_top_track_64/in[0]
set_disable_timing sb_0__0_/mux_top_track_0/in[1]
set_disable_timing sb_0__0_/mux_top_track_2/in[0]
set_disable_timing sb_0__0_/mux_top_track_18/in[0]
set_disable_timing sb_0__0_/mux_top_track_34/in[0]
set_disable_timing sb_0__0_/mux_top_track_50/in[0]
set_disable_timing sb_0__0_/mux_top_track_2/in[1]
set_disable_timing sb_0__0_/mux_top_track_4/in[0]
set_disable_timing sb_0__0_/mux_top_track_20/in[0]
set_disable_timing sb_0__0_/mux_top_track_36/in[0]
set_disable_timing sb_0__0_/mux_top_track_52/in[0]
set_disable_timing sb_0__0_/mux_top_track_4/in[1]
set_disable_timing sb_0__0_/mux_top_track_6/in[0]
set_disable_timing sb_0__0_/mux_top_track_22/in[0]
set_disable_timing sb_0__0_/mux_top_track_38/in[0]
set_disable_timing sb_0__0_/mux_top_track_54/in[0]
set_disable_timing sb_0__0_/mux_top_track_6/in[1]
set_disable_timing sb_0__0_/mux_top_track_8/in[0]
set_disable_timing sb_0__0_/mux_top_track_24/in[0]
set_disable_timing sb_0__0_/mux_top_track_40/in[0]
set_disable_timing sb_0__0_/mux_top_track_56/in[0]
set_disable_timing sb_0__0_/mux_top_track_8/in[1]
set_disable_timing sb_0__0_/mux_top_track_10/in[0]
set_disable_timing sb_0__0_/mux_top_track_26/in[0]
set_disable_timing sb_0__0_/mux_top_track_42/in[0]
set_disable_timing sb_0__0_/mux_top_track_58/in[0]
set_disable_timing sb_0__0_/mux_top_track_10/in[1]
set_disable_timing sb_0__0_/mux_top_track_12/in[0]
set_disable_timing sb_0__0_/mux_top_track_28/in[0]
set_disable_timing sb_0__0_/mux_top_track_44/in[0]
set_disable_timing sb_0__0_/mux_top_track_60/in[0]
set_disable_timing sb_0__0_/mux_top_track_12/in[1]
set_disable_timing sb_0__0_/mux_top_track_14/in[0]
set_disable_timing sb_0__0_/mux_top_track_30/in[0]
set_disable_timing sb_0__0_/mux_top_track_46/in[0]
set_disable_timing sb_0__0_/mux_top_track_62/in[0]
set_disable_timing sb_0__0_/mux_top_track_14/in[1]
set_disable_timing sb_0__0_/mux_top_track_16/in[1]
set_disable_timing sb_0__0_/mux_top_track_32/in[1]
set_disable_timing sb_0__0_/mux_top_track_48/in[1]
set_disable_timing sb_0__0_/mux_top_track_64/in[1]
set_disable_timing sb_0__0_/mux_top_track_0/in[2]
set_disable_timing sb_0__0_/mux_top_track_16/in[2]
set_disable_timing sb_0__0_/mux_top_track_18/in[1]
set_disable_timing sb_0__0_/mux_top_track_34/in[1]
set_disable_timing sb_0__0_/mux_top_track_50/in[1]
set_disable_timing sb_0__0_/mux_top_track_2/in[2]
set_disable_timing sb_0__0_/mux_top_track_18/in[2]
set_disable_timing sb_0__0_/mux_top_track_20/in[1]
set_disable_timing sb_0__0_/mux_top_track_36/in[1]
set_disable_timing sb_0__0_/mux_top_track_52/in[1]
set_disable_timing sb_0__0_/mux_top_track_0/in[3]
set_disable_timing sb_0__0_/mux_top_track_22/in[1]
set_disable_timing sb_0__0_/mux_top_track_44/in[1]
set_disable_timing sb_0__0_/mux_top_track_2/in[3]
set_disable_timing sb_0__0_/mux_top_track_24/in[1]
set_disable_timing sb_0__0_/mux_top_track_46/in[1]
set_disable_timing sb_0__0_/mux_top_track_4/in[2]
set_disable_timing sb_0__0_/mux_top_track_26/in[1]
set_disable_timing sb_0__0_/mux_top_track_48/in[2]
set_disable_timing sb_0__0_/mux_top_track_6/in[2]
set_disable_timing sb_0__0_/mux_top_track_28/in[1]
set_disable_timing sb_0__0_/mux_top_track_50/in[2]
set_disable_timing sb_0__0_/mux_top_track_8/in[2]
set_disable_timing sb_0__0_/mux_top_track_30/in[1]
set_disable_timing sb_0__0_/mux_top_track_52/in[2]
set_disable_timing sb_0__0_/mux_top_track_10/in[2]
set_disable_timing sb_0__0_/mux_top_track_32/in[2]
set_disable_timing sb_0__0_/mux_top_track_54/in[1]
set_disable_timing sb_0__0_/mux_top_track_0/in[4]
set_disable_timing sb_0__0_/mux_top_track_16/in[3]
set_disable_timing sb_0__0_/mux_top_track_32/in[3]
set_disable_timing sb_0__0_/mux_top_track_34/in[2]
set_disable_timing sb_0__0_/mux_top_track_50/in[3]
set_disable_timing sb_0__0_/mux_top_track_2/in[4]
set_disable_timing sb_0__0_/mux_top_track_18/in[3]
set_disable_timing sb_0__0_/mux_top_track_34/in[3]
set_disable_timing sb_0__0_/mux_top_track_36/in[2]
set_disable_timing sb_0__0_/mux_top_track_52/in[3]
set_disable_timing sb_0__0_/mux_top_track_4/in[3]
set_disable_timing sb_0__0_/mux_top_track_20/in[2]
set_disable_timing sb_0__0_/mux_top_track_36/in[3]
set_disable_timing sb_0__0_/mux_top_track_38/in[1]
set_disable_timing sb_0__0_/mux_top_track_54/in[2]
set_disable_timing sb_0__0_/mux_top_track_18/in[4]
set_disable_timing sb_0__0_/mux_top_track_40/in[1]
set_disable_timing sb_0__0_/mux_top_track_62/in[1]
set_disable_timing sb_0__0_/mux_top_track_20/in[3]
set_disable_timing sb_0__0_/mux_top_track_42/in[1]
set_disable_timing sb_0__0_/mux_top_track_64/in[2]
set_disable_timing sb_0__0_/mux_top_track_0/in[5]
set_disable_timing sb_0__0_/mux_top_track_22/in[2]
set_disable_timing sb_0__0_/mux_top_track_44/in[2]
set_disable_timing sb_0__0_/mux_top_track_2/in[5]
set_disable_timing sb_0__0_/mux_top_track_24/in[2]
set_disable_timing sb_0__0_/mux_top_track_46/in[2]
set_disable_timing sb_0__0_/mux_top_track_4/in[4]
set_disable_timing sb_0__0_/mux_top_track_26/in[2]
set_disable_timing sb_0__0_/mux_top_track_48/in[3]
set_disable_timing sb_0__0_/mux_top_track_6/in[3]
set_disable_timing sb_0__0_/mux_top_track_28/in[2]
set_disable_timing sb_0__0_/mux_top_track_50/in[4]
set_disable_timing sb_0__0_/mux_top_track_2/in[6]
set_disable_timing sb_0__0_/mux_top_track_18/in[5]
set_disable_timing sb_0__0_/mux_top_track_34/in[4]
set_disable_timing sb_0__0_/mux_top_track_50/in[5]
set_disable_timing sb_0__0_/mux_top_track_52/in[4]
set_disable_timing sb_0__0_/mux_top_track_4/in[5]
set_disable_timing sb_0__0_/mux_top_track_20/in[4]
set_disable_timing sb_0__0_/mux_top_track_36/in[4]
set_disable_timing sb_0__0_/mux_top_track_52/in[5]
set_disable_timing sb_0__0_/mux_top_track_54/in[3]
set_disable_timing sb_0__0_/mux_top_track_12/in[2]
set_disable_timing sb_0__0_/mux_top_track_34/in[5]
set_disable_timing sb_0__0_/mux_top_track_56/in[1]
set_disable_timing sb_0__0_/mux_top_track_14/in[2]
set_disable_timing sb_0__0_/mux_top_track_36/in[5]
set_disable_timing sb_0__0_/mux_top_track_58/in[1]
set_disable_timing sb_0__0_/mux_top_track_16/in[4]
set_disable_timing sb_0__0_/mux_top_track_38/in[2]
set_disable_timing sb_0__0_/mux_top_track_60/in[1]
set_disable_timing sb_0__0_/mux_top_track_18/in[6]
set_disable_timing sb_0__0_/mux_top_track_40/in[2]
set_disable_timing sb_0__0_/mux_top_track_62/in[2]
set_disable_timing sb_0__0_/mux_top_track_20/in[5]
set_disable_timing sb_0__0_/mux_top_track_42/in[2]
set_disable_timing sb_0__0_/mux_top_track_64/in[3]
set_disable_timing sb_0__0_/mux_top_track_0/in[6]
set_disable_timing sb_0__0_/mux_top_track_22/in[3]
set_disable_timing sb_0__0_/mux_top_track_44/in[3]
set_disable_timing sb_0__0_/mux_top_track_0/in[7]
set_disable_timing sb_0__0_/mux_top_track_18/in[7]
set_disable_timing sb_0__0_/mux_top_track_34/in[6]
set_disable_timing sb_0__0_/mux_top_track_50/in[6]
set_disable_timing sb_0__0_/mux_top_track_2/in[8]
set_disable_timing sb_0__0_/mux_top_track_4/in[6]
set_disable_timing sb_0__0_/mux_top_track_20/in[6]
set_disable_timing sb_0__0_/mux_top_track_36/in[6]
set_disable_timing sb_0__0_/mux_top_track_52/in[6]
set_disable_timing sb_0__0_/mux_top_track_4/in[7]
set_disable_timing sb_0__0_/mux_top_track_6/in[4]
set_disable_timing sb_0__0_/mux_top_track_22/in[4]
set_disable_timing sb_0__0_/mux_top_track_38/in[3]
set_disable_timing sb_0__0_/mux_top_track_54/in[4]
set_disable_timing sb_0__0_/mux_top_track_8/in[3]
set_disable_timing sb_0__0_/mux_top_track_30/in[2]
set_disable_timing sb_0__0_/mux_top_track_52/in[7]
set_disable_timing sb_0__0_/mux_top_track_10/in[3]
set_disable_timing sb_0__0_/mux_top_track_32/in[4]
set_disable_timing sb_0__0_/mux_top_track_54/in[5]
set_disable_timing sb_0__0_/mux_top_track_12/in[3]
set_disable_timing sb_0__0_/mux_top_track_34/in[7]
set_disable_timing sb_0__0_/mux_top_track_56/in[2]
set_disable_timing sb_0__0_/mux_top_track_14/in[3]
set_disable_timing sb_0__0_/mux_top_track_36/in[7]
set_disable_timing sb_0__0_/mux_top_track_58/in[2]
set_disable_timing sb_0__0_/mux_top_track_16/in[5]
set_disable_timing sb_0__0_/mux_top_track_38/in[4]
set_disable_timing sb_0__0_/mux_top_track_60/in[2]
set_disable_timing sb_0__0_/mux_top_track_18/in[8]
set_disable_timing sb_0__0_/mux_top_track_40/in[3]
set_disable_timing sb_0__0_/mux_top_track_62/in[3]
set_disable_timing sb_0__0_/mux_top_track_2/in[9]
set_disable_timing sb_0__0_/mux_top_track_18/in[9]
set_disable_timing sb_0__0_/mux_top_track_20/in[7]
set_disable_timing sb_0__0_/mux_top_track_36/in[8]
set_disable_timing sb_0__0_/mux_top_track_4/in[8]
set_disable_timing sb_0__0_/mux_top_track_22/in[5]
set_disable_timing sb_0__0_/mux_top_track_38/in[5]
set_disable_timing sb_0__0_/mux_top_track_54/in[6]
set_disable_timing sb_0__0_/mux_top_track_6/in[5]
set_disable_timing sb_0__0_/mux_top_track_22/in[6]
set_disable_timing sb_0__0_/mux_top_track_24/in[3]
set_disable_timing sb_0__0_/mux_top_track_56/in[3]
set_disable_timing sb_0__0_/mux_top_track_4/in[9]
set_disable_timing sb_0__0_/mux_top_track_48/in[4]
set_disable_timing sb_0__0_/mux_top_track_6/in[6]
set_disable_timing sb_0__0_/mux_top_track_50/in[7]
set_disable_timing sb_0__0_/mux_top_track_8/in[4]
set_disable_timing sb_0__0_/mux_top_track_52/in[9]
set_disable_timing sb_0__0_/mux_top_track_10/in[4]
set_disable_timing sb_0__0_/mux_top_track_54/in[7]
set_disable_timing sb_0__0_/mux_top_track_12/in[4]
set_disable_timing sb_0__0_/mux_top_track_56/in[4]
set_disable_timing sb_0__0_/mux_top_track_14/in[4]
set_disable_timing sb_0__0_/mux_top_track_58/in[3]
set_disable_timing sb_0__0_/mux_top_track_4/in[10]
set_disable_timing sb_0__0_/mux_top_track_20/in[9]
set_disable_timing sb_0__0_/mux_top_track_36/in[10]
set_disable_timing sb_0__0_/mux_top_track_38/in[6]
set_disable_timing sb_0__0_/mux_top_track_54/in[8]
set_disable_timing sb_0__0_/mux_top_track_6/in[7]
set_disable_timing sb_0__0_/mux_top_track_22/in[7]
set_disable_timing sb_0__0_/mux_top_track_38/in[7]
set_disable_timing sb_0__0_/mux_top_track_40/in[5]
set_disable_timing sb_0__0_/mux_top_track_56/in[5]
set_disable_timing sb_0__0_/mux_top_track_8/in[5]
set_disable_timing sb_0__0_/mux_top_track_24/in[4]
set_disable_timing sb_0__0_/mux_top_track_40/in[6]
set_disable_timing sb_0__0_/mux_top_track_42/in[3]
set_disable_timing sb_0__0_/mux_top_track_58/in[4]
set_disable_timing sb_0__0_/mux_top_track_10/in[5]
set_disable_timing sb_0__0_/mux_top_track_26/in[4]
set_disable_timing sb_0__0_/mux_top_track_42/in[4]
set_disable_timing sb_0__0_/mux_top_track_44/in[4]
set_disable_timing sb_0__0_/mux_top_track_60/in[3]
set_disable_timing sb_0__0_/mux_top_track_12/in[5]
set_disable_timing sb_0__0_/mux_top_track_28/in[4]
set_disable_timing sb_0__0_/mux_top_track_46/in[3]
set_disable_timing sb_0__0_/mux_top_track_62/in[4]
set_disable_timing sb_0__0_/mux_top_track_14/in[5]
set_disable_timing sb_0__0_/mux_top_track_30/in[4]
set_disable_timing sb_0__0_/mux_top_track_46/in[4]
set_disable_timing sb_0__0_/mux_top_track_48/in[5]
set_disable_timing sb_0__0_/mux_top_track_64/in[4]
set_disable_timing sb_0__0_/mux_top_track_0/in[8]
set_disable_timing sb_0__0_/mux_top_track_16/in[6]
set_disable_timing sb_0__0_/mux_top_track_32/in[6]
set_disable_timing sb_0__0_/mux_top_track_48/in[6]
set_disable_timing sb_0__0_/mux_top_track_50/in[8]
set_disable_timing sb_0__0_/mux_top_track_2/in[10]
set_disable_timing sb_0__0_/mux_top_track_18/in[10]
set_disable_timing sb_0__0_/mux_top_track_34/in[9]
set_disable_timing sb_0__0_/mux_top_track_50/in[9]
set_disable_timing sb_0__0_/mux_top_track_52/in[10]
set_disable_timing sb_0__0_/mux_top_track_4/in[11]
set_disable_timing sb_0__0_/mux_top_track_20/in[10]
set_disable_timing sb_0__0_/mux_top_track_36/in[11]
set_disable_timing sb_0__0_/mux_top_track_52/in[11]
set_disable_timing sb_0__0_/mux_top_track_54/in[9]
set_disable_timing sb_0__0_/mux_top_track_22/in[8]
set_disable_timing sb_0__0_/mux_top_track_38/in[8]
set_disable_timing sb_0__0_/mux_top_track_54/in[10]
set_disable_timing sb_0__0_/mux_top_track_56/in[6]
set_disable_timing sb_0__0_/mux_right_track_0/in[1]
set_disable_timing sb_0__0_/mux_right_track_16/in[1]
set_disable_timing sb_0__0_/mux_right_track_32/in[1]
set_disable_timing sb_0__0_/mux_right_track_48/in[1]
set_disable_timing sb_0__0_/mux_right_track_64/in[1]
set_disable_timing sb_0__0_/mux_right_track_0/in[2]
set_disable_timing sb_0__0_/mux_right_track_2/in[1]
set_disable_timing sb_0__0_/mux_right_track_18/in[1]
set_disable_timing sb_0__0_/mux_right_track_34/in[1]
set_disable_timing sb_0__0_/mux_right_track_50/in[1]
set_disable_timing sb_0__0_/mux_right_track_2/in[2]
set_disable_timing sb_0__0_/mux_right_track_4/in[1]
set_disable_timing sb_0__0_/mux_right_track_20/in[1]
set_disable_timing sb_0__0_/mux_right_track_36/in[1]
set_disable_timing sb_0__0_/mux_right_track_52/in[1]
set_disable_timing sb_0__0_/mux_right_track_6/in[1]
set_disable_timing sb_0__0_/mux_right_track_28/in[1]
set_disable_timing sb_0__0_/mux_right_track_50/in[2]
set_disable_timing sb_0__0_/mux_right_track_8/in[1]
set_disable_timing sb_0__0_/mux_right_track_30/in[1]
set_disable_timing sb_0__0_/mux_right_track_52/in[2]
set_disable_timing sb_0__0_/mux_right_track_10/in[1]
set_disable_timing sb_0__0_/mux_right_track_32/in[2]
set_disable_timing sb_0__0_/mux_right_track_54/in[1]
set_disable_timing sb_0__0_/mux_right_track_12/in[1]
set_disable_timing sb_0__0_/mux_right_track_34/in[2]
set_disable_timing sb_0__0_/mux_right_track_56/in[1]
set_disable_timing sb_0__0_/mux_right_track_14/in[1]
set_disable_timing sb_0__0_/mux_right_track_36/in[2]
set_disable_timing sb_0__0_/mux_right_track_58/in[1]
set_disable_timing sb_0__0_/mux_right_track_16/in[2]
set_disable_timing sb_0__0_/mux_right_track_38/in[1]
set_disable_timing sb_0__0_/mux_right_track_60/in[1]
set_disable_timing sb_0__0_/mux_right_track_0/in[3]
set_disable_timing sb_0__0_/mux_right_track_16/in[3]
set_disable_timing sb_0__0_/mux_right_track_18/in[2]
set_disable_timing sb_0__0_/mux_right_track_34/in[3]
set_disable_timing sb_0__0_/mux_right_track_50/in[3]
set_disable_timing sb_0__0_/mux_right_track_2/in[3]
set_disable_timing sb_0__0_/mux_right_track_18/in[3]
set_disable_timing sb_0__0_/mux_right_track_20/in[2]
set_disable_timing sb_0__0_/mux_right_track_36/in[3]
set_disable_timing sb_0__0_/mux_right_track_52/in[3]
set_disable_timing sb_0__0_/mux_right_track_4/in[2]
set_disable_timing sb_0__0_/mux_right_track_20/in[3]
set_disable_timing sb_0__0_/mux_right_track_22/in[1]
set_disable_timing sb_0__0_/mux_right_track_38/in[2]
set_disable_timing sb_0__0_/mux_right_track_54/in[2]
set_disable_timing sb_0__0_/mux_right_track_2/in[4]
set_disable_timing sb_0__0_/mux_right_track_24/in[1]
set_disable_timing sb_0__0_/mux_right_track_46/in[1]
set_disable_timing sb_0__0_/mux_right_track_4/in[3]
set_disable_timing sb_0__0_/mux_right_track_26/in[1]
set_disable_timing sb_0__0_/mux_right_track_48/in[2]
set_disable_timing sb_0__0_/mux_right_track_6/in[2]
set_disable_timing sb_0__0_/mux_right_track_28/in[2]
set_disable_timing sb_0__0_/mux_right_track_50/in[4]
set_disable_timing sb_0__0_/mux_right_track_8/in[2]
set_disable_timing sb_0__0_/mux_right_track_30/in[2]
set_disable_timing sb_0__0_/mux_right_track_52/in[4]
set_disable_timing sb_0__0_/mux_right_track_10/in[2]
set_disable_timing sb_0__0_/mux_right_track_32/in[3]
set_disable_timing sb_0__0_/mux_right_track_54/in[3]
set_disable_timing sb_0__0_/mux_right_track_12/in[2]
set_disable_timing sb_0__0_/mux_right_track_34/in[4]
set_disable_timing sb_0__0_/mux_right_track_56/in[2]
set_disable_timing sb_0__0_/mux_right_track_2/in[5]
set_disable_timing sb_0__0_/mux_right_track_18/in[4]
set_disable_timing sb_0__0_/mux_right_track_34/in[5]
set_disable_timing sb_0__0_/mux_right_track_36/in[4]
set_disable_timing sb_0__0_/mux_right_track_52/in[5]
set_disable_timing sb_0__0_/mux_right_track_4/in[4]
set_disable_timing sb_0__0_/mux_right_track_20/in[4]
set_disable_timing sb_0__0_/mux_right_track_36/in[5]
set_disable_timing sb_0__0_/mux_right_track_38/in[3]
set_disable_timing sb_0__0_/mux_right_track_54/in[4]
set_disable_timing sb_0__0_/mux_right_track_6/in[3]
set_disable_timing sb_0__0_/mux_right_track_22/in[2]
set_disable_timing sb_0__0_/mux_right_track_38/in[4]
set_disable_timing sb_0__0_/mux_right_track_40/in[1]
set_disable_timing sb_0__0_/mux_right_track_56/in[3]
set_disable_timing sb_0__0_/mux_right_track_20/in[5]
set_disable_timing sb_0__0_/mux_right_track_42/in[1]
set_disable_timing sb_0__0_/mux_right_track_64/in[2]
set_disable_timing sb_0__0_/mux_right_track_0/in[4]
set_disable_timing sb_0__0_/mux_right_track_22/in[3]
set_disable_timing sb_0__0_/mux_right_track_44/in[1]
set_disable_timing sb_0__0_/mux_right_track_2/in[6]
set_disable_timing sb_0__0_/mux_right_track_24/in[2]
set_disable_timing sb_0__0_/mux_right_track_46/in[2]
set_disable_timing sb_0__0_/mux_right_track_4/in[5]
set_disable_timing sb_0__0_/mux_right_track_26/in[2]
set_disable_timing sb_0__0_/mux_right_track_48/in[3]
set_disable_timing sb_0__0_/mux_right_track_6/in[4]
set_disable_timing sb_0__0_/mux_right_track_28/in[3]
set_disable_timing sb_0__0_/mux_right_track_50/in[5]
set_disable_timing sb_0__0_/mux_right_track_8/in[3]
set_disable_timing sb_0__0_/mux_right_track_30/in[3]
set_disable_timing sb_0__0_/mux_right_track_52/in[6]
set_disable_timing sb_0__0_/mux_right_track_4/in[6]
set_disable_timing sb_0__0_/mux_right_track_20/in[6]
set_disable_timing sb_0__0_/mux_right_track_36/in[6]
set_disable_timing sb_0__0_/mux_right_track_52/in[7]
set_disable_timing sb_0__0_/mux_right_track_54/in[5]
set_disable_timing sb_0__0_/mux_right_track_6/in[5]
set_disable_timing sb_0__0_/mux_right_track_22/in[4]
set_disable_timing sb_0__0_/mux_right_track_38/in[5]
set_disable_timing sb_0__0_/mux_right_track_54/in[6]
set_disable_timing sb_0__0_/mux_right_track_56/in[4]
set_disable_timing sb_0__0_/mux_right_track_14/in[2]
set_disable_timing sb_0__0_/mux_right_track_36/in[7]
set_disable_timing sb_0__0_/mux_right_track_58/in[2]
set_disable_timing sb_0__0_/mux_right_track_16/in[4]
set_disable_timing sb_0__0_/mux_right_track_38/in[6]
set_disable_timing sb_0__0_/mux_right_track_60/in[2]
set_disable_timing sb_0__0_/mux_right_track_18/in[5]
set_disable_timing sb_0__0_/mux_right_track_40/in[2]
set_disable_timing sb_0__0_/mux_right_track_62/in[1]
set_disable_timing sb_0__0_/mux_right_track_20/in[7]
set_disable_timing sb_0__0_/mux_right_track_42/in[2]
set_disable_timing sb_0__0_/mux_right_track_64/in[3]
set_disable_timing sb_0__0_/mux_right_track_0/in[5]
set_disable_timing sb_0__0_/mux_right_track_22/in[5]
set_disable_timing sb_0__0_/mux_right_track_44/in[2]
set_disable_timing sb_0__0_/mux_right_track_2/in[7]
set_disable_timing sb_0__0_/mux_right_track_24/in[3]
set_disable_timing sb_0__0_/mux_right_track_46/in[3]
set_disable_timing sb_0__0_/mux_right_track_2/in[8]
set_disable_timing sb_0__0_/mux_right_track_20/in[8]
set_disable_timing sb_0__0_/mux_right_track_36/in[8]
set_disable_timing sb_0__0_/mux_right_track_52/in[8]
set_disable_timing sb_0__0_/mux_right_track_4/in[8]
set_disable_timing sb_0__0_/mux_right_track_6/in[6]
set_disable_timing sb_0__0_/mux_right_track_22/in[6]
set_disable_timing sb_0__0_/mux_right_track_38/in[7]
set_disable_timing sb_0__0_/mux_right_track_54/in[7]
set_disable_timing sb_0__0_/mux_right_track_6/in[7]
set_disable_timing sb_0__0_/mux_right_track_8/in[4]
set_disable_timing sb_0__0_/mux_right_track_24/in[4]
set_disable_timing sb_0__0_/mux_right_track_56/in[5]
set_disable_timing sb_0__0_/mux_right_track_10/in[3]
set_disable_timing sb_0__0_/mux_right_track_54/in[8]
set_disable_timing sb_0__0_/mux_right_track_12/in[3]
set_disable_timing sb_0__0_/mux_right_track_34/in[6]
set_disable_timing sb_0__0_/mux_right_track_14/in[3]
set_disable_timing sb_0__0_/mux_right_track_58/in[3]
set_disable_timing sb_0__0_/mux_right_track_16/in[5]
set_disable_timing sb_0__0_/mux_right_track_38/in[8]
set_disable_timing sb_0__0_/mux_right_track_40/in[4]
set_disable_timing sb_0__0_/mux_right_track_62/in[2]
set_disable_timing sb_0__0_/mux_right_track_20/in[9]
set_disable_timing sb_0__0_/mux_right_track_64/in[4]
set_disable_timing sb_0__0_/mux_right_track_4/in[9]
set_disable_timing sb_0__0_/mux_right_track_20/in[10]
set_disable_timing sb_0__0_/mux_right_track_22/in[7]
set_disable_timing sb_0__0_/mux_right_track_38/in[9]
set_disable_timing sb_0__0_/mux_right_track_54/in[9]
set_disable_timing sb_0__0_/mux_right_track_6/in[8]
set_disable_timing sb_0__0_/mux_right_track_22/in[8]
set_disable_timing sb_0__0_/mux_right_track_24/in[5]
set_disable_timing sb_0__0_/mux_right_track_40/in[5]
set_disable_timing sb_0__0_/mux_right_track_56/in[7]
set_disable_timing sb_0__0_/mux_right_track_24/in[6]
set_disable_timing sb_0__0_/mux_right_track_26/in[3]
set_disable_timing sb_0__0_/mux_right_track_42/in[4]
set_disable_timing sb_0__0_/mux_right_track_58/in[4]
set_disable_timing sb_0__0_/mux_right_track_6/in[9]
set_disable_timing sb_0__0_/mux_right_track_28/in[4]
set_disable_timing sb_0__0_/mux_right_track_50/in[6]
set_disable_timing sb_0__0_/mux_right_track_8/in[6]
set_disable_timing sb_0__0_/mux_right_track_30/in[4]
set_disable_timing sb_0__0_/mux_right_track_52/in[9]
set_disable_timing sb_0__0_/mux_right_track_10/in[4]
set_disable_timing sb_0__0_/mux_right_track_32/in[5]
set_disable_timing sb_0__0_/mux_right_track_54/in[10]
set_disable_timing sb_0__0_/mux_right_track_12/in[4]
set_disable_timing sb_0__0_/mux_right_track_34/in[7]
set_disable_timing sb_0__0_/mux_right_track_56/in[8]
set_disable_timing sb_0__0_/mux_right_track_36/in[10]
set_disable_timing sb_0__0_/mux_right_track_58/in[5]
set_disable_timing sb_0__0_/mux_right_track_16/in[6]
set_disable_timing sb_0__0_/mux_right_track_38/in[10]
set_disable_timing sb_0__0_/mux_right_track_60/in[4]
set_disable_timing sb_0__0_/mux_right_track_18/in[7]
set_disable_timing sb_0__0_/mux_right_track_40/in[6]
set_disable_timing sb_0__0_/mux_right_track_62/in[3]
set_disable_timing sb_0__0_/mux_right_track_8/in[7]
set_disable_timing sb_0__0_/mux_right_track_40/in[7]
set_disable_timing sb_0__0_/mux_right_track_42/in[5]
set_disable_timing sb_0__0_/mux_right_track_58/in[6]
set_disable_timing sb_0__0_/mux_right_track_10/in[5]
set_disable_timing sb_0__0_/mux_right_track_26/in[4]
set_disable_timing sb_0__0_/mux_right_track_42/in[6]
set_disable_timing sb_0__0_/mux_right_track_60/in[5]
set_disable_timing sb_0__0_/mux_right_track_12/in[5]
set_disable_timing sb_0__0_/mux_right_track_28/in[5]
set_disable_timing sb_0__0_/mux_right_track_44/in[4]
set_disable_timing sb_0__0_/mux_right_track_46/in[4]
set_disable_timing sb_0__0_/mux_right_track_62/in[4]
set_disable_timing sb_0__0_/mux_right_track_14/in[5]
set_disable_timing sb_0__0_/mux_right_track_30/in[5]
set_disable_timing sb_0__0_/mux_right_track_48/in[4]
set_disable_timing sb_0__0_/mux_right_track_64/in[5]
set_disable_timing sb_0__0_/mux_right_track_0/in[6]
set_disable_timing sb_0__0_/mux_right_track_16/in[7]
set_disable_timing sb_0__0_/mux_right_track_32/in[6]
set_disable_timing sb_0__0_/mux_right_track_48/in[5]
set_disable_timing sb_0__0_/mux_right_track_50/in[7]
set_disable_timing sb_0__0_/mux_right_track_2/in[9]
set_disable_timing sb_0__0_/mux_right_track_18/in[8]
set_disable_timing sb_0__0_/mux_right_track_34/in[8]
set_disable_timing sb_0__0_/mux_right_track_50/in[8]
set_disable_timing sb_0__0_/mux_right_track_52/in[10]
set_disable_timing sb_0__0_/mux_right_track_4/in[10]
set_disable_timing sb_0__0_/mux_right_track_20/in[11]
set_disable_timing sb_0__0_/mux_right_track_36/in[11]
set_disable_timing sb_0__0_/mux_right_track_52/in[11]
set_disable_timing sb_0__0_/mux_right_track_54/in[11]
set_disable_timing sb_0__0_/mux_right_track_6/in[10]
set_disable_timing sb_0__0_/mux_right_track_38/in[11]
set_disable_timing sb_0__0_/mux_right_track_54/in[12]
set_disable_timing sb_0__0_/mux_right_track_56/in[9]
set_disable_timing sb_0__0_/mux_right_track_2/in[0]
set_disable_timing sb_0__0_/mux_right_track_4/in[0]
set_disable_timing sb_0__0_/mux_right_track_8/in[0]
set_disable_timing sb_0__0_/mux_right_track_14/in[0]
set_disable_timing sb_0__0_/mux_right_track_18/in[0]
set_disable_timing sb_0__0_/mux_right_track_20/in[0]
set_disable_timing sb_0__0_/mux_right_track_22/in[0]
set_disable_timing sb_0__0_/mux_right_track_24/in[0]
set_disable_timing sb_0__0_/mux_right_track_28/in[0]
set_disable_timing sb_0__0_/mux_right_track_32/in[0]
set_disable_timing sb_0__0_/mux_right_track_36/in[0]
set_disable_timing sb_0__0_/mux_right_track_38/in[0]
set_disable_timing sb_0__0_/mux_right_track_40/in[0]
set_disable_timing sb_0__0_/mux_right_track_42/in[0]
set_disable_timing sb_0__0_/mux_right_track_44/in[0]
set_disable_timing sb_0__0_/mux_right_track_46/in[0]
set_disable_timing sb_0__0_/mux_right_track_48/in[0]
set_disable_timing sb_0__0_/mux_right_track_50/in[0]
set_disable_timing sb_0__0_/mux_right_track_54/in[0]
set_disable_timing sb_0__0_/mux_right_track_56/in[0]
set_disable_timing sb_0__0_/mux_right_track_58/in[0]
set_disable_timing sb_0__0_/mux_right_track_60/in[0]
set_disable_timing sb_0__0_/mux_right_track_62/in[0]
set_disable_timing sb_0__0_/mux_right_track_64/in[0]
set_disable_timing sb_0__0_/mux_right_track_0/in[0]
set_disable_timing sb_0__0_/mux_top_track_0/in[9]
set_disable_timing sb_0__0_/mux_top_track_2/in[11]
set_disable_timing sb_0__0_/mux_top_track_4/in[12]
set_disable_timing sb_0__0_/mux_top_track_6/in[9]
set_disable_timing sb_0__0_/mux_top_track_8/in[6]
set_disable_timing sb_0__0_/mux_top_track_10/in[6]
set_disable_timing sb_0__0_/mux_top_track_12/in[6]
set_disable_timing sb_0__0_/mux_top_track_14/in[6]
set_disable_timing sb_0__0_/mux_top_track_16/in[7]
set_disable_timing sb_0__0_/mux_top_track_18/in[11]
set_disable_timing sb_0__0_/mux_top_track_20/in[11]
set_disable_timing sb_0__0_/mux_top_track_22/in[9]
set_disable_timing sb_0__0_/mux_top_track_24/in[5]
set_disable_timing sb_0__0_/mux_top_track_26/in[5]
set_disable_timing sb_0__0_/mux_top_track_28/in[5]
set_disable_timing sb_0__0_/mux_top_track_30/in[5]
set_disable_timing sb_0__0_/mux_top_track_32/in[7]
set_disable_timing sb_0__0_/mux_top_track_34/in[10]
set_disable_timing sb_0__0_/mux_top_track_36/in[12]
set_disable_timing sb_0__0_/mux_top_track_40/in[7]
set_disable_timing sb_0__0_/mux_top_track_42/in[5]
set_disable_timing sb_0__0_/mux_top_track_44/in[6]
set_disable_timing sb_0__0_/mux_top_track_46/in[5]
set_disable_timing sb_0__0_/mux_top_track_48/in[7]
set_disable_timing sb_0__0_/mux_top_track_52/in[12]
set_disable_timing sb_0__0_/mux_top_track_58/in[5]
set_disable_timing sb_0__0_/mux_top_track_62/in[5]
##################################################
# Disable timing for Switch block sb_0__1_
##################################################
set_disable_timing sb_0__1_/chany_top_out[1]
set_disable_timing sb_0__1_/chany_top_out[3]
set_disable_timing sb_0__1_/chany_top_out[5]
set_disable_timing sb_0__1_/chany_top_out[6]
set_disable_timing sb_0__1_/chany_top_out[7]
set_disable_timing sb_0__1_/chany_top_out[9]
set_disable_timing sb_0__1_/chany_top_out[10]
set_disable_timing sb_0__1_/chany_top_out[13]
set_disable_timing sb_0__1_/chany_top_out[22]
set_disable_timing sb_0__1_/chany_top_out[25]
set_disable_timing sb_0__1_/chany_top_out[30]
set_disable_timing sb_0__1_/chany_top_in[32]
set_disable_timing sb_0__1_/chanx_right_out[0]
set_disable_timing sb_0__1_/chanx_right_out[3]
set_disable_timing sb_0__1_/chanx_right_in[3]
set_disable_timing sb_0__1_/chanx_right_out[6]
set_disable_timing sb_0__1_/chanx_right_out[7]
set_disable_timing sb_0__1_/chanx_right_out[9]
set_disable_timing sb_0__1_/chanx_right_in[10]
set_disable_timing sb_0__1_/chanx_right_out[12]
set_disable_timing sb_0__1_/chanx_right_out[13]
set_disable_timing sb_0__1_/chanx_right_out[18]
set_disable_timing sb_0__1_/chanx_right_out[19]
set_disable_timing sb_0__1_/chanx_right_out[21]
set_disable_timing sb_0__1_/chanx_right_in[21]
set_disable_timing sb_0__1_/chanx_right_out[22]
set_disable_timing sb_0__1_/chanx_right_in[22]
set_disable_timing sb_0__1_/chanx_right_out[26]
set_disable_timing sb_0__1_/chanx_right_out[27]
set_disable_timing sb_0__1_/chanx_right_out[29]
set_disable_timing sb_0__1_/chanx_right_out[30]
set_disable_timing sb_0__1_/chanx_right_in[30]
set_disable_timing sb_0__1_/chanx_right_in[31]
set_disable_timing sb_0__1_/chanx_right_out[32]
set_disable_timing sb_0__1_/chany_bottom_in[0]
set_disable_timing sb_0__1_/chany_bottom_in[2]
set_disable_timing sb_0__1_/chany_bottom_in[4]
set_disable_timing sb_0__1_/chany_bottom_in[5]
set_disable_timing sb_0__1_/chany_bottom_in[6]
set_disable_timing sb_0__1_/chany_bottom_in[7]
set_disable_timing sb_0__1_/chany_bottom_in[8]
set_disable_timing sb_0__1_/chany_bottom_in[9]
set_disable_timing sb_0__1_/chany_bottom_in[11]
set_disable_timing sb_0__1_/chany_bottom_in[12]
set_disable_timing sb_0__1_/chany_bottom_in[21]
set_disable_timing sb_0__1_/chany_bottom_in[23]
set_disable_timing sb_0__1_/chany_bottom_in[24]
set_disable_timing sb_0__1_/chany_bottom_in[29]
set_disable_timing sb_0__1_/chany_bottom_in[31]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_0__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_0__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0]
set_disable_timing sb_0__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0]
set_disable_timing sb_0__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_0__1_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_0__1_/mux_top_track_0/in[0]
set_disable_timing sb_0__1_/mux_top_track_32/in[0]
set_disable_timing sb_0__1_/mux_top_track_64/in[0]
set_disable_timing sb_0__1_/mux_top_track_0/in[1]
set_disable_timing sb_0__1_/mux_top_track_8/in[0]
set_disable_timing sb_0__1_/mux_top_track_40/in[0]
set_disable_timing sb_0__1_/mux_top_track_8/in[1]
set_disable_timing sb_0__1_/mux_top_track_16/in[0]
set_disable_timing sb_0__1_/mux_top_track_48/in[0]
set_disable_timing sb_0__1_/mux_top_track_16/in[1]
set_disable_timing sb_0__1_/mux_top_track_24/in[0]
set_disable_timing sb_0__1_/mux_top_track_56/in[0]
set_disable_timing sb_0__1_/mux_top_track_24/in[1]
set_disable_timing sb_0__1_/mux_top_track_32/in[1]
set_disable_timing sb_0__1_/mux_top_track_64/in[1]
set_disable_timing sb_0__1_/mux_top_track_0/in[2]
set_disable_timing sb_0__1_/mux_top_track_32/in[2]
set_disable_timing sb_0__1_/mux_top_track_40/in[1]
set_disable_timing sb_0__1_/mux_top_track_8/in[2]
set_disable_timing sb_0__1_/mux_top_track_40/in[2]
set_disable_timing sb_0__1_/mux_top_track_48/in[1]
set_disable_timing sb_0__1_/mux_top_track_16/in[2]
set_disable_timing sb_0__1_/mux_top_track_48/in[2]
set_disable_timing sb_0__1_/mux_top_track_56/in[1]
set_disable_timing sb_0__1_/mux_top_track_24/in[2]
set_disable_timing sb_0__1_/mux_top_track_56/in[2]
set_disable_timing sb_0__1_/mux_top_track_64/in[2]
set_disable_timing sb_0__1_/mux_top_track_0/in[3]
set_disable_timing sb_0__1_/mux_top_track_8/in[3]
set_disable_timing sb_0__1_/mux_top_track_16/in[3]
set_disable_timing sb_0__1_/mux_top_track_24/in[3]
set_disable_timing sb_0__1_/mux_right_track_0/in[0]
set_disable_timing sb_0__1_/mux_right_track_16/in[2]
set_disable_timing sb_0__1_/mux_right_track_32/in[1]
set_disable_timing sb_0__1_/mux_right_track_48/in[1]
set_disable_timing sb_0__1_/mux_right_track_64/in[0]
set_disable_timing sb_0__1_/mux_right_track_2/in[2]
set_disable_timing sb_0__1_/mux_right_track_24/in[1]
set_disable_timing sb_0__1_/mux_right_track_46/in[1]
set_disable_timing sb_0__1_/mux_right_track_4/in[2]
set_disable_timing sb_0__1_/mux_right_track_26/in[1]
set_disable_timing sb_0__1_/mux_right_track_48/in[2]
set_disable_timing sb_0__1_/mux_right_track_6/in[2]
set_disable_timing sb_0__1_/mux_right_track_28/in[1]
set_disable_timing sb_0__1_/mux_right_track_50/in[0]
set_disable_timing sb_0__1_/mux_right_track_8/in[2]
set_disable_timing sb_0__1_/mux_right_track_30/in[1]
set_disable_timing sb_0__1_/mux_right_track_52/in[0]
set_disable_timing sb_0__1_/mux_right_track_8/in[3]
set_disable_timing sb_0__1_/mux_right_track_10/in[2]
set_disable_timing sb_0__1_/mux_right_track_26/in[2]
set_disable_timing sb_0__1_/mux_right_track_42/in[1]
set_disable_timing sb_0__1_/mux_right_track_58/in[0]
set_disable_timing sb_0__1_/mux_right_track_10/in[3]
set_disable_timing sb_0__1_/mux_right_track_12/in[2]
set_disable_timing sb_0__1_/mux_right_track_28/in[2]
set_disable_timing sb_0__1_/mux_right_track_44/in[1]
set_disable_timing sb_0__1_/mux_right_track_60/in[0]
set_disable_timing sb_0__1_/mux_right_track_12/in[3]
set_disable_timing sb_0__1_/mux_right_track_14/in[2]
set_disable_timing sb_0__1_/mux_right_track_30/in[2]
set_disable_timing sb_0__1_/mux_right_track_46/in[2]
set_disable_timing sb_0__1_/mux_right_track_62/in[0]
set_disable_timing sb_0__1_/mux_right_track_16/in[3]
set_disable_timing sb_0__1_/mux_right_track_38/in[1]
set_disable_timing sb_0__1_/mux_right_track_60/in[1]
set_disable_timing sb_0__1_/mux_right_track_18/in[2]
set_disable_timing sb_0__1_/mux_right_track_40/in[1]
set_disable_timing sb_0__1_/mux_right_track_62/in[1]
set_disable_timing sb_0__1_/mux_right_track_20/in[1]
set_disable_timing sb_0__1_/mux_right_track_42/in[2]
set_disable_timing sb_0__1_/mux_right_track_64/in[1]
set_disable_timing sb_0__1_/mux_right_track_0/in[1]
set_disable_timing sb_0__1_/mux_right_track_22/in[1]
set_disable_timing sb_0__1_/mux_right_track_44/in[2]
set_disable_timing sb_0__1_/mux_right_track_2/in[3]
set_disable_timing sb_0__1_/mux_right_track_24/in[2]
set_disable_timing sb_0__1_/mux_right_track_46/in[3]
set_disable_timing sb_0__1_/mux_right_track_4/in[3]
set_disable_timing sb_0__1_/mux_right_track_26/in[3]
set_disable_timing sb_0__1_/mux_right_track_48/in[3]
set_disable_timing sb_0__1_/mux_right_track_10/in[4]
set_disable_timing sb_0__1_/mux_right_track_26/in[4]
set_disable_timing sb_0__1_/mux_right_track_28/in[3]
set_disable_timing sb_0__1_/mux_right_track_44/in[3]
set_disable_timing sb_0__1_/mux_right_track_60/in[2]
set_disable_timing sb_0__1_/mux_right_track_12/in[4]
set_disable_timing sb_0__1_/mux_right_track_28/in[4]
set_disable_timing sb_0__1_/mux_right_track_30/in[3]
set_disable_timing sb_0__1_/mux_right_track_46/in[4]
set_disable_timing sb_0__1_/mux_right_track_62/in[2]
set_disable_timing sb_0__1_/mux_right_track_10/in[5]
set_disable_timing sb_0__1_/mux_right_track_32/in[2]
set_disable_timing sb_0__1_/mux_right_track_54/in[0]
set_disable_timing sb_0__1_/mux_right_track_12/in[5]
set_disable_timing sb_0__1_/mux_right_track_34/in[1]
set_disable_timing sb_0__1_/mux_right_track_56/in[0]
set_disable_timing sb_0__1_/mux_right_track_14/in[3]
set_disable_timing sb_0__1_/mux_right_track_36/in[1]
set_disable_timing sb_0__1_/mux_right_track_58/in[1]
set_disable_timing sb_0__1_/mux_right_track_16/in[4]
set_disable_timing sb_0__1_/mux_right_track_38/in[2]
set_disable_timing sb_0__1_/mux_right_track_60/in[3]
set_disable_timing sb_0__1_/mux_right_track_18/in[3]
set_disable_timing sb_0__1_/mux_right_track_40/in[2]
set_disable_timing sb_0__1_/mux_right_track_62/in[3]
set_disable_timing sb_0__1_/mux_right_track_20/in[2]
set_disable_timing sb_0__1_/mux_right_track_42/in[3]
set_disable_timing sb_0__1_/mux_right_track_64/in[2]
set_disable_timing sb_0__1_/mux_right_track_10/in[6]
set_disable_timing sb_0__1_/mux_right_track_26/in[5]
set_disable_timing sb_0__1_/mux_right_track_42/in[4]
set_disable_timing sb_0__1_/mux_right_track_44/in[4]
set_disable_timing sb_0__1_/mux_right_track_60/in[4]
set_disable_timing sb_0__1_/mux_right_track_12/in[6]
set_disable_timing sb_0__1_/mux_right_track_28/in[5]
set_disable_timing sb_0__1_/mux_right_track_44/in[5]
set_disable_timing sb_0__1_/mux_right_track_46/in[5]
set_disable_timing sb_0__1_/mux_right_track_62/in[4]
set_disable_timing sb_0__1_/mux_right_track_14/in[4]
set_disable_timing sb_0__1_/mux_right_track_30/in[4]
set_disable_timing sb_0__1_/mux_right_track_46/in[6]
set_disable_timing sb_0__1_/mux_right_track_48/in[4]
set_disable_timing sb_0__1_/mux_right_track_64/in[3]
set_disable_timing sb_0__1_/mux_right_track_6/in[3]
set_disable_timing sb_0__1_/mux_right_track_28/in[6]
set_disable_timing sb_0__1_/mux_right_track_50/in[1]
set_disable_timing sb_0__1_/mux_right_track_8/in[4]
set_disable_timing sb_0__1_/mux_right_track_30/in[5]
set_disable_timing sb_0__1_/mux_right_track_52/in[1]
set_disable_timing sb_0__1_/mux_right_track_10/in[7]
set_disable_timing sb_0__1_/mux_right_track_32/in[3]
set_disable_timing sb_0__1_/mux_right_track_54/in[1]
set_disable_timing sb_0__1_/mux_right_track_12/in[7]
set_disable_timing sb_0__1_/mux_right_track_34/in[2]
set_disable_timing sb_0__1_/mux_right_track_56/in[1]
set_disable_timing sb_0__1_/mux_right_track_14/in[5]
set_disable_timing sb_0__1_/mux_right_track_36/in[2]
set_disable_timing sb_0__1_/mux_right_track_58/in[2]
set_disable_timing sb_0__1_/mux_right_track_16/in[5]
set_disable_timing sb_0__1_/mux_right_track_38/in[3]
set_disable_timing sb_0__1_/mux_right_track_60/in[5]
set_disable_timing sb_0__1_/mux_right_track_12/in[8]
set_disable_timing sb_0__1_/mux_right_track_28/in[7]
set_disable_timing sb_0__1_/mux_right_track_44/in[6]
set_disable_timing sb_0__1_/mux_right_track_60/in[6]
set_disable_timing sb_0__1_/mux_right_track_62/in[5]
set_disable_timing sb_0__1_/mux_right_track_14/in[6]
set_disable_timing sb_0__1_/mux_right_track_30/in[6]
set_disable_timing sb_0__1_/mux_right_track_46/in[7]
set_disable_timing sb_0__1_/mux_right_track_62/in[6]
set_disable_timing sb_0__1_/mux_right_track_64/in[4]
set_disable_timing sb_0__1_/mux_right_track_0/in[2]
set_disable_timing sb_0__1_/mux_right_track_16/in[6]
set_disable_timing sb_0__1_/mux_right_track_32/in[4]
set_disable_timing sb_0__1_/mux_right_track_48/in[5]
set_disable_timing sb_0__1_/mux_right_track_64/in[5]
set_disable_timing sb_0__1_/mux_right_track_2/in[4]
set_disable_timing sb_0__1_/mux_right_track_24/in[3]
set_disable_timing sb_0__1_/mux_right_track_46/in[8]
set_disable_timing sb_0__1_/mux_right_track_4/in[4]
set_disable_timing sb_0__1_/mux_right_track_26/in[6]
set_disable_timing sb_0__1_/mux_right_track_48/in[6]
set_disable_timing sb_0__1_/mux_right_track_6/in[4]
set_disable_timing sb_0__1_/mux_right_track_28/in[8]
set_disable_timing sb_0__1_/mux_right_track_50/in[2]
set_disable_timing sb_0__1_/mux_right_track_8/in[5]
set_disable_timing sb_0__1_/mux_right_track_30/in[7]
set_disable_timing sb_0__1_/mux_right_track_52/in[2]
set_disable_timing sb_0__1_/mux_right_track_10/in[8]
set_disable_timing sb_0__1_/mux_right_track_32/in[5]
set_disable_timing sb_0__1_/mux_right_track_54/in[2]
set_disable_timing sb_0__1_/mux_right_track_12/in[9]
set_disable_timing sb_0__1_/mux_right_track_34/in[3]
set_disable_timing sb_0__1_/mux_right_track_56/in[2]
set_disable_timing sb_0__1_/mux_right_track_12/in[10]
set_disable_timing sb_0__1_/mux_right_track_14/in[7]
set_disable_timing sb_0__1_/mux_right_track_46/in[9]
set_disable_timing sb_0__1_/mux_right_track_62/in[7]
set_disable_timing sb_0__1_/mux_right_track_14/in[8]
set_disable_timing sb_0__1_/mux_right_track_16/in[7]
set_disable_timing sb_0__1_/mux_right_track_48/in[7]
set_disable_timing sb_0__1_/mux_right_track_64/in[6]
set_disable_timing sb_0__1_/mux_right_track_0/in[3]
set_disable_timing sb_0__1_/mux_right_track_16/in[8]
set_disable_timing sb_0__1_/mux_right_track_18/in[4]
set_disable_timing sb_0__1_/mux_right_track_34/in[4]
set_disable_timing sb_0__1_/mux_right_track_50/in[3]
set_disable_timing sb_0__1_/mux_right_track_42/in[5]
set_disable_timing sb_0__1_/mux_right_track_64/in[7]
set_disable_timing sb_0__1_/mux_right_track_0/in[4]
set_disable_timing sb_0__1_/mux_right_track_44/in[7]
set_disable_timing sb_0__1_/mux_right_track_24/in[4]
set_disable_timing sb_0__1_/mux_right_track_46/in[10]
set_disable_timing sb_0__1_/mux_right_track_26/in[7]
set_disable_timing sb_0__1_/mux_right_track_48/in[8]
set_disable_timing sb_0__1_/mux_right_track_6/in[5]
set_disable_timing sb_0__1_/mux_right_track_28/in[9]
set_disable_timing sb_0__1_/mux_right_track_30/in[9]
set_disable_timing sb_0__1_/mux_right_track_52/in[3]
set_disable_timing sb_0__1_/mux_right_track_14/in[9]
set_disable_timing sb_0__1_/mux_right_track_30/in[10]
set_disable_timing sb_0__1_/mux_right_track_32/in[7]
set_disable_timing sb_0__1_/mux_right_track_64/in[8]
set_disable_timing sb_0__1_/mux_right_track_0/in[5]
set_disable_timing sb_0__1_/mux_right_track_16/in[9]
set_disable_timing sb_0__1_/mux_right_track_32/in[8]
set_disable_timing sb_0__1_/mux_right_track_34/in[5]
set_disable_timing sb_0__1_/mux_right_track_50/in[5]
set_disable_timing sb_0__1_/mux_right_track_14/in[10]
set_disable_timing sb_0__1_/mux_right_track_36/in[3]
set_disable_timing sb_0__1_/mux_right_track_58/in[3]
set_disable_timing sb_0__1_/mux_right_track_16/in[10]
set_disable_timing sb_0__1_/mux_right_track_38/in[4]
set_disable_timing sb_0__1_/mux_right_track_60/in[7]
set_disable_timing sb_0__1_/mux_right_track_18/in[5]
set_disable_timing sb_0__1_/mux_right_track_40/in[3]
set_disable_timing sb_0__1_/mux_right_track_62/in[8]
set_disable_timing sb_0__1_/mux_right_track_20/in[4]
set_disable_timing sb_0__1_/mux_right_track_42/in[6]
set_disable_timing sb_0__1_/mux_right_track_64/in[9]
set_disable_timing sb_0__1_/mux_right_track_0/in[6]
set_disable_timing sb_0__1_/mux_right_track_22/in[3]
set_disable_timing sb_0__1_/mux_right_track_44/in[8]
set_disable_timing sb_0__1_/mux_right_track_2/in[6]
set_disable_timing sb_0__1_/mux_right_track_24/in[5]
set_disable_timing sb_0__1_/mux_right_track_46/in[11]
set_disable_timing sb_0__1_/mux_right_track_4/in[6]
set_disable_timing sb_0__1_/mux_right_track_26/in[8]
set_disable_timing sb_0__1_/mux_right_track_48/in[10]
set_disable_timing sb_0__1_/mux_right_track_6/in[6]
set_disable_timing sb_0__1_/mux_right_track_50/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[3]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[3]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[3]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[8]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[9]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[10]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[16]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[16]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[11]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[16]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[17]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[16]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[17]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[17]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[12]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[13]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[16]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[18]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[17]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[18]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[19]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[18]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[19]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[15]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[14]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[16]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[16]
set_disable_timing sb_0__1_/mux_right_track_2/in[0]
set_disable_timing sb_0__1_/mux_right_track_4/in[0]
set_disable_timing sb_0__1_/mux_right_track_6/in[0]
set_disable_timing sb_0__1_/mux_right_track_2/in[1]
set_disable_timing sb_0__1_/mux_right_track_8/in[0]
set_disable_timing sb_0__1_/mux_right_track_10/in[0]
set_disable_timing sb_0__1_/mux_right_track_12/in[0]
set_disable_timing sb_0__1_/mux_right_track_4/in[1]
set_disable_timing sb_0__1_/mux_right_track_14/in[0]
set_disable_timing sb_0__1_/mux_right_track_16/in[0]
set_disable_timing sb_0__1_/mux_right_track_18/in[0]
set_disable_timing sb_0__1_/mux_right_track_6/in[1]
set_disable_timing sb_0__1_/mux_right_track_20/in[0]
set_disable_timing sb_0__1_/mux_right_track_22/in[0]
set_disable_timing sb_0__1_/mux_right_track_24/in[0]
set_disable_timing sb_0__1_/mux_right_track_8/in[1]
set_disable_timing sb_0__1_/mux_right_track_26/in[0]
set_disable_timing sb_0__1_/mux_right_track_28/in[0]
set_disable_timing sb_0__1_/mux_right_track_30/in[0]
set_disable_timing sb_0__1_/mux_right_track_32/in[0]
set_disable_timing sb_0__1_/mux_right_track_34/in[0]
set_disable_timing sb_0__1_/mux_right_track_36/in[0]
set_disable_timing sb_0__1_/mux_right_track_12/in[1]
set_disable_timing sb_0__1_/mux_right_track_38/in[0]
set_disable_timing sb_0__1_/mux_right_track_40/in[0]
set_disable_timing sb_0__1_/mux_right_track_42/in[0]
set_disable_timing sb_0__1_/mux_right_track_14/in[1]
set_disable_timing sb_0__1_/mux_right_track_44/in[0]
set_disable_timing sb_0__1_/mux_right_track_46/in[0]
set_disable_timing sb_0__1_/mux_right_track_48/in[0]
set_disable_timing sb_0__1_/mux_right_track_18/in[1]
set_disable_timing sb_0__1_/mux_top_track_64/in[3]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_0__1_/mux_top_track_0/in[4]
set_disable_timing sb_0__1_/mux_top_track_8/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[0]
set_disable_timing sb_0__1_/mux_top_track_16/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_0__1_/mux_top_track_24/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_0__1_/mux_top_track_32/in[3]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[0]
set_disable_timing sb_0__1_/mux_top_track_40/in[3]
set_disable_timing sb_0__1_/mux_top_track_48/in[3]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[0]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[0]
set_disable_timing sb_0__1_/mux_top_track_0/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_0__1_/mux_top_track_8/in[5]
set_disable_timing sb_0__1_/mux_top_track_32/in[4]
set_disable_timing sb_0__1_/mux_top_track_40/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[1]
set_disable_timing sb_0__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_0__1_/mux_top_track_56/in[4]
set_disable_timing sb_0__1_/mux_bottom_track_65/in[1]
set_disable_timing sb_0__1_/mux_top_track_64/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[2]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[2]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_0__1_/mux_top_track_16/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_0__1_/mux_top_track_24/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[2]
set_disable_timing sb_0__1_/mux_top_track_32/in[5]
set_disable_timing sb_0__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_0__1_/mux_top_track_48/in[5]
set_disable_timing sb_0__1_/mux_top_track_56/in[5]
set_disable_timing sb_0__1_/mux_top_track_64/in[6]
set_disable_timing sb_0__1_/mux_bottom_track_57/in[3]
set_disable_timing sb_0__1_/mux_top_track_0/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_0__1_/mux_top_track_8/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_41/in[3]
set_disable_timing sb_0__1_/mux_top_track_16/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_33/in[3]
set_disable_timing sb_0__1_/mux_top_track_24/in[7]
set_disable_timing sb_0__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_0__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_0__1_/mux_right_track_62/in[9]
set_disable_timing sb_0__1_/mux_right_track_60/in[8]
set_disable_timing sb_0__1_/mux_right_track_58/in[4]
set_disable_timing sb_0__1_/mux_right_track_56/in[3]
set_disable_timing sb_0__1_/mux_right_track_54/in[3]
set_disable_timing sb_0__1_/mux_right_track_52/in[4]
set_disable_timing sb_0__1_/mux_right_track_60/in[9]
set_disable_timing sb_0__1_/mux_right_track_50/in[7]
set_disable_timing sb_0__1_/mux_right_track_48/in[11]
set_disable_timing sb_0__1_/mux_right_track_58/in[5]
set_disable_timing sb_0__1_/mux_right_track_44/in[9]
set_disable_timing sb_0__1_/mux_right_track_42/in[7]
set_disable_timing sb_0__1_/mux_right_track_38/in[5]
set_disable_timing sb_0__1_/mux_right_track_36/in[4]
set_disable_timing sb_0__1_/mux_right_track_54/in[4]
set_disable_timing sb_0__1_/mux_right_track_32/in[9]
set_disable_timing sb_0__1_/mux_right_track_30/in[11]
set_disable_timing sb_0__1_/mux_right_track_28/in[11]
set_disable_timing sb_0__1_/mux_right_track_52/in[5]
set_disable_timing sb_0__1_/mux_right_track_26/in[9]
set_disable_timing sb_0__1_/mux_right_track_24/in[6]
set_disable_timing sb_0__1_/mux_right_track_22/in[4]
set_disable_timing sb_0__1_/mux_right_track_50/in[8]
set_disable_timing sb_0__1_/mux_right_track_20/in[5]
set_disable_timing sb_0__1_/mux_right_track_18/in[6]
set_disable_timing sb_0__1_/mux_right_track_16/in[11]
set_disable_timing sb_0__1_/mux_right_track_48/in[12]
set_disable_timing sb_0__1_/mux_right_track_46/in[13]
##################################################
# Disable timing for Switch block sb_0__2_
##################################################
set_disable_timing sb_0__2_/chany_top_out[2]
set_disable_timing sb_0__2_/chany_top_out[6]
set_disable_timing sb_0__2_/chany_top_out[7]
set_disable_timing sb_0__2_/chany_top_out[8]
set_disable_timing sb_0__2_/chany_top_out[10]
set_disable_timing sb_0__2_/chany_top_out[11]
set_disable_timing sb_0__2_/chany_top_out[14]
set_disable_timing sb_0__2_/chany_top_out[20]
set_disable_timing sb_0__2_/chany_top_out[23]
set_disable_timing sb_0__2_/chany_top_out[24]
set_disable_timing sb_0__2_/chany_top_out[26]
set_disable_timing sb_0__2_/chany_top_out[31]
set_disable_timing sb_0__2_/chany_top_in[32]
set_disable_timing sb_0__2_/chanx_right_out[0]
set_disable_timing sb_0__2_/chanx_right_in[0]
set_disable_timing sb_0__2_/chanx_right_out[2]
set_disable_timing sb_0__2_/chanx_right_out[4]
set_disable_timing sb_0__2_/chanx_right_out[5]
set_disable_timing sb_0__2_/chanx_right_out[6]
set_disable_timing sb_0__2_/chanx_right_out[7]
set_disable_timing sb_0__2_/chanx_right_out[8]
set_disable_timing sb_0__2_/chanx_right_out[10]
set_disable_timing sb_0__2_/chanx_right_out[11]
set_disable_timing sb_0__2_/chanx_right_in[11]
set_disable_timing sb_0__2_/chanx_right_out[12]
set_disable_timing sb_0__2_/chanx_right_out[14]
set_disable_timing sb_0__2_/chanx_right_out[15]
set_disable_timing sb_0__2_/chanx_right_out[16]
set_disable_timing sb_0__2_/chanx_right_in[16]
set_disable_timing sb_0__2_/chanx_right_out[18]
set_disable_timing sb_0__2_/chanx_right_in[20]
set_disable_timing sb_0__2_/chanx_right_out[21]
set_disable_timing sb_0__2_/chanx_right_out[22]
set_disable_timing sb_0__2_/chanx_right_in[22]
set_disable_timing sb_0__2_/chanx_right_out[24]
set_disable_timing sb_0__2_/chanx_right_out[27]
set_disable_timing sb_0__2_/chanx_right_in[27]
set_disable_timing sb_0__2_/chanx_right_out[28]
set_disable_timing sb_0__2_/chanx_right_out[29]
set_disable_timing sb_0__2_/chanx_right_out[30]
set_disable_timing sb_0__2_/chanx_right_in[30]
set_disable_timing sb_0__2_/chanx_right_out[31]
set_disable_timing sb_0__2_/chanx_right_in[31]
set_disable_timing sb_0__2_/chanx_right_out[32]
set_disable_timing sb_0__2_/chanx_right_in[32]
set_disable_timing sb_0__2_/chany_bottom_in[1]
set_disable_timing sb_0__2_/chany_bottom_in[3]
set_disable_timing sb_0__2_/chany_bottom_in[5]
set_disable_timing sb_0__2_/chany_bottom_in[6]
set_disable_timing sb_0__2_/chany_bottom_in[7]
set_disable_timing sb_0__2_/chany_bottom_in[9]
set_disable_timing sb_0__2_/chany_bottom_in[10]
set_disable_timing sb_0__2_/chany_bottom_in[13]
set_disable_timing sb_0__2_/chany_bottom_in[22]
set_disable_timing sb_0__2_/chany_bottom_in[25]
set_disable_timing sb_0__2_/chany_bottom_in[30]
set_disable_timing sb_0__2_/chany_bottom_out[32]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_0__2_/top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_0__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_0__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_0__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_0__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_0__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_0__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_0__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_0__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_0__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_0__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_0__2_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_0__2_/mux_top_track_0/in[0]
set_disable_timing sb_0__2_/mux_top_track_32/in[0]
set_disable_timing sb_0__2_/mux_top_track_64/in[0]
set_disable_timing sb_0__2_/mux_top_track_0/in[1]
set_disable_timing sb_0__2_/mux_top_track_8/in[0]
set_disable_timing sb_0__2_/mux_top_track_40/in[0]
set_disable_timing sb_0__2_/mux_top_track_8/in[1]
set_disable_timing sb_0__2_/mux_top_track_16/in[0]
set_disable_timing sb_0__2_/mux_top_track_48/in[0]
set_disable_timing sb_0__2_/mux_top_track_16/in[1]
set_disable_timing sb_0__2_/mux_top_track_24/in[0]
set_disable_timing sb_0__2_/mux_top_track_56/in[0]
set_disable_timing sb_0__2_/mux_top_track_24/in[1]
set_disable_timing sb_0__2_/mux_top_track_32/in[1]
set_disable_timing sb_0__2_/mux_top_track_64/in[1]
set_disable_timing sb_0__2_/mux_top_track_0/in[2]
set_disable_timing sb_0__2_/mux_top_track_32/in[2]
set_disable_timing sb_0__2_/mux_top_track_40/in[1]
set_disable_timing sb_0__2_/mux_top_track_8/in[2]
set_disable_timing sb_0__2_/mux_top_track_40/in[2]
set_disable_timing sb_0__2_/mux_top_track_48/in[1]
set_disable_timing sb_0__2_/mux_top_track_16/in[2]
set_disable_timing sb_0__2_/mux_top_track_48/in[2]
set_disable_timing sb_0__2_/mux_top_track_56/in[1]
set_disable_timing sb_0__2_/mux_right_track_0/in[0]
set_disable_timing sb_0__2_/mux_right_track_16/in[2]
set_disable_timing sb_0__2_/mux_right_track_32/in[1]
set_disable_timing sb_0__2_/mux_right_track_48/in[1]
set_disable_timing sb_0__2_/mux_right_track_0/in[1]
set_disable_timing sb_0__2_/mux_right_track_2/in[2]
set_disable_timing sb_0__2_/mux_right_track_18/in[2]
set_disable_timing sb_0__2_/mux_right_track_34/in[1]
set_disable_timing sb_0__2_/mux_right_track_50/in[0]
set_disable_timing sb_0__2_/mux_right_track_4/in[2]
set_disable_timing sb_0__2_/mux_right_track_26/in[1]
set_disable_timing sb_0__2_/mux_right_track_48/in[2]
set_disable_timing sb_0__2_/mux_right_track_6/in[2]
set_disable_timing sb_0__2_/mux_right_track_28/in[1]
set_disable_timing sb_0__2_/mux_right_track_50/in[1]
set_disable_timing sb_0__2_/mux_right_track_8/in[2]
set_disable_timing sb_0__2_/mux_right_track_30/in[1]
set_disable_timing sb_0__2_/mux_right_track_52/in[0]
set_disable_timing sb_0__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_9/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_49/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_57/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_33/in[7]
set_disable_timing sb_0__2_/mux_bottom_track_65/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_1/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_41/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_9/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_49/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_0__2_/mux_bottom_track_25/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_57/in[6]
set_disable_timing sb_0__2_/mux_right_track_2/in[0]
set_disable_timing sb_0__2_/mux_right_track_4/in[0]
set_disable_timing sb_0__2_/mux_right_track_8/in[0]
set_disable_timing sb_0__2_/mux_right_track_10/in[0]
set_disable_timing sb_0__2_/mux_right_track_12/in[0]
set_disable_timing sb_0__2_/mux_right_track_4/in[1]
set_disable_timing sb_0__2_/mux_right_track_14/in[0]
set_disable_timing sb_0__2_/mux_right_track_16/in[0]
set_disable_timing sb_0__2_/mux_right_track_6/in[1]
set_disable_timing sb_0__2_/mux_right_track_20/in[0]
set_disable_timing sb_0__2_/mux_right_track_22/in[0]
set_disable_timing sb_0__2_/mux_right_track_24/in[0]
set_disable_timing sb_0__2_/mux_right_track_8/in[1]
set_disable_timing sb_0__2_/mux_right_track_26/in[0]
set_disable_timing sb_0__2_/mux_right_track_28/in[0]
set_disable_timing sb_0__2_/mux_right_track_30/in[0]
set_disable_timing sb_0__2_/mux_right_track_10/in[1]
set_disable_timing sb_0__2_/mux_right_track_32/in[0]
set_disable_timing sb_0__2_/mux_right_track_34/in[0]
set_disable_timing sb_0__2_/mux_right_track_36/in[0]
set_disable_timing sb_0__2_/mux_right_track_12/in[1]
set_disable_timing sb_0__2_/mux_right_track_38/in[0]
set_disable_timing sb_0__2_/mux_right_track_40/in[0]
set_disable_timing sb_0__2_/mux_right_track_42/in[0]
set_disable_timing sb_0__2_/mux_right_track_14/in[1]
set_disable_timing sb_0__2_/mux_right_track_44/in[0]
set_disable_timing sb_0__2_/mux_right_track_46/in[0]
set_disable_timing sb_0__2_/mux_right_track_48/in[0]
set_disable_timing sb_0__2_/mux_right_track_16/in[1]
set_disable_timing sb_0__2_/mux_right_track_18/in[1]
set_disable_timing sb_0__2_/mux_top_track_64/in[2]
set_disable_timing sb_0__2_/mux_bottom_track_57/in[0]
set_disable_timing sb_0__2_/mux_top_track_0/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_41/in[0]
set_disable_timing sb_0__2_/mux_top_track_16/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_33/in[0]
set_disable_timing sb_0__2_/mux_top_track_24/in[2]
set_disable_timing sb_0__2_/mux_bottom_track_17/in[0]
set_disable_timing sb_0__2_/mux_top_track_40/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_9/in[0]
set_disable_timing sb_0__2_/mux_top_track_48/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_1/in[0]
set_disable_timing sb_0__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_0__2_/mux_bottom_track_57/in[1]
set_disable_timing sb_0__2_/mux_top_track_0/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_0__2_/mux_top_track_8/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_41/in[1]
set_disable_timing sb_0__2_/mux_top_track_16/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_0__2_/mux_top_track_32/in[4]
set_disable_timing sb_0__2_/mux_top_track_40/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_9/in[1]
set_disable_timing sb_0__2_/mux_top_track_48/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_0__2_/mux_top_track_56/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_65/in[1]
set_disable_timing sb_0__2_/mux_top_track_64/in[4]
set_disable_timing sb_0__2_/mux_top_track_0/in[5]
set_disable_timing sb_0__2_/mux_top_track_8/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_41/in[2]
set_disable_timing sb_0__2_/mux_top_track_16/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_33/in[2]
set_disable_timing sb_0__2_/mux_top_track_24/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_25/in[2]
set_disable_timing sb_0__2_/mux_top_track_32/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_17/in[2]
set_disable_timing sb_0__2_/mux_top_track_40/in[5]
set_disable_timing sb_0__2_/mux_top_track_48/in[5]
set_disable_timing sb_0__2_/mux_top_track_56/in[4]
set_disable_timing sb_0__2_/mux_bottom_track_65/in[2]
set_disable_timing sb_0__2_/mux_top_track_64/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_57/in[3]
set_disable_timing sb_0__2_/mux_bottom_track_49/in[3]
set_disable_timing sb_0__2_/mux_top_track_8/in[6]
set_disable_timing sb_0__2_/mux_top_track_16/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_33/in[3]
set_disable_timing sb_0__2_/mux_top_track_24/in[5]
set_disable_timing sb_0__2_/mux_bottom_track_25/in[3]
set_disable_timing sb_0__2_/mux_top_track_32/in[6]
set_disable_timing sb_0__2_/mux_bottom_track_17/in[3]
set_disable_timing sb_0__2_/mux_right_track_62/in[0]
set_disable_timing sb_0__2_/mux_right_track_60/in[0]
set_disable_timing sb_0__2_/mux_right_track_58/in[0]
set_disable_timing sb_0__2_/mux_right_track_62/in[1]
set_disable_timing sb_0__2_/mux_right_track_56/in[0]
set_disable_timing sb_0__2_/mux_right_track_54/in[0]
set_disable_timing sb_0__2_/mux_right_track_52/in[1]
set_disable_timing sb_0__2_/mux_right_track_60/in[1]
set_disable_timing sb_0__2_/mux_right_track_50/in[2]
set_disable_timing sb_0__2_/mux_right_track_48/in[3]
set_disable_timing sb_0__2_/mux_right_track_46/in[1]
set_disable_timing sb_0__2_/mux_right_track_58/in[1]
set_disable_timing sb_0__2_/mux_right_track_44/in[1]
set_disable_timing sb_0__2_/mux_right_track_42/in[1]
set_disable_timing sb_0__2_/mux_right_track_56/in[1]
set_disable_timing sb_0__2_/mux_right_track_36/in[1]
set_disable_timing sb_0__2_/mux_right_track_54/in[1]
set_disable_timing sb_0__2_/mux_right_track_32/in[2]
set_disable_timing sb_0__2_/mux_right_track_30/in[2]
set_disable_timing sb_0__2_/mux_right_track_28/in[2]
set_disable_timing sb_0__2_/mux_right_track_24/in[1]
set_disable_timing sb_0__2_/mux_right_track_22/in[1]
set_disable_timing sb_0__2_/mux_right_track_20/in[1]
set_disable_timing sb_0__2_/mux_right_track_18/in[3]
set_disable_timing sb_0__2_/mux_right_track_16/in[3]
set_disable_timing sb_0__2_/mux_right_track_48/in[4]
##################################################
# Disable timing for Switch block sb_0__3_
##################################################
set_disable_timing sb_0__3_/chany_top_out[3]
set_disable_timing sb_0__3_/chany_top_out[7]
set_disable_timing sb_0__3_/chany_top_in[7]
set_disable_timing sb_0__3_/chany_top_out[9]
set_disable_timing sb_0__3_/chany_top_out[11]
set_disable_timing sb_0__3_/chany_top_in[11]
set_disable_timing sb_0__3_/chany_top_out[15]
set_disable_timing sb_0__3_/chany_top_in[19]
set_disable_timing sb_0__3_/chany_top_out[21]
set_disable_timing sb_0__3_/chany_top_in[23]
set_disable_timing sb_0__3_/chany_top_out[25]
set_disable_timing sb_0__3_/chany_top_out[27]
set_disable_timing sb_0__3_/chany_top_in[27]
set_disable_timing sb_0__3_/chany_top_out[28]
set_disable_timing sb_0__3_/chany_top_in[31]
set_disable_timing sb_0__3_/chany_top_out[32]
set_disable_timing sb_0__3_/chany_top_in[32]
set_disable_timing sb_0__3_/chanx_right_out[0]
set_disable_timing sb_0__3_/chanx_right_in[1]
set_disable_timing sb_0__3_/chanx_right_out[2]
set_disable_timing sb_0__3_/chanx_right_out[3]
set_disable_timing sb_0__3_/chanx_right_out[4]
set_disable_timing sb_0__3_/chanx_right_in[4]
set_disable_timing sb_0__3_/chanx_right_out[5]
set_disable_timing sb_0__3_/chanx_right_in[5]
set_disable_timing sb_0__3_/chanx_right_out[6]
set_disable_timing sb_0__3_/chanx_right_out[7]
set_disable_timing sb_0__3_/chanx_right_out[8]
set_disable_timing sb_0__3_/chanx_right_in[8]
set_disable_timing sb_0__3_/chanx_right_out[9]
set_disable_timing sb_0__3_/chanx_right_in[9]
set_disable_timing sb_0__3_/chanx_right_in[10]
set_disable_timing sb_0__3_/chanx_right_out[11]
set_disable_timing sb_0__3_/chanx_right_out[13]
set_disable_timing sb_0__3_/chanx_right_out[14]
set_disable_timing sb_0__3_/chanx_right_in[14]
set_disable_timing sb_0__3_/chanx_right_out[15]
set_disable_timing sb_0__3_/chanx_right_out[16]
set_disable_timing sb_0__3_/chanx_right_out[17]
set_disable_timing sb_0__3_/chanx_right_out[18]
set_disable_timing sb_0__3_/chanx_right_out[19]
set_disable_timing sb_0__3_/chanx_right_out[20]
set_disable_timing sb_0__3_/chanx_right_in[20]
set_disable_timing sb_0__3_/chanx_right_out[21]
set_disable_timing sb_0__3_/chanx_right_out[22]
set_disable_timing sb_0__3_/chanx_right_out[23]
set_disable_timing sb_0__3_/chanx_right_in[24]
set_disable_timing sb_0__3_/chanx_right_out[25]
set_disable_timing sb_0__3_/chanx_right_in[25]
set_disable_timing sb_0__3_/chanx_right_out[26]
set_disable_timing sb_0__3_/chanx_right_in[26]
set_disable_timing sb_0__3_/chanx_right_out[27]
set_disable_timing sb_0__3_/chanx_right_in[28]
set_disable_timing sb_0__3_/chanx_right_out[29]
set_disable_timing sb_0__3_/chanx_right_in[29]
set_disable_timing sb_0__3_/chanx_right_in[30]
set_disable_timing sb_0__3_/chanx_right_out[32]
set_disable_timing sb_0__3_/chanx_right_in[32]
set_disable_timing sb_0__3_/chany_bottom_in[2]
set_disable_timing sb_0__3_/chany_bottom_in[6]
set_disable_timing sb_0__3_/chany_bottom_in[7]
set_disable_timing sb_0__3_/chany_bottom_in[8]
set_disable_timing sb_0__3_/chany_bottom_in[10]
set_disable_timing sb_0__3_/chany_bottom_in[11]
set_disable_timing sb_0__3_/chany_bottom_in[14]
set_disable_timing sb_0__3_/chany_bottom_in[20]
set_disable_timing sb_0__3_/chany_bottom_in[23]
set_disable_timing sb_0__3_/chany_bottom_in[24]
set_disable_timing sb_0__3_/chany_bottom_in[26]
set_disable_timing sb_0__3_/chany_bottom_in[31]
set_disable_timing sb_0__3_/chany_bottom_out[32]
set_disable_timing sb_0__3_/top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_0__3_/bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_0__3_/mux_top_track_0/in[0]
set_disable_timing sb_0__3_/mux_top_track_64/in[0]
set_disable_timing sb_0__3_/mux_top_track_8/in[0]
set_disable_timing sb_0__3_/mux_top_track_40/in[0]
set_disable_timing sb_0__3_/mux_top_track_16/in[0]
set_disable_timing sb_0__3_/mux_top_track_48/in[0]
set_disable_timing sb_0__3_/mux_top_track_24/in[0]
set_disable_timing sb_0__3_/mux_top_track_56/in[0]
set_disable_timing sb_0__3_/mux_top_track_32/in[1]
set_disable_timing sb_0__3_/mux_top_track_64/in[1]
set_disable_timing sb_0__3_/mux_top_track_0/in[2]
set_disable_timing sb_0__3_/mux_top_track_32/in[2]
set_disable_timing sb_0__3_/mux_top_track_40/in[1]
set_disable_timing sb_0__3_/mux_top_track_8/in[2]
set_disable_timing sb_0__3_/mux_top_track_48/in[1]
set_disable_timing sb_0__3_/mux_top_track_16/in[2]
set_disable_timing sb_0__3_/mux_top_track_56/in[1]
set_disable_timing sb_0__3_/mux_bottom_track_1/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_33/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_65/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_1/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_41/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_9/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_17/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_49/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_17/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_25/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_57/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_25/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_33/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_33/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_41/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_41/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_49/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_17/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_49/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_57/in[5]
set_disable_timing sb_0__3_/mux_right_track_2/in[0]
set_disable_timing sb_0__3_/mux_right_track_4/in[0]
set_disable_timing sb_0__3_/mux_right_track_6/in[0]
set_disable_timing sb_0__3_/mux_right_track_8/in[0]
set_disable_timing sb_0__3_/mux_right_track_10/in[0]
set_disable_timing sb_0__3_/mux_right_track_12/in[0]
set_disable_timing sb_0__3_/mux_right_track_4/in[1]
set_disable_timing sb_0__3_/mux_right_track_14/in[0]
set_disable_timing sb_0__3_/mux_right_track_16/in[0]
set_disable_timing sb_0__3_/mux_right_track_18/in[0]
set_disable_timing sb_0__3_/mux_right_track_6/in[1]
set_disable_timing sb_0__3_/mux_right_track_20/in[0]
set_disable_timing sb_0__3_/mux_right_track_22/in[0]
set_disable_timing sb_0__3_/mux_right_track_8/in[1]
set_disable_timing sb_0__3_/mux_right_track_26/in[0]
set_disable_timing sb_0__3_/mux_right_track_28/in[0]
set_disable_timing sb_0__3_/mux_right_track_30/in[0]
set_disable_timing sb_0__3_/mux_right_track_10/in[1]
set_disable_timing sb_0__3_/mux_right_track_32/in[0]
set_disable_timing sb_0__3_/mux_right_track_34/in[0]
set_disable_timing sb_0__3_/mux_right_track_36/in[0]
set_disable_timing sb_0__3_/mux_right_track_12/in[1]
set_disable_timing sb_0__3_/mux_right_track_38/in[0]
set_disable_timing sb_0__3_/mux_right_track_40/in[0]
set_disable_timing sb_0__3_/mux_right_track_42/in[0]
set_disable_timing sb_0__3_/mux_right_track_14/in[1]
set_disable_timing sb_0__3_/mux_right_track_44/in[0]
set_disable_timing sb_0__3_/mux_right_track_46/in[0]
set_disable_timing sb_0__3_/mux_right_track_48/in[0]
set_disable_timing sb_0__3_/mux_right_track_16/in[1]
set_disable_timing sb_0__3_/mux_right_track_18/in[1]
set_disable_timing sb_0__3_/mux_top_track_64/in[2]
set_disable_timing sb_0__3_/mux_top_track_0/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_0__3_/mux_top_track_8/in[3]
set_disable_timing sb_0__3_/mux_top_track_16/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_33/in[0]
set_disable_timing sb_0__3_/mux_top_track_24/in[2]
set_disable_timing sb_0__3_/mux_bottom_track_25/in[0]
set_disable_timing sb_0__3_/mux_top_track_32/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_17/in[0]
set_disable_timing sb_0__3_/mux_top_track_40/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_0__3_/mux_top_track_48/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_1/in[0]
set_disable_timing sb_0__3_/mux_top_track_56/in[2]
set_disable_timing sb_0__3_/mux_bottom_track_65/in[0]
set_disable_timing sb_0__3_/mux_top_track_64/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_57/in[1]
set_disable_timing sb_0__3_/mux_top_track_0/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_49/in[1]
set_disable_timing sb_0__3_/mux_top_track_8/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_41/in[1]
set_disable_timing sb_0__3_/mux_top_track_16/in[4]
set_disable_timing sb_0__3_/mux_top_track_24/in[3]
set_disable_timing sb_0__3_/mux_top_track_32/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_17/in[1]
set_disable_timing sb_0__3_/mux_top_track_40/in[4]
set_disable_timing sb_0__3_/mux_top_track_48/in[4]
set_disable_timing sb_0__3_/mux_top_track_56/in[3]
set_disable_timing sb_0__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_0__3_/mux_top_track_64/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_57/in[2]
set_disable_timing sb_0__3_/mux_top_track_0/in[5]
set_disable_timing sb_0__3_/mux_top_track_8/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_41/in[2]
set_disable_timing sb_0__3_/mux_top_track_16/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_33/in[2]
set_disable_timing sb_0__3_/mux_top_track_24/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_25/in[2]
set_disable_timing sb_0__3_/mux_top_track_32/in[5]
set_disable_timing sb_0__3_/mux_top_track_40/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_9/in[2]
set_disable_timing sb_0__3_/mux_top_track_48/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_0__3_/mux_top_track_56/in[4]
set_disable_timing sb_0__3_/mux_bottom_track_65/in[2]
set_disable_timing sb_0__3_/mux_top_track_64/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_0__3_/mux_top_track_0/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_49/in[3]
set_disable_timing sb_0__3_/mux_top_track_8/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_0__3_/mux_top_track_16/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_33/in[3]
set_disable_timing sb_0__3_/mux_top_track_24/in[5]
set_disable_timing sb_0__3_/mux_bottom_track_25/in[3]
set_disable_timing sb_0__3_/mux_top_track_32/in[6]
set_disable_timing sb_0__3_/mux_bottom_track_17/in[3]
set_disable_timing sb_0__3_/mux_right_track_62/in[0]
set_disable_timing sb_0__3_/mux_right_track_58/in[0]
set_disable_timing sb_0__3_/mux_right_track_54/in[0]
set_disable_timing sb_0__3_/mux_right_track_52/in[0]
set_disable_timing sb_0__3_/mux_right_track_60/in[1]
set_disable_timing sb_0__3_/mux_right_track_50/in[0]
set_disable_timing sb_0__3_/mux_right_track_46/in[1]
set_disable_timing sb_0__3_/mux_right_track_58/in[1]
set_disable_timing sb_0__3_/mux_right_track_44/in[1]
set_disable_timing sb_0__3_/mux_right_track_42/in[1]
set_disable_timing sb_0__3_/mux_right_track_40/in[1]
set_disable_timing sb_0__3_/mux_right_track_56/in[1]
set_disable_timing sb_0__3_/mux_right_track_38/in[1]
set_disable_timing sb_0__3_/mux_right_track_36/in[1]
set_disable_timing sb_0__3_/mux_right_track_34/in[1]
set_disable_timing sb_0__3_/mux_right_track_54/in[1]
set_disable_timing sb_0__3_/mux_right_track_32/in[1]
set_disable_timing sb_0__3_/mux_right_track_30/in[1]
set_disable_timing sb_0__3_/mux_right_track_28/in[1]
set_disable_timing sb_0__3_/mux_right_track_52/in[1]
set_disable_timing sb_0__3_/mux_right_track_26/in[1]
set_disable_timing sb_0__3_/mux_right_track_24/in[1]
set_disable_timing sb_0__3_/mux_right_track_22/in[1]
set_disable_timing sb_0__3_/mux_right_track_50/in[1]
set_disable_timing sb_0__3_/mux_right_track_18/in[2]
set_disable_timing sb_0__3_/mux_right_track_16/in[2]
set_disable_timing sb_0__3_/mux_right_track_48/in[2]
set_disable_timing sb_0__3_/mux_right_track_46/in[2]
##################################################
# Disable timing for Switch block sb_0__3_
##################################################
set_disable_timing sb_0__4_/chany_top_in[3]
set_disable_timing sb_0__4_/chany_top_out[4]
set_disable_timing sb_0__4_/chany_top_in[6]
set_disable_timing sb_0__4_/chany_top_in[7]
set_disable_timing sb_0__4_/chany_top_out[10]
set_disable_timing sb_0__4_/chany_top_in[10]
set_disable_timing sb_0__4_/chany_top_in[11]
set_disable_timing sb_0__4_/chany_top_out[16]
set_disable_timing sb_0__4_/chany_top_in[18]
set_disable_timing sb_0__4_/chany_top_in[19]
set_disable_timing sb_0__4_/chany_top_out[20]
set_disable_timing sb_0__4_/chany_top_out[22]
set_disable_timing sb_0__4_/chany_top_in[22]
set_disable_timing sb_0__4_/chany_top_in[23]
set_disable_timing sb_0__4_/chany_top_out[26]
set_disable_timing sb_0__4_/chany_top_in[26]
set_disable_timing sb_0__4_/chany_top_in[27]
set_disable_timing sb_0__4_/chany_top_out[28]
set_disable_timing sb_0__4_/chany_top_out[29]
set_disable_timing sb_0__4_/chany_top_in[30]
set_disable_timing sb_0__4_/chany_top_in[31]
set_disable_timing sb_0__4_/chany_top_out[32]
set_disable_timing sb_0__4_/chanx_right_out[0]
set_disable_timing sb_0__4_/chanx_right_out[1]
set_disable_timing sb_0__4_/chanx_right_out[2]
set_disable_timing sb_0__4_/chanx_right_out[3]
set_disable_timing sb_0__4_/chanx_right_in[3]
set_disable_timing sb_0__4_/chanx_right_out[4]
set_disable_timing sb_0__4_/chanx_right_out[5]
set_disable_timing sb_0__4_/chanx_right_in[5]
set_disable_timing sb_0__4_/chanx_right_out[6]
set_disable_timing sb_0__4_/chanx_right_in[6]
set_disable_timing sb_0__4_/chanx_right_out[7]
set_disable_timing sb_0__4_/chanx_right_in[7]
set_disable_timing sb_0__4_/chanx_right_in[8]
set_disable_timing sb_0__4_/chanx_right_in[9]
set_disable_timing sb_0__4_/chanx_right_out[10]
set_disable_timing sb_0__4_/chanx_right_in[10]
set_disable_timing sb_0__4_/chanx_right_out[11]
set_disable_timing sb_0__4_/chanx_right_in[11]
set_disable_timing sb_0__4_/chanx_right_out[12]
set_disable_timing sb_0__4_/chanx_right_in[12]
set_disable_timing sb_0__4_/chanx_right_in[13]
set_disable_timing sb_0__4_/chanx_right_out[14]
set_disable_timing sb_0__4_/chanx_right_in[14]
set_disable_timing sb_0__4_/chanx_right_out[15]
set_disable_timing sb_0__4_/chanx_right_in[15]
set_disable_timing sb_0__4_/chanx_right_in[16]
set_disable_timing sb_0__4_/chanx_right_out[17]
set_disable_timing sb_0__4_/chanx_right_in[17]
set_disable_timing sb_0__4_/chanx_right_out[18]
set_disable_timing sb_0__4_/chanx_right_in[18]
set_disable_timing sb_0__4_/chanx_right_in[19]
set_disable_timing sb_0__4_/chanx_right_in[20]
set_disable_timing sb_0__4_/chanx_right_out[21]
set_disable_timing sb_0__4_/chanx_right_out[22]
set_disable_timing sb_0__4_/chanx_right_in[23]
set_disable_timing sb_0__4_/chanx_right_out[24]
set_disable_timing sb_0__4_/chanx_right_out[25]
set_disable_timing sb_0__4_/chanx_right_out[26]
set_disable_timing sb_0__4_/chanx_right_out[27]
set_disable_timing sb_0__4_/chanx_right_in[27]
set_disable_timing sb_0__4_/chanx_right_out[28]
set_disable_timing sb_0__4_/chanx_right_out[29]
set_disable_timing sb_0__4_/chanx_right_in[29]
set_disable_timing sb_0__4_/chanx_right_out[30]
set_disable_timing sb_0__4_/chanx_right_out[32]
set_disable_timing sb_0__4_/chany_bottom_in[3]
set_disable_timing sb_0__4_/chany_bottom_in[7]
set_disable_timing sb_0__4_/chany_bottom_out[7]
set_disable_timing sb_0__4_/chany_bottom_in[9]
set_disable_timing sb_0__4_/chany_bottom_in[11]
set_disable_timing sb_0__4_/chany_bottom_out[11]
set_disable_timing sb_0__4_/chany_bottom_in[15]
set_disable_timing sb_0__4_/chany_bottom_out[19]
set_disable_timing sb_0__4_/chany_bottom_in[21]
set_disable_timing sb_0__4_/chany_bottom_out[23]
set_disable_timing sb_0__4_/chany_bottom_in[25]
set_disable_timing sb_0__4_/chany_bottom_in[27]
set_disable_timing sb_0__4_/chany_bottom_out[27]
set_disable_timing sb_0__4_/chany_bottom_in[28]
set_disable_timing sb_0__4_/chany_bottom_out[31]
set_disable_timing sb_0__4_/chany_bottom_in[32]
set_disable_timing sb_0__4_/chany_bottom_out[32]
set_disable_timing sb_0__4_/bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__4_/mux_top_track_0/in[0]
set_disable_timing sb_0__4_/mux_top_track_32/in[0]
set_disable_timing sb_0__4_/mux_top_track_64/in[0]
set_disable_timing sb_0__4_/mux_top_track_0/in[1]
set_disable_timing sb_0__4_/mux_top_track_8/in[0]
set_disable_timing sb_0__4_/mux_top_track_40/in[0]
set_disable_timing sb_0__4_/mux_top_track_8/in[1]
set_disable_timing sb_0__4_/mux_top_track_16/in[0]
set_disable_timing sb_0__4_/mux_top_track_48/in[0]
set_disable_timing sb_0__4_/mux_top_track_16/in[1]
set_disable_timing sb_0__4_/mux_top_track_56/in[0]
set_disable_timing sb_0__4_/mux_top_track_24/in[1]
set_disable_timing sb_0__4_/mux_top_track_32/in[1]
set_disable_timing sb_0__4_/mux_top_track_64/in[1]
set_disable_timing sb_0__4_/mux_top_track_32/in[2]
set_disable_timing sb_0__4_/mux_top_track_40/in[1]
set_disable_timing sb_0__4_/mux_top_track_8/in[2]
set_disable_timing sb_0__4_/mux_top_track_40/in[2]
set_disable_timing sb_0__4_/mux_top_track_48/in[2]
set_disable_timing sb_0__4_/mux_top_track_56/in[1]
set_disable_timing sb_0__4_/mux_bottom_track_1/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_33/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_1/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_41/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_17/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_49/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_17/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_25/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_25/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_33/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_33/in[6]
set_disable_timing sb_0__4_/mux_bottom_track_41/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_9/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_41/in[6]
set_disable_timing sb_0__4_/mux_bottom_track_49/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_17/in[6]
set_disable_timing sb_0__4_/mux_bottom_track_49/in[6]
set_disable_timing sb_0__4_/mux_bottom_track_57/in[5]
set_disable_timing sb_0__4_/mux_right_track_2/in[0]
set_disable_timing sb_0__4_/mux_right_track_4/in[0]
set_disable_timing sb_0__4_/mux_right_track_6/in[0]
set_disable_timing sb_0__4_/mux_right_track_2/in[1]
set_disable_timing sb_0__4_/mux_right_track_8/in[0]
set_disable_timing sb_0__4_/mux_right_track_10/in[0]
set_disable_timing sb_0__4_/mux_right_track_12/in[0]
set_disable_timing sb_0__4_/mux_right_track_4/in[1]
set_disable_timing sb_0__4_/mux_right_track_14/in[0]
set_disable_timing sb_0__4_/mux_right_track_18/in[0]
set_disable_timing sb_0__4_/mux_right_track_6/in[1]
set_disable_timing sb_0__4_/mux_right_track_20/in[0]
set_disable_timing sb_0__4_/mux_right_track_22/in[0]
set_disable_timing sb_0__4_/mux_right_track_24/in[0]
set_disable_timing sb_0__4_/mux_right_track_8/in[1]
set_disable_timing sb_0__4_/mux_right_track_26/in[0]
set_disable_timing sb_0__4_/mux_right_track_28/in[0]
set_disable_timing sb_0__4_/mux_right_track_30/in[0]
set_disable_timing sb_0__4_/mux_right_track_10/in[1]
set_disable_timing sb_0__4_/mux_right_track_34/in[0]
set_disable_timing sb_0__4_/mux_right_track_36/in[0]
set_disable_timing sb_0__4_/mux_right_track_12/in[1]
set_disable_timing sb_0__4_/mux_right_track_40/in[0]
set_disable_timing sb_0__4_/mux_right_track_42/in[0]
set_disable_timing sb_0__4_/mux_right_track_14/in[1]
set_disable_timing sb_0__4_/mux_right_track_44/in[0]
set_disable_timing sb_0__4_/mux_right_track_48/in[0]
set_disable_timing sb_0__4_/mux_right_track_16/in[1]
set_disable_timing sb_0__4_/mux_top_track_64/in[2]
set_disable_timing sb_0__4_/mux_top_track_0/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_0__4_/mux_top_track_8/in[3]
set_disable_timing sb_0__4_/mux_top_track_16/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_33/in[0]
set_disable_timing sb_0__4_/mux_top_track_24/in[2]
set_disable_timing sb_0__4_/mux_top_track_32/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_17/in[0]
set_disable_timing sb_0__4_/mux_top_track_40/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_9/in[0]
set_disable_timing sb_0__4_/mux_top_track_48/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_0__4_/mux_top_track_56/in[2]
set_disable_timing sb_0__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_0__4_/mux_top_track_64/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_0__4_/mux_top_track_0/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_49/in[1]
set_disable_timing sb_0__4_/mux_top_track_8/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_41/in[1]
set_disable_timing sb_0__4_/mux_top_track_16/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_0__4_/mux_top_track_24/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_25/in[1]
set_disable_timing sb_0__4_/mux_top_track_32/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_0__4_/mux_top_track_40/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_9/in[1]
set_disable_timing sb_0__4_/mux_top_track_48/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_1/in[1]
set_disable_timing sb_0__4_/mux_top_track_56/in[3]
set_disable_timing sb_0__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_0__4_/mux_top_track_64/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_0__4_/mux_top_track_0/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_0__4_/mux_top_track_8/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_41/in[2]
set_disable_timing sb_0__4_/mux_top_track_16/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_25/in[2]
set_disable_timing sb_0__4_/mux_top_track_32/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_0__4_/mux_top_track_40/in[5]
set_disable_timing sb_0__4_/mux_top_track_48/in[5]
set_disable_timing sb_0__4_/mux_top_track_56/in[4]
set_disable_timing sb_0__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_0__4_/mux_top_track_64/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_0__4_/mux_top_track_0/in[6]
set_disable_timing sb_0__4_/mux_top_track_8/in[6]
set_disable_timing sb_0__4_/mux_bottom_track_41/in[3]
set_disable_timing sb_0__4_/mux_top_track_16/in[6]
set_disable_timing sb_0__4_/mux_bottom_track_33/in[3]
set_disable_timing sb_0__4_/mux_top_track_24/in[5]
set_disable_timing sb_0__4_/mux_bottom_track_25/in[3]
set_disable_timing sb_0__4_/mux_top_track_32/in[6]
set_disable_timing sb_0__4_/mux_right_track_60/in[0]
set_disable_timing sb_0__4_/mux_right_track_58/in[0]
set_disable_timing sb_0__4_/mux_right_track_62/in[1]
set_disable_timing sb_0__4_/mux_right_track_56/in[0]
set_disable_timing sb_0__4_/mux_right_track_54/in[0]
set_disable_timing sb_0__4_/mux_right_track_52/in[0]
set_disable_timing sb_0__4_/mux_right_track_60/in[1]
set_disable_timing sb_0__4_/mux_right_track_50/in[0]
set_disable_timing sb_0__4_/mux_right_track_48/in[1]
set_disable_timing sb_0__4_/mux_right_track_46/in[1]
set_disable_timing sb_0__4_/mux_right_track_58/in[1]
set_disable_timing sb_0__4_/mux_right_track_44/in[1]
set_disable_timing sb_0__4_/mux_right_track_42/in[1]
set_disable_timing sb_0__4_/mux_right_track_56/in[1]
set_disable_timing sb_0__4_/mux_right_track_38/in[1]
set_disable_timing sb_0__4_/mux_right_track_36/in[1]
set_disable_timing sb_0__4_/mux_right_track_34/in[1]
set_disable_timing sb_0__4_/mux_right_track_54/in[1]
set_disable_timing sb_0__4_/mux_right_track_32/in[1]
set_disable_timing sb_0__4_/mux_right_track_30/in[1]
set_disable_timing sb_0__4_/mux_right_track_28/in[1]
set_disable_timing sb_0__4_/mux_right_track_52/in[1]
set_disable_timing sb_0__4_/mux_right_track_24/in[1]
set_disable_timing sb_0__4_/mux_right_track_22/in[1]
set_disable_timing sb_0__4_/mux_right_track_50/in[1]
set_disable_timing sb_0__4_/mux_right_track_20/in[1]
set_disable_timing sb_0__4_/mux_right_track_18/in[2]
set_disable_timing sb_0__4_/mux_right_track_16/in[2]
set_disable_timing sb_0__4_/mux_right_track_48/in[2]
set_disable_timing sb_0__4_/mux_right_track_46/in[2]
##################################################
# Disable timing for Switch block sb_0__3_
##################################################
set_disable_timing sb_0__5_/chany_top_in[2]
set_disable_timing sb_0__5_/chany_top_in[3]
set_disable_timing sb_0__5_/chany_top_out[5]
set_disable_timing sb_0__5_/chany_top_in[5]
set_disable_timing sb_0__5_/chany_top_in[6]
set_disable_timing sb_0__5_/chany_top_in[7]
set_disable_timing sb_0__5_/chany_top_out[8]
set_disable_timing sb_0__5_/chany_top_in[9]
set_disable_timing sb_0__5_/chany_top_in[10]
set_disable_timing sb_0__5_/chany_top_out[11]
set_disable_timing sb_0__5_/chany_top_in[11]
set_disable_timing sb_0__5_/chany_top_in[15]
set_disable_timing sb_0__5_/chany_top_out[17]
set_disable_timing sb_0__5_/chany_top_in[17]
set_disable_timing sb_0__5_/chany_top_in[18]
set_disable_timing sb_0__5_/chany_top_out[20]
set_disable_timing sb_0__5_/chany_top_out[21]
set_disable_timing sb_0__5_/chany_top_in[21]
set_disable_timing sb_0__5_/chany_top_in[22]
set_disable_timing sb_0__5_/chany_top_out[23]
set_disable_timing sb_0__5_/chany_top_in[25]
set_disable_timing sb_0__5_/chany_top_in[26]
set_disable_timing sb_0__5_/chany_top_out[27]
set_disable_timing sb_0__5_/chany_top_in[27]
set_disable_timing sb_0__5_/chany_top_out[28]
set_disable_timing sb_0__5_/chany_top_out[29]
set_disable_timing sb_0__5_/chany_top_in[29]
set_disable_timing sb_0__5_/chany_top_out[30]
set_disable_timing sb_0__5_/chany_top_in[30]
set_disable_timing sb_0__5_/chany_top_in[31]
set_disable_timing sb_0__5_/chany_top_out[32]
set_disable_timing sb_0__5_/chany_top_in[32]
set_disable_timing sb_0__5_/chanx_right_out[0]
set_disable_timing sb_0__5_/chanx_right_out[1]
set_disable_timing sb_0__5_/chanx_right_out[2]
set_disable_timing sb_0__5_/chanx_right_in[2]
set_disable_timing sb_0__5_/chanx_right_out[3]
set_disable_timing sb_0__5_/chanx_right_out[4]
set_disable_timing sb_0__5_/chanx_right_in[4]
set_disable_timing sb_0__5_/chanx_right_in[5]
set_disable_timing sb_0__5_/chanx_right_out[6]
set_disable_timing sb_0__5_/chanx_right_in[6]
set_disable_timing sb_0__5_/chanx_right_out[7]
set_disable_timing sb_0__5_/chanx_right_in[7]
set_disable_timing sb_0__5_/chanx_right_out[8]
set_disable_timing sb_0__5_/chanx_right_in[8]
set_disable_timing sb_0__5_/chanx_right_out[9]
set_disable_timing sb_0__5_/chanx_right_in[9]
set_disable_timing sb_0__5_/chanx_right_out[10]
set_disable_timing sb_0__5_/chanx_right_in[12]
set_disable_timing sb_0__5_/chanx_right_out[14]
set_disable_timing sb_0__5_/chanx_right_in[14]
set_disable_timing sb_0__5_/chanx_right_out[15]
set_disable_timing sb_0__5_/chanx_right_in[15]
set_disable_timing sb_0__5_/chanx_right_out[16]
set_disable_timing sb_0__5_/chanx_right_out[17]
set_disable_timing sb_0__5_/chanx_right_in[17]
set_disable_timing sb_0__5_/chanx_right_in[18]
set_disable_timing sb_0__5_/chanx_right_out[20]
set_disable_timing sb_0__5_/chanx_right_in[20]
set_disable_timing sb_0__5_/chanx_right_out[21]
set_disable_timing sb_0__5_/chanx_right_out[22]
set_disable_timing sb_0__5_/chanx_right_in[22]
set_disable_timing sb_0__5_/chanx_right_out[23]
set_disable_timing sb_0__5_/chanx_right_out[24]
set_disable_timing sb_0__5_/chanx_right_out[25]
set_disable_timing sb_0__5_/chanx_right_in[25]
set_disable_timing sb_0__5_/chanx_right_out[26]
set_disable_timing sb_0__5_/chanx_right_out[27]
set_disable_timing sb_0__5_/chanx_right_in[27]
set_disable_timing sb_0__5_/chanx_right_out[28]
set_disable_timing sb_0__5_/chanx_right_in[28]
set_disable_timing sb_0__5_/chanx_right_out[29]
set_disable_timing sb_0__5_/chanx_right_out[30]
set_disable_timing sb_0__5_/chanx_right_in[31]
set_disable_timing sb_0__5_/chanx_right_out[32]
set_disable_timing sb_0__5_/chanx_right_in[32]
set_disable_timing sb_0__5_/chany_bottom_out[3]
set_disable_timing sb_0__5_/chany_bottom_in[4]
set_disable_timing sb_0__5_/chany_bottom_out[6]
set_disable_timing sb_0__5_/chany_bottom_out[7]
set_disable_timing sb_0__5_/chany_bottom_in[10]
set_disable_timing sb_0__5_/chany_bottom_out[10]
set_disable_timing sb_0__5_/chany_bottom_out[11]
set_disable_timing sb_0__5_/chany_bottom_in[16]
set_disable_timing sb_0__5_/chany_bottom_out[18]
set_disable_timing sb_0__5_/chany_bottom_out[19]
set_disable_timing sb_0__5_/chany_bottom_in[20]
set_disable_timing sb_0__5_/chany_bottom_in[22]
set_disable_timing sb_0__5_/chany_bottom_out[22]
set_disable_timing sb_0__5_/chany_bottom_out[23]
set_disable_timing sb_0__5_/chany_bottom_in[26]
set_disable_timing sb_0__5_/chany_bottom_out[26]
set_disable_timing sb_0__5_/chany_bottom_out[27]
set_disable_timing sb_0__5_/chany_bottom_in[28]
set_disable_timing sb_0__5_/chany_bottom_in[29]
set_disable_timing sb_0__5_/chany_bottom_out[30]
set_disable_timing sb_0__5_/chany_bottom_out[31]
set_disable_timing sb_0__5_/chany_bottom_in[32]
set_disable_timing sb_0__5_/mux_top_track_0/in[0]
set_disable_timing sb_0__5_/mux_top_track_32/in[0]
set_disable_timing sb_0__5_/mux_top_track_64/in[0]
set_disable_timing sb_0__5_/mux_top_track_8/in[0]
set_disable_timing sb_0__5_/mux_top_track_40/in[0]
set_disable_timing sb_0__5_/mux_top_track_16/in[0]
set_disable_timing sb_0__5_/mux_top_track_48/in[0]
set_disable_timing sb_0__5_/mux_top_track_16/in[1]
set_disable_timing sb_0__5_/mux_top_track_56/in[0]
set_disable_timing sb_0__5_/mux_top_track_24/in[1]
set_disable_timing sb_0__5_/mux_top_track_32/in[1]
set_disable_timing sb_0__5_/mux_top_track_64/in[1]
set_disable_timing sb_0__5_/mux_top_track_0/in[2]
set_disable_timing sb_0__5_/mux_top_track_40/in[1]
set_disable_timing sb_0__5_/mux_top_track_8/in[2]
set_disable_timing sb_0__5_/mux_top_track_40/in[2]
set_disable_timing sb_0__5_/mux_top_track_48/in[1]
set_disable_timing sb_0__5_/mux_top_track_16/in[2]
set_disable_timing sb_0__5_/mux_top_track_48/in[2]
set_disable_timing sb_0__5_/mux_top_track_56/in[1]
set_disable_timing sb_0__5_/mux_bottom_track_33/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_17/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_25/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_25/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_33/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_1/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_33/in[6]
set_disable_timing sb_0__5_/mux_bottom_track_41/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_41/in[6]
set_disable_timing sb_0__5_/mux_bottom_track_49/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_17/in[6]
set_disable_timing sb_0__5_/mux_bottom_track_49/in[6]
set_disable_timing sb_0__5_/mux_bottom_track_57/in[5]
set_disable_timing sb_0__5_/mux_right_track_2/in[0]
set_disable_timing sb_0__5_/mux_right_track_4/in[0]
set_disable_timing sb_0__5_/mux_right_track_6/in[0]
set_disable_timing sb_0__5_/mux_right_track_2/in[1]
set_disable_timing sb_0__5_/mux_right_track_8/in[0]
set_disable_timing sb_0__5_/mux_right_track_10/in[0]
set_disable_timing sb_0__5_/mux_right_track_12/in[0]
set_disable_timing sb_0__5_/mux_right_track_4/in[1]
set_disable_timing sb_0__5_/mux_right_track_14/in[0]
set_disable_timing sb_0__5_/mux_right_track_16/in[0]
set_disable_timing sb_0__5_/mux_right_track_18/in[0]
set_disable_timing sb_0__5_/mux_right_track_6/in[1]
set_disable_timing sb_0__5_/mux_right_track_20/in[0]
set_disable_timing sb_0__5_/mux_right_track_8/in[1]
set_disable_timing sb_0__5_/mux_right_track_26/in[0]
set_disable_timing sb_0__5_/mux_right_track_28/in[0]
set_disable_timing sb_0__5_/mux_right_track_30/in[0]
set_disable_timing sb_0__5_/mux_right_track_32/in[0]
set_disable_timing sb_0__5_/mux_right_track_34/in[0]
set_disable_timing sb_0__5_/mux_right_track_36/in[0]
set_disable_timing sb_0__5_/mux_right_track_12/in[1]
set_disable_timing sb_0__5_/mux_right_track_40/in[0]
set_disable_timing sb_0__5_/mux_right_track_42/in[0]
set_disable_timing sb_0__5_/mux_right_track_14/in[1]
set_disable_timing sb_0__5_/mux_right_track_44/in[0]
set_disable_timing sb_0__5_/mux_right_track_46/in[0]
set_disable_timing sb_0__5_/mux_right_track_48/in[0]
set_disable_timing sb_0__5_/mux_right_track_16/in[1]
set_disable_timing sb_0__5_/mux_right_track_18/in[1]
set_disable_timing sb_0__5_/mux_top_track_64/in[2]
set_disable_timing sb_0__5_/mux_top_track_0/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_49/in[0]
set_disable_timing sb_0__5_/mux_top_track_8/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_0__5_/mux_top_track_16/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_33/in[0]
set_disable_timing sb_0__5_/mux_top_track_24/in[2]
set_disable_timing sb_0__5_/mux_bottom_track_25/in[0]
set_disable_timing sb_0__5_/mux_top_track_32/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_0__5_/mux_top_track_40/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_9/in[0]
set_disable_timing sb_0__5_/mux_top_track_48/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_1/in[0]
set_disable_timing sb_0__5_/mux_top_track_56/in[2]
set_disable_timing sb_0__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_0__5_/mux_top_track_64/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_0__5_/mux_top_track_0/in[4]
set_disable_timing sb_0__5_/mux_top_track_8/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_0__5_/mux_top_track_16/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_33/in[1]
set_disable_timing sb_0__5_/mux_top_track_24/in[3]
set_disable_timing sb_0__5_/mux_top_track_32/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_17/in[1]
set_disable_timing sb_0__5_/mux_top_track_40/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_9/in[1]
set_disable_timing sb_0__5_/mux_bottom_track_1/in[1]
set_disable_timing sb_0__5_/mux_top_track_56/in[3]
set_disable_timing sb_0__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_0__5_/mux_top_track_64/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_57/in[2]
set_disable_timing sb_0__5_/mux_top_track_0/in[5]
set_disable_timing sb_0__5_/mux_top_track_8/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_0__5_/mux_top_track_16/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_33/in[2]
set_disable_timing sb_0__5_/mux_top_track_24/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_0__5_/mux_top_track_32/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_0__5_/mux_top_track_40/in[5]
set_disable_timing sb_0__5_/mux_top_track_48/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_0__5_/mux_top_track_56/in[4]
set_disable_timing sb_0__5_/mux_bottom_track_65/in[2]
set_disable_timing sb_0__5_/mux_top_track_64/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_57/in[3]
set_disable_timing sb_0__5_/mux_top_track_0/in[6]
set_disable_timing sb_0__5_/mux_bottom_track_49/in[3]
set_disable_timing sb_0__5_/mux_top_track_8/in[6]
set_disable_timing sb_0__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_0__5_/mux_top_track_16/in[6]
set_disable_timing sb_0__5_/mux_top_track_24/in[5]
set_disable_timing sb_0__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_0__5_/mux_top_track_32/in[6]
set_disable_timing sb_0__5_/mux_bottom_track_17/in[3]
set_disable_timing sb_0__5_/mux_right_track_60/in[0]
set_disable_timing sb_0__5_/mux_right_track_58/in[0]
set_disable_timing sb_0__5_/mux_right_track_62/in[1]
set_disable_timing sb_0__5_/mux_right_track_56/in[0]
set_disable_timing sb_0__5_/mux_right_track_54/in[0]
set_disable_timing sb_0__5_/mux_right_track_52/in[0]
set_disable_timing sb_0__5_/mux_right_track_60/in[1]
set_disable_timing sb_0__5_/mux_right_track_50/in[0]
set_disable_timing sb_0__5_/mux_right_track_48/in[1]
set_disable_timing sb_0__5_/mux_right_track_46/in[1]
set_disable_timing sb_0__5_/mux_right_track_58/in[1]
set_disable_timing sb_0__5_/mux_right_track_44/in[1]
set_disable_timing sb_0__5_/mux_right_track_42/in[1]
set_disable_timing sb_0__5_/mux_right_track_40/in[1]
set_disable_timing sb_0__5_/mux_right_track_56/in[1]
set_disable_timing sb_0__5_/mux_right_track_38/in[1]
set_disable_timing sb_0__5_/mux_right_track_34/in[1]
set_disable_timing sb_0__5_/mux_right_track_54/in[1]
set_disable_timing sb_0__5_/mux_right_track_32/in[1]
set_disable_timing sb_0__5_/mux_right_track_30/in[1]
set_disable_timing sb_0__5_/mux_right_track_28/in[1]
set_disable_timing sb_0__5_/mux_right_track_52/in[1]
set_disable_timing sb_0__5_/mux_right_track_24/in[1]
set_disable_timing sb_0__5_/mux_right_track_22/in[1]
set_disable_timing sb_0__5_/mux_right_track_50/in[1]
set_disable_timing sb_0__5_/mux_right_track_20/in[1]
set_disable_timing sb_0__5_/mux_right_track_18/in[2]
set_disable_timing sb_0__5_/mux_right_track_16/in[2]
set_disable_timing sb_0__5_/mux_right_track_48/in[2]
set_disable_timing sb_0__5_/mux_right_track_46/in[2]
##################################################
# Disable timing for Switch block sb_0__3_
##################################################
set_disable_timing sb_0__6_/chany_top_out[0]
set_disable_timing sb_0__6_/chany_top_in[1]
set_disable_timing sb_0__6_/chany_top_in[2]
set_disable_timing sb_0__6_/chany_top_in[3]
set_disable_timing sb_0__6_/chany_top_out[4]
set_disable_timing sb_0__6_/chany_top_in[4]
set_disable_timing sb_0__6_/chany_top_in[5]
set_disable_timing sb_0__6_/chany_top_out[6]
set_disable_timing sb_0__6_/chany_top_in[6]
set_disable_timing sb_0__6_/chany_top_in[7]
set_disable_timing sb_0__6_/chany_top_out[8]
set_disable_timing sb_0__6_/chany_top_in[8]
set_disable_timing sb_0__6_/chany_top_out[9]
set_disable_timing sb_0__6_/chany_top_in[9]
set_disable_timing sb_0__6_/chany_top_in[10]
set_disable_timing sb_0__6_/chany_top_in[11]
set_disable_timing sb_0__6_/chany_top_out[12]
set_disable_timing sb_0__6_/chany_top_in[14]
set_disable_timing sb_0__6_/chany_top_in[15]
set_disable_timing sb_0__6_/chany_top_out[16]
set_disable_timing sb_0__6_/chany_top_in[16]
set_disable_timing sb_0__6_/chany_top_in[17]
set_disable_timing sb_0__6_/chany_top_out[18]
set_disable_timing sb_0__6_/chany_top_out[20]
set_disable_timing sb_0__6_/chany_top_in[20]
set_disable_timing sb_0__6_/chany_top_out[21]
set_disable_timing sb_0__6_/chany_top_in[21]
set_disable_timing sb_0__6_/chany_top_out[22]
set_disable_timing sb_0__6_/chany_top_out[24]
set_disable_timing sb_0__6_/chany_top_in[24]
set_disable_timing sb_0__6_/chany_top_in[25]
set_disable_timing sb_0__6_/chany_top_in[26]
set_disable_timing sb_0__6_/chany_top_in[27]
set_disable_timing sb_0__6_/chany_top_out[28]
set_disable_timing sb_0__6_/chany_top_in[28]
set_disable_timing sb_0__6_/chany_top_out[29]
set_disable_timing sb_0__6_/chany_top_in[29]
set_disable_timing sb_0__6_/chany_top_out[30]
set_disable_timing sb_0__6_/chany_top_in[30]
set_disable_timing sb_0__6_/chany_top_out[31]
set_disable_timing sb_0__6_/chany_top_in[32]
set_disable_timing sb_0__6_/chanx_right_out[0]
set_disable_timing sb_0__6_/chanx_right_in[0]
set_disable_timing sb_0__6_/chanx_right_out[1]
set_disable_timing sb_0__6_/chanx_right_out[2]
set_disable_timing sb_0__6_/chanx_right_in[2]
set_disable_timing sb_0__6_/chanx_right_out[3]
set_disable_timing sb_0__6_/chanx_right_in[3]
set_disable_timing sb_0__6_/chanx_right_out[4]
set_disable_timing sb_0__6_/chanx_right_in[4]
set_disable_timing sb_0__6_/chanx_right_in[5]
set_disable_timing sb_0__6_/chanx_right_in[6]
set_disable_timing sb_0__6_/chanx_right_out[7]
set_disable_timing sb_0__6_/chanx_right_in[7]
set_disable_timing sb_0__6_/chanx_right_in[8]
set_disable_timing sb_0__6_/chanx_right_out[9]
set_disable_timing sb_0__6_/chanx_right_in[9]
set_disable_timing sb_0__6_/chanx_right_out[10]
set_disable_timing sb_0__6_/chanx_right_in[10]
set_disable_timing sb_0__6_/chanx_right_out[11]
set_disable_timing sb_0__6_/chanx_right_in[11]
set_disable_timing sb_0__6_/chanx_right_out[12]
set_disable_timing sb_0__6_/chanx_right_in[13]
set_disable_timing sb_0__6_/chanx_right_out[15]
set_disable_timing sb_0__6_/chanx_right_in[15]
set_disable_timing sb_0__6_/chanx_right_out[16]
set_disable_timing sb_0__6_/chanx_right_in[16]
set_disable_timing sb_0__6_/chanx_right_out[17]
set_disable_timing sb_0__6_/chanx_right_in[17]
set_disable_timing sb_0__6_/chanx_right_in[18]
set_disable_timing sb_0__6_/chanx_right_out[19]
set_disable_timing sb_0__6_/chanx_right_in[19]
set_disable_timing sb_0__6_/chanx_right_in[21]
set_disable_timing sb_0__6_/chanx_right_in[22]
set_disable_timing sb_0__6_/chanx_right_out[23]
set_disable_timing sb_0__6_/chanx_right_in[23]
set_disable_timing sb_0__6_/chanx_right_out[25]
set_disable_timing sb_0__6_/chanx_right_in[25]
set_disable_timing sb_0__6_/chanx_right_in[26]
set_disable_timing sb_0__6_/chanx_right_out[27]
set_disable_timing sb_0__6_/chanx_right_in[27]
set_disable_timing sb_0__6_/chanx_right_in[28]
set_disable_timing sb_0__6_/chanx_right_out[29]
set_disable_timing sb_0__6_/chanx_right_in[29]
set_disable_timing sb_0__6_/chanx_right_out[30]
set_disable_timing sb_0__6_/chanx_right_out[32]
set_disable_timing sb_0__6_/chanx_right_in[32]
set_disable_timing sb_0__6_/chany_bottom_out[2]
set_disable_timing sb_0__6_/chany_bottom_out[3]
set_disable_timing sb_0__6_/chany_bottom_in[5]
set_disable_timing sb_0__6_/chany_bottom_out[5]
set_disable_timing sb_0__6_/chany_bottom_out[6]
set_disable_timing sb_0__6_/chany_bottom_out[7]
set_disable_timing sb_0__6_/chany_bottom_in[8]
set_disable_timing sb_0__6_/chany_bottom_out[9]
set_disable_timing sb_0__6_/chany_bottom_out[10]
set_disable_timing sb_0__6_/chany_bottom_in[11]
set_disable_timing sb_0__6_/chany_bottom_out[11]
set_disable_timing sb_0__6_/chany_bottom_out[15]
set_disable_timing sb_0__6_/chany_bottom_in[17]
set_disable_timing sb_0__6_/chany_bottom_out[17]
set_disable_timing sb_0__6_/chany_bottom_out[18]
set_disable_timing sb_0__6_/chany_bottom_in[20]
set_disable_timing sb_0__6_/chany_bottom_in[21]
set_disable_timing sb_0__6_/chany_bottom_out[21]
set_disable_timing sb_0__6_/chany_bottom_out[22]
set_disable_timing sb_0__6_/chany_bottom_in[23]
set_disable_timing sb_0__6_/chany_bottom_out[25]
set_disable_timing sb_0__6_/chany_bottom_out[26]
set_disable_timing sb_0__6_/chany_bottom_in[27]
set_disable_timing sb_0__6_/chany_bottom_out[27]
set_disable_timing sb_0__6_/chany_bottom_in[28]
set_disable_timing sb_0__6_/chany_bottom_in[29]
set_disable_timing sb_0__6_/chany_bottom_out[29]
set_disable_timing sb_0__6_/chany_bottom_in[30]
set_disable_timing sb_0__6_/chany_bottom_out[30]
set_disable_timing sb_0__6_/chany_bottom_out[31]
set_disable_timing sb_0__6_/chany_bottom_in[32]
set_disable_timing sb_0__6_/chany_bottom_out[32]
set_disable_timing sb_0__6_/mux_top_track_0/in[0]
set_disable_timing sb_0__6_/mux_top_track_32/in[0]
set_disable_timing sb_0__6_/mux_top_track_0/in[1]
set_disable_timing sb_0__6_/mux_top_track_8/in[0]
set_disable_timing sb_0__6_/mux_top_track_40/in[0]
set_disable_timing sb_0__6_/mux_top_track_8/in[1]
set_disable_timing sb_0__6_/mux_top_track_16/in[0]
set_disable_timing sb_0__6_/mux_top_track_48/in[0]
set_disable_timing sb_0__6_/mux_top_track_16/in[1]
set_disable_timing sb_0__6_/mux_top_track_24/in[0]
set_disable_timing sb_0__6_/mux_top_track_56/in[0]
set_disable_timing sb_0__6_/mux_top_track_24/in[1]
set_disable_timing sb_0__6_/mux_top_track_32/in[1]
set_disable_timing sb_0__6_/mux_top_track_64/in[1]
set_disable_timing sb_0__6_/mux_top_track_0/in[2]
set_disable_timing sb_0__6_/mux_top_track_32/in[2]
set_disable_timing sb_0__6_/mux_top_track_40/in[1]
set_disable_timing sb_0__6_/mux_top_track_8/in[2]
set_disable_timing sb_0__6_/mux_top_track_40/in[2]
set_disable_timing sb_0__6_/mux_top_track_48/in[1]
set_disable_timing sb_0__6_/mux_top_track_16/in[2]
set_disable_timing sb_0__6_/mux_top_track_48/in[2]
set_disable_timing sb_0__6_/mux_top_track_56/in[1]
set_disable_timing sb_0__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_1/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_9/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_49/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_25/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_33/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_1/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_33/in[6]
set_disable_timing sb_0__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_9/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_41/in[6]
set_disable_timing sb_0__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_0__6_/mux_bottom_track_49/in[6]
set_disable_timing sb_0__6_/mux_right_track_2/in[0]
set_disable_timing sb_0__6_/mux_right_track_4/in[0]
set_disable_timing sb_0__6_/mux_right_track_6/in[0]
set_disable_timing sb_0__6_/mux_right_track_2/in[1]
set_disable_timing sb_0__6_/mux_right_track_8/in[0]
set_disable_timing sb_0__6_/mux_right_track_10/in[0]
set_disable_timing sb_0__6_/mux_right_track_12/in[0]
set_disable_timing sb_0__6_/mux_right_track_4/in[1]
set_disable_timing sb_0__6_/mux_right_track_14/in[0]
set_disable_timing sb_0__6_/mux_right_track_16/in[0]
set_disable_timing sb_0__6_/mux_right_track_18/in[0]
set_disable_timing sb_0__6_/mux_right_track_6/in[1]
set_disable_timing sb_0__6_/mux_right_track_20/in[0]
set_disable_timing sb_0__6_/mux_right_track_22/in[0]
set_disable_timing sb_0__6_/mux_right_track_24/in[0]
set_disable_timing sb_0__6_/mux_right_track_8/in[1]
set_disable_timing sb_0__6_/mux_right_track_26/in[0]
set_disable_timing sb_0__6_/mux_right_track_28/in[0]
set_disable_timing sb_0__6_/mux_right_track_30/in[0]
set_disable_timing sb_0__6_/mux_right_track_32/in[0]
set_disable_timing sb_0__6_/mux_right_track_34/in[0]
set_disable_timing sb_0__6_/mux_right_track_38/in[0]
set_disable_timing sb_0__6_/mux_right_track_40/in[0]
set_disable_timing sb_0__6_/mux_right_track_42/in[0]
set_disable_timing sb_0__6_/mux_right_track_14/in[1]
set_disable_timing sb_0__6_/mux_right_track_44/in[0]
set_disable_timing sb_0__6_/mux_right_track_46/in[0]
set_disable_timing sb_0__6_/mux_right_track_48/in[0]
set_disable_timing sb_0__6_/mux_right_track_18/in[1]
set_disable_timing sb_0__6_/mux_top_track_64/in[2]
set_disable_timing sb_0__6_/mux_bottom_track_57/in[0]
set_disable_timing sb_0__6_/mux_top_track_0/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_49/in[0]
set_disable_timing sb_0__6_/mux_top_track_8/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_41/in[0]
set_disable_timing sb_0__6_/mux_top_track_16/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_0__6_/mux_top_track_24/in[2]
set_disable_timing sb_0__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_0__6_/mux_top_track_32/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_0__6_/mux_top_track_40/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_0__6_/mux_top_track_48/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_0__6_/mux_top_track_56/in[2]
set_disable_timing sb_0__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_0__6_/mux_top_track_64/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_0__6_/mux_top_track_0/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_0__6_/mux_top_track_8/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_0__6_/mux_top_track_16/in[4]
set_disable_timing sb_0__6_/mux_top_track_24/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_0__6_/mux_top_track_32/in[4]
set_disable_timing sb_0__6_/mux_top_track_40/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_0__6_/mux_top_track_48/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_0__6_/mux_top_track_56/in[3]
set_disable_timing sb_0__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_0__6_/mux_top_track_64/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_0__6_/mux_top_track_0/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_0__6_/mux_top_track_8/in[5]
set_disable_timing sb_0__6_/mux_top_track_16/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_0__6_/mux_top_track_24/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_25/in[2]
set_disable_timing sb_0__6_/mux_top_track_32/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_17/in[2]
set_disable_timing sb_0__6_/mux_top_track_40/in[5]
set_disable_timing sb_0__6_/mux_top_track_48/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_0__6_/mux_top_track_56/in[4]
set_disable_timing sb_0__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_0__6_/mux_top_track_64/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_0__6_/mux_top_track_0/in[6]
set_disable_timing sb_0__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_0__6_/mux_top_track_8/in[6]
set_disable_timing sb_0__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_0__6_/mux_top_track_16/in[6]
set_disable_timing sb_0__6_/mux_bottom_track_33/in[3]
set_disable_timing sb_0__6_/mux_top_track_24/in[5]
set_disable_timing sb_0__6_/mux_bottom_track_25/in[3]
set_disable_timing sb_0__6_/mux_top_track_32/in[6]
set_disable_timing sb_0__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_0__6_/mux_right_track_60/in[0]
set_disable_timing sb_0__6_/mux_right_track_58/in[0]
set_disable_timing sb_0__6_/mux_right_track_62/in[1]
set_disable_timing sb_0__6_/mux_right_track_54/in[0]
set_disable_timing sb_0__6_/mux_right_track_60/in[1]
set_disable_timing sb_0__6_/mux_right_track_50/in[0]
set_disable_timing sb_0__6_/mux_right_track_46/in[1]
set_disable_timing sb_0__6_/mux_right_track_58/in[1]
set_disable_timing sb_0__6_/mux_right_track_56/in[1]
set_disable_timing sb_0__6_/mux_right_track_38/in[1]
set_disable_timing sb_0__6_/mux_right_track_36/in[1]
set_disable_timing sb_0__6_/mux_right_track_34/in[1]
set_disable_timing sb_0__6_/mux_right_track_54/in[1]
set_disable_timing sb_0__6_/mux_right_track_32/in[1]
set_disable_timing sb_0__6_/mux_right_track_30/in[1]
set_disable_timing sb_0__6_/mux_right_track_52/in[1]
set_disable_timing sb_0__6_/mux_right_track_24/in[1]
set_disable_timing sb_0__6_/mux_right_track_22/in[1]
set_disable_timing sb_0__6_/mux_right_track_50/in[1]
set_disable_timing sb_0__6_/mux_right_track_20/in[1]
set_disable_timing sb_0__6_/mux_right_track_18/in[2]
set_disable_timing sb_0__6_/mux_right_track_16/in[2]
set_disable_timing sb_0__6_/mux_right_track_48/in[2]
set_disable_timing sb_0__6_/mux_right_track_46/in[2]
##################################################
# Disable timing for Switch block sb_0__7_
##################################################
set_disable_timing sb_0__7_/chanx_right_out[0]
set_disable_timing sb_0__7_/chanx_right_in[0]
set_disable_timing sb_0__7_/chanx_right_out[1]
set_disable_timing sb_0__7_/chanx_right_in[1]
set_disable_timing sb_0__7_/chanx_right_out[2]
set_disable_timing sb_0__7_/chanx_right_in[2]
set_disable_timing sb_0__7_/chanx_right_out[3]
set_disable_timing sb_0__7_/chanx_right_in[3]
set_disable_timing sb_0__7_/chanx_right_out[4]
set_disable_timing sb_0__7_/chanx_right_in[4]
set_disable_timing sb_0__7_/chanx_right_in[5]
set_disable_timing sb_0__7_/chanx_right_out[6]
set_disable_timing sb_0__7_/chanx_right_in[6]
set_disable_timing sb_0__7_/chanx_right_in[7]
set_disable_timing sb_0__7_/chanx_right_out[8]
set_disable_timing sb_0__7_/chanx_right_out[9]
set_disable_timing sb_0__7_/chanx_right_in[9]
set_disable_timing sb_0__7_/chanx_right_out[10]
set_disable_timing sb_0__7_/chanx_right_in[10]
set_disable_timing sb_0__7_/chanx_right_out[11]
set_disable_timing sb_0__7_/chanx_right_in[11]
set_disable_timing sb_0__7_/chanx_right_in[12]
set_disable_timing sb_0__7_/chanx_right_out[13]
set_disable_timing sb_0__7_/chanx_right_in[13]
set_disable_timing sb_0__7_/chanx_right_in[14]
set_disable_timing sb_0__7_/chanx_right_out[15]
set_disable_timing sb_0__7_/chanx_right_in[15]
set_disable_timing sb_0__7_/chanx_right_out[16]
set_disable_timing sb_0__7_/chanx_right_in[16]
set_disable_timing sb_0__7_/chanx_right_out[17]
set_disable_timing sb_0__7_/chanx_right_in[18]
set_disable_timing sb_0__7_/chanx_right_out[19]
set_disable_timing sb_0__7_/chanx_right_in[19]
set_disable_timing sb_0__7_/chanx_right_in[20]
set_disable_timing sb_0__7_/chanx_right_out[21]
set_disable_timing sb_0__7_/chanx_right_in[21]
set_disable_timing sb_0__7_/chanx_right_out[22]
set_disable_timing sb_0__7_/chanx_right_in[22]
set_disable_timing sb_0__7_/chanx_right_out[23]
set_disable_timing sb_0__7_/chanx_right_in[23]
set_disable_timing sb_0__7_/chanx_right_out[24]
set_disable_timing sb_0__7_/chanx_right_in[24]
set_disable_timing sb_0__7_/chanx_right_out[25]
set_disable_timing sb_0__7_/chanx_right_out[26]
set_disable_timing sb_0__7_/chanx_right_in[26]
set_disable_timing sb_0__7_/chanx_right_out[27]
set_disable_timing sb_0__7_/chanx_right_in[27]
set_disable_timing sb_0__7_/chanx_right_out[28]
set_disable_timing sb_0__7_/chanx_right_in[28]
set_disable_timing sb_0__7_/chanx_right_out[29]
set_disable_timing sb_0__7_/chanx_right_in[29]
set_disable_timing sb_0__7_/chanx_right_out[30]
set_disable_timing sb_0__7_/chanx_right_in[30]
set_disable_timing sb_0__7_/chanx_right_out[31]
set_disable_timing sb_0__7_/chanx_right_in[31]
set_disable_timing sb_0__7_/chanx_right_in[32]
set_disable_timing sb_0__7_/chany_bottom_in[0]
set_disable_timing sb_0__7_/chany_bottom_out[1]
set_disable_timing sb_0__7_/chany_bottom_out[2]
set_disable_timing sb_0__7_/chany_bottom_out[3]
set_disable_timing sb_0__7_/chany_bottom_in[4]
set_disable_timing sb_0__7_/chany_bottom_out[4]
set_disable_timing sb_0__7_/chany_bottom_out[5]
set_disable_timing sb_0__7_/chany_bottom_in[6]
set_disable_timing sb_0__7_/chany_bottom_out[6]
set_disable_timing sb_0__7_/chany_bottom_out[7]
set_disable_timing sb_0__7_/chany_bottom_in[8]
set_disable_timing sb_0__7_/chany_bottom_out[8]
set_disable_timing sb_0__7_/chany_bottom_in[9]
set_disable_timing sb_0__7_/chany_bottom_out[9]
set_disable_timing sb_0__7_/chany_bottom_out[10]
set_disable_timing sb_0__7_/chany_bottom_out[11]
set_disable_timing sb_0__7_/chany_bottom_in[12]
set_disable_timing sb_0__7_/chany_bottom_out[14]
set_disable_timing sb_0__7_/chany_bottom_out[15]
set_disable_timing sb_0__7_/chany_bottom_in[16]
set_disable_timing sb_0__7_/chany_bottom_out[16]
set_disable_timing sb_0__7_/chany_bottom_out[17]
set_disable_timing sb_0__7_/chany_bottom_in[18]
set_disable_timing sb_0__7_/chany_bottom_in[20]
set_disable_timing sb_0__7_/chany_bottom_out[20]
set_disable_timing sb_0__7_/chany_bottom_in[21]
set_disable_timing sb_0__7_/chany_bottom_out[21]
set_disable_timing sb_0__7_/chany_bottom_in[22]
set_disable_timing sb_0__7_/chany_bottom_in[24]
set_disable_timing sb_0__7_/chany_bottom_out[24]
set_disable_timing sb_0__7_/chany_bottom_out[25]
set_disable_timing sb_0__7_/chany_bottom_out[26]
set_disable_timing sb_0__7_/chany_bottom_out[27]
set_disable_timing sb_0__7_/chany_bottom_in[28]
set_disable_timing sb_0__7_/chany_bottom_out[28]
set_disable_timing sb_0__7_/chany_bottom_in[29]
set_disable_timing sb_0__7_/chany_bottom_out[29]
set_disable_timing sb_0__7_/chany_bottom_in[30]
set_disable_timing sb_0__7_/chany_bottom_out[30]
set_disable_timing sb_0__7_/chany_bottom_in[31]
set_disable_timing sb_0__7_/chany_bottom_out[32]
set_disable_timing sb_0__7_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_0__7_/right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_0__7_/right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_0__7_/mux_right_track_0/in[0]
set_disable_timing sb_0__7_/mux_right_track_16/in[0]
set_disable_timing sb_0__7_/mux_right_track_32/in[0]
set_disable_timing sb_0__7_/mux_right_track_48/in[0]
set_disable_timing sb_0__7_/mux_right_track_64/in[0]
set_disable_timing sb_0__7_/mux_right_track_0/in[1]
set_disable_timing sb_0__7_/mux_right_track_2/in[0]
set_disable_timing sb_0__7_/mux_right_track_18/in[0]
set_disable_timing sb_0__7_/mux_right_track_34/in[0]
set_disable_timing sb_0__7_/mux_right_track_50/in[0]
set_disable_timing sb_0__7_/mux_right_track_2/in[1]
set_disable_timing sb_0__7_/mux_right_track_4/in[0]
set_disable_timing sb_0__7_/mux_right_track_20/in[0]
set_disable_timing sb_0__7_/mux_right_track_52/in[0]
set_disable_timing sb_0__7_/mux_right_track_4/in[1]
set_disable_timing sb_0__7_/mux_right_track_6/in[0]
set_disable_timing sb_0__7_/mux_right_track_22/in[0]
set_disable_timing sb_0__7_/mux_right_track_38/in[0]
set_disable_timing sb_0__7_/mux_right_track_54/in[0]
set_disable_timing sb_0__7_/mux_right_track_6/in[1]
set_disable_timing sb_0__7_/mux_right_track_8/in[0]
set_disable_timing sb_0__7_/mux_right_track_40/in[0]
set_disable_timing sb_0__7_/mux_right_track_56/in[0]
set_disable_timing sb_0__7_/mux_right_track_8/in[1]
set_disable_timing sb_0__7_/mux_right_track_10/in[0]
set_disable_timing sb_0__7_/mux_right_track_26/in[0]
set_disable_timing sb_0__7_/mux_right_track_42/in[0]
set_disable_timing sb_0__7_/mux_right_track_58/in[0]
set_disable_timing sb_0__7_/mux_right_track_12/in[0]
set_disable_timing sb_0__7_/mux_right_track_28/in[0]
set_disable_timing sb_0__7_/mux_right_track_44/in[0]
set_disable_timing sb_0__7_/mux_right_track_60/in[0]
set_disable_timing sb_0__7_/mux_right_track_12/in[1]
set_disable_timing sb_0__7_/mux_right_track_30/in[0]
set_disable_timing sb_0__7_/mux_right_track_46/in[0]
set_disable_timing sb_0__7_/mux_right_track_62/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_1/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_33/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_49/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_3/in[2]
set_disable_timing sb_0__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_21/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_5/in[2]
set_disable_timing sb_0__7_/mux_bottom_track_7/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_23/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_7/in[2]
set_disable_timing sb_0__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_41/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_9/in[2]
set_disable_timing sb_0__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_11/in[2]
set_disable_timing sb_0__7_/mux_bottom_track_13/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_13/in[2]
set_disable_timing sb_0__7_/mux_bottom_track_15/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_0__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_49/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_39/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_29/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_27/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_1/in[0]
set_disable_timing sb_0__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_0__7_/mux_right_track_62/in[1]
set_disable_timing sb_0__7_/mux_right_track_60/in[1]
set_disable_timing sb_0__7_/mux_right_track_58/in[1]
set_disable_timing sb_0__7_/mux_right_track_56/in[1]
set_disable_timing sb_0__7_/mux_right_track_54/in[1]
set_disable_timing sb_0__7_/mux_right_track_52/in[1]
set_disable_timing sb_0__7_/mux_right_track_50/in[1]
set_disable_timing sb_0__7_/mux_right_track_48/in[1]
set_disable_timing sb_0__7_/mux_right_track_46/in[1]
set_disable_timing sb_0__7_/mux_right_track_44/in[1]
set_disable_timing sb_0__7_/mux_right_track_42/in[1]
set_disable_timing sb_0__7_/mux_right_track_38/in[1]
set_disable_timing sb_0__7_/mux_right_track_36/in[1]
set_disable_timing sb_0__7_/mux_right_track_34/in[1]
set_disable_timing sb_0__7_/mux_right_track_32/in[1]
set_disable_timing sb_0__7_/mux_right_track_30/in[1]
set_disable_timing sb_0__7_/mux_right_track_26/in[1]
set_disable_timing sb_0__7_/mux_right_track_24/in[1]
set_disable_timing sb_0__7_/mux_right_track_22/in[1]
set_disable_timing sb_0__7_/mux_right_track_20/in[1]
set_disable_timing sb_0__7_/mux_right_track_18/in[1]
set_disable_timing sb_0__7_/mux_right_track_16/in[1]
set_disable_timing sb_0__7_/mux_right_track_14/in[1]
set_disable_timing sb_0__7_/mux_right_track_12/in[2]
set_disable_timing sb_0__7_/mux_right_track_10/in[2]
set_disable_timing sb_0__7_/mux_right_track_8/in[2]
set_disable_timing sb_0__7_/mux_right_track_6/in[2]
set_disable_timing sb_0__7_/mux_right_track_4/in[2]
set_disable_timing sb_0__7_/mux_right_track_2/in[2]
set_disable_timing sb_0__7_/mux_right_track_0/in[2]
##################################################
# Disable timing for Switch block sb_1__0_
##################################################
set_disable_timing sb_1__0_/chany_top_out[3]
set_disable_timing sb_1__0_/chany_top_out[4]
set_disable_timing sb_1__0_/chany_top_out[5]
set_disable_timing sb_1__0_/chany_top_out[6]
set_disable_timing sb_1__0_/chany_top_in[7]
set_disable_timing sb_1__0_/chany_top_out[11]
set_disable_timing sb_1__0_/chany_top_out[13]
set_disable_timing sb_1__0_/chany_top_out[14]
set_disable_timing sb_1__0_/chany_top_out[15]
set_disable_timing sb_1__0_/chany_top_out[19]
set_disable_timing sb_1__0_/chany_top_out[20]
set_disable_timing sb_1__0_/chany_top_out[21]
set_disable_timing sb_1__0_/chany_top_out[22]
set_disable_timing sb_1__0_/chany_top_in[22]
set_disable_timing sb_1__0_/chany_top_out[23]
set_disable_timing sb_1__0_/chany_top_out[24]
set_disable_timing sb_1__0_/chany_top_out[25]
set_disable_timing sb_1__0_/chany_top_out[29]
set_disable_timing sb_1__0_/chanx_right_out[1]
set_disable_timing sb_1__0_/chanx_right_out[2]
set_disable_timing sb_1__0_/chanx_right_out[11]
set_disable_timing sb_1__0_/chanx_right_out[15]
set_disable_timing sb_1__0_/chanx_right_out[25]
set_disable_timing sb_1__0_/chanx_right_out[26]
set_disable_timing sb_1__0_/chanx_right_out[30]
set_disable_timing sb_1__0_/chanx_right_out[32]
set_disable_timing sb_1__0_/chanx_left_in[0]
set_disable_timing sb_1__0_/chanx_left_in[1]
set_disable_timing sb_1__0_/chanx_left_in[10]
set_disable_timing sb_1__0_/chanx_left_in[14]
set_disable_timing sb_1__0_/chanx_left_in[19]
set_disable_timing sb_1__0_/chanx_left_in[24]
set_disable_timing sb_1__0_/chanx_left_in[25]
set_disable_timing sb_1__0_/chanx_left_in[27]
set_disable_timing sb_1__0_/chanx_left_in[29]
set_disable_timing sb_1__0_/chanx_left_in[31]
set_disable_timing sb_1__0_/chanx_left_in[32]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_0_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_[0]
set_disable_timing sb_1__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_1__0_/right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_0_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_4_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_8_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_12_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_16_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_20_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_24_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_28_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_32_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_1_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_5_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_9_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_13_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_17_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_21_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_25_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_29_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_33_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_2_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_6_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_10_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_14_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_18_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_22_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_26_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_30_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_34_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_3_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_7_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_11_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_15_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_19_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_23_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_27_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_31_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_ovalid_1_0_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_0_0_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_1_1_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_3_1_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_0_1_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_2_1_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_1_1_[0]
set_disable_timing sb_1__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_3_1_[0]
set_disable_timing sb_1__0_/left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_1__0_/left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_1__0_/left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_1__0_/left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_1__0_/mux_top_track_0/in[0]
set_disable_timing sb_1__0_/mux_top_track_16/in[0]
set_disable_timing sb_1__0_/mux_top_track_32/in[0]
set_disable_timing sb_1__0_/mux_top_track_48/in[0]
set_disable_timing sb_1__0_/mux_top_track_64/in[0]
set_disable_timing sb_1__0_/mux_top_track_0/in[1]
set_disable_timing sb_1__0_/mux_top_track_2/in[0]
set_disable_timing sb_1__0_/mux_top_track_18/in[0]
set_disable_timing sb_1__0_/mux_top_track_34/in[0]
set_disable_timing sb_1__0_/mux_top_track_50/in[0]
set_disable_timing sb_1__0_/mux_top_track_4/in[0]
set_disable_timing sb_1__0_/mux_top_track_26/in[0]
set_disable_timing sb_1__0_/mux_top_track_48/in[1]
set_disable_timing sb_1__0_/mux_top_track_6/in[0]
set_disable_timing sb_1__0_/mux_top_track_28/in[0]
set_disable_timing sb_1__0_/mux_top_track_50/in[1]
set_disable_timing sb_1__0_/mux_top_track_8/in[0]
set_disable_timing sb_1__0_/mux_top_track_30/in[0]
set_disable_timing sb_1__0_/mux_top_track_52/in[0]
set_disable_timing sb_1__0_/mux_top_track_10/in[0]
set_disable_timing sb_1__0_/mux_top_track_32/in[1]
set_disable_timing sb_1__0_/mux_top_track_54/in[0]
set_disable_timing sb_1__0_/mux_top_track_12/in[0]
set_disable_timing sb_1__0_/mux_top_track_34/in[1]
set_disable_timing sb_1__0_/mux_top_track_56/in[0]
set_disable_timing sb_1__0_/mux_top_track_14/in[0]
set_disable_timing sb_1__0_/mux_top_track_36/in[0]
set_disable_timing sb_1__0_/mux_top_track_58/in[0]
set_disable_timing sb_1__0_/mux_top_track_14/in[1]
set_disable_timing sb_1__0_/mux_top_track_16/in[1]
set_disable_timing sb_1__0_/mux_top_track_32/in[2]
set_disable_timing sb_1__0_/mux_top_track_48/in[2]
set_disable_timing sb_1__0_/mux_top_track_64/in[1]
set_disable_timing sb_1__0_/mux_top_track_0/in[2]
set_disable_timing sb_1__0_/mux_top_track_16/in[2]
set_disable_timing sb_1__0_/mux_top_track_18/in[1]
set_disable_timing sb_1__0_/mux_top_track_34/in[2]
set_disable_timing sb_1__0_/mux_top_track_50/in[2]
set_disable_timing sb_1__0_/mux_top_track_2/in[1]
set_disable_timing sb_1__0_/mux_top_track_18/in[2]
set_disable_timing sb_1__0_/mux_top_track_20/in[0]
set_disable_timing sb_1__0_/mux_top_track_36/in[1]
set_disable_timing sb_1__0_/mux_top_track_52/in[1]
set_disable_timing sb_1__0_/mux_top_track_0/in[3]
set_disable_timing sb_1__0_/mux_top_track_22/in[0]
set_disable_timing sb_1__0_/mux_top_track_44/in[0]
set_disable_timing sb_1__0_/mux_top_track_2/in[2]
set_disable_timing sb_1__0_/mux_top_track_24/in[0]
set_disable_timing sb_1__0_/mux_top_track_46/in[0]
set_disable_timing sb_1__0_/mux_top_track_4/in[1]
set_disable_timing sb_1__0_/mux_top_track_26/in[1]
set_disable_timing sb_1__0_/mux_top_track_48/in[3]
set_disable_timing sb_1__0_/mux_top_track_6/in[1]
set_disable_timing sb_1__0_/mux_top_track_28/in[1]
set_disable_timing sb_1__0_/mux_top_track_50/in[3]
set_disable_timing sb_1__0_/mux_top_track_8/in[1]
set_disable_timing sb_1__0_/mux_top_track_30/in[1]
set_disable_timing sb_1__0_/mux_top_track_52/in[2]
set_disable_timing sb_1__0_/mux_top_track_10/in[1]
set_disable_timing sb_1__0_/mux_top_track_32/in[3]
set_disable_timing sb_1__0_/mux_top_track_54/in[1]
set_disable_timing sb_1__0_/mux_top_track_0/in[4]
set_disable_timing sb_1__0_/mux_top_track_16/in[3]
set_disable_timing sb_1__0_/mux_top_track_32/in[4]
set_disable_timing sb_1__0_/mux_top_track_34/in[3]
set_disable_timing sb_1__0_/mux_top_track_50/in[4]
set_disable_timing sb_1__0_/mux_top_track_2/in[3]
set_disable_timing sb_1__0_/mux_top_track_18/in[3]
set_disable_timing sb_1__0_/mux_top_track_34/in[4]
set_disable_timing sb_1__0_/mux_top_track_36/in[2]
set_disable_timing sb_1__0_/mux_top_track_52/in[3]
set_disable_timing sb_1__0_/mux_top_track_4/in[2]
set_disable_timing sb_1__0_/mux_top_track_20/in[1]
set_disable_timing sb_1__0_/mux_top_track_36/in[3]
set_disable_timing sb_1__0_/mux_top_track_38/in[0]
set_disable_timing sb_1__0_/mux_top_track_54/in[2]
set_disable_timing sb_1__0_/mux_top_track_18/in[4]
set_disable_timing sb_1__0_/mux_top_track_40/in[0]
set_disable_timing sb_1__0_/mux_top_track_62/in[0]
set_disable_timing sb_1__0_/mux_top_track_20/in[2]
set_disable_timing sb_1__0_/mux_top_track_42/in[0]
set_disable_timing sb_1__0_/mux_top_track_64/in[2]
set_disable_timing sb_1__0_/mux_top_track_0/in[5]
set_disable_timing sb_1__0_/mux_top_track_22/in[1]
set_disable_timing sb_1__0_/mux_top_track_44/in[1]
set_disable_timing sb_1__0_/mux_top_track_2/in[4]
set_disable_timing sb_1__0_/mux_top_track_24/in[1]
set_disable_timing sb_1__0_/mux_top_track_46/in[1]
set_disable_timing sb_1__0_/mux_top_track_4/in[3]
set_disable_timing sb_1__0_/mux_top_track_26/in[2]
set_disable_timing sb_1__0_/mux_top_track_48/in[4]
set_disable_timing sb_1__0_/mux_top_track_6/in[2]
set_disable_timing sb_1__0_/mux_top_track_28/in[2]
set_disable_timing sb_1__0_/mux_top_track_50/in[5]
set_disable_timing sb_1__0_/mux_top_track_2/in[5]
set_disable_timing sb_1__0_/mux_top_track_18/in[5]
set_disable_timing sb_1__0_/mux_top_track_34/in[5]
set_disable_timing sb_1__0_/mux_top_track_50/in[6]
set_disable_timing sb_1__0_/mux_top_track_52/in[4]
set_disable_timing sb_1__0_/mux_top_track_4/in[4]
set_disable_timing sb_1__0_/mux_top_track_20/in[3]
set_disable_timing sb_1__0_/mux_top_track_36/in[4]
set_disable_timing sb_1__0_/mux_top_track_52/in[5]
set_disable_timing sb_1__0_/mux_top_track_54/in[3]
set_disable_timing sb_1__0_/mux_top_track_6/in[3]
set_disable_timing sb_1__0_/mux_top_track_22/in[2]
set_disable_timing sb_1__0_/mux_top_track_38/in[1]
set_disable_timing sb_1__0_/mux_top_track_54/in[4]
set_disable_timing sb_1__0_/mux_top_track_56/in[1]
set_disable_timing sb_1__0_/mux_top_track_14/in[2]
set_disable_timing sb_1__0_/mux_top_track_36/in[5]
set_disable_timing sb_1__0_/mux_top_track_58/in[1]
set_disable_timing sb_1__0_/mux_top_track_16/in[4]
set_disable_timing sb_1__0_/mux_top_track_38/in[2]
set_disable_timing sb_1__0_/mux_top_track_60/in[0]
set_disable_timing sb_1__0_/mux_top_track_18/in[6]
set_disable_timing sb_1__0_/mux_top_track_40/in[1]
set_disable_timing sb_1__0_/mux_top_track_62/in[1]
set_disable_timing sb_1__0_/mux_top_track_20/in[4]
set_disable_timing sb_1__0_/mux_top_track_42/in[1]
set_disable_timing sb_1__0_/mux_top_track_64/in[3]
set_disable_timing sb_1__0_/mux_top_track_0/in[6]
set_disable_timing sb_1__0_/mux_top_track_22/in[3]
set_disable_timing sb_1__0_/mux_top_track_44/in[2]
set_disable_timing sb_1__0_/mux_top_track_2/in[6]
set_disable_timing sb_1__0_/mux_top_track_24/in[2]
set_disable_timing sb_1__0_/mux_top_track_46/in[2]
set_disable_timing sb_1__0_/mux_top_track_4/in[5]
set_disable_timing sb_1__0_/mux_top_track_20/in[5]
set_disable_timing sb_1__0_/mux_top_track_36/in[6]
set_disable_timing sb_1__0_/mux_top_track_52/in[6]
set_disable_timing sb_1__0_/mux_top_track_4/in[6]
set_disable_timing sb_1__0_/mux_top_track_6/in[4]
set_disable_timing sb_1__0_/mux_top_track_22/in[4]
set_disable_timing sb_1__0_/mux_top_track_38/in[3]
set_disable_timing sb_1__0_/mux_top_track_54/in[5]
set_disable_timing sb_1__0_/mux_top_track_8/in[2]
set_disable_timing sb_1__0_/mux_top_track_30/in[2]
set_disable_timing sb_1__0_/mux_top_track_10/in[2]
set_disable_timing sb_1__0_/mux_top_track_32/in[5]
set_disable_timing sb_1__0_/mux_top_track_12/in[1]
set_disable_timing sb_1__0_/mux_top_track_56/in[2]
set_disable_timing sb_1__0_/mux_top_track_14/in[3]
set_disable_timing sb_1__0_/mux_top_track_58/in[2]
set_disable_timing sb_1__0_/mux_top_track_38/in[4]
set_disable_timing sb_1__0_/mux_top_track_60/in[1]
set_disable_timing sb_1__0_/mux_top_track_40/in[2]
set_disable_timing sb_1__0_/mux_top_track_62/in[2]
set_disable_timing sb_1__0_/mux_top_track_2/in[8]
set_disable_timing sb_1__0_/mux_top_track_18/in[8]
set_disable_timing sb_1__0_/mux_top_track_20/in[6]
set_disable_timing sb_1__0_/mux_top_track_36/in[8]
set_disable_timing sb_1__0_/mux_top_track_52/in[8]
set_disable_timing sb_1__0_/mux_top_track_20/in[7]
set_disable_timing sb_1__0_/mux_top_track_22/in[5]
set_disable_timing sb_1__0_/mux_top_track_38/in[5]
set_disable_timing sb_1__0_/mux_top_track_54/in[7]
set_disable_timing sb_1__0_/mux_top_track_6/in[5]
set_disable_timing sb_1__0_/mux_top_track_22/in[6]
set_disable_timing sb_1__0_/mux_top_track_40/in[3]
set_disable_timing sb_1__0_/mux_top_track_56/in[3]
set_disable_timing sb_1__0_/mux_top_track_8/in[3]
set_disable_timing sb_1__0_/mux_top_track_24/in[4]
set_disable_timing sb_1__0_/mux_top_track_26/in[3]
set_disable_timing sb_1__0_/mux_top_track_42/in[2]
set_disable_timing sb_1__0_/mux_top_track_58/in[3]
set_disable_timing sb_1__0_/mux_top_track_10/in[3]
set_disable_timing sb_1__0_/mux_top_track_26/in[4]
set_disable_timing sb_1__0_/mux_top_track_28/in[3]
set_disable_timing sb_1__0_/mux_top_track_44/in[3]
set_disable_timing sb_1__0_/mux_top_track_12/in[2]
set_disable_timing sb_1__0_/mux_top_track_28/in[4]
set_disable_timing sb_1__0_/mux_top_track_30/in[3]
set_disable_timing sb_1__0_/mux_top_track_46/in[3]
set_disable_timing sb_1__0_/mux_top_track_62/in[3]
set_disable_timing sb_1__0_/mux_top_track_14/in[4]
set_disable_timing sb_1__0_/mux_top_track_30/in[4]
set_disable_timing sb_1__0_/mux_top_track_32/in[6]
set_disable_timing sb_1__0_/mux_top_track_48/in[5]
set_disable_timing sb_1__0_/mux_top_track_64/in[4]
set_disable_timing sb_1__0_/mux_top_track_16/in[6]
set_disable_timing sb_1__0_/mux_top_track_32/in[7]
set_disable_timing sb_1__0_/mux_top_track_34/in[7]
set_disable_timing sb_1__0_/mux_top_track_50/in[7]
set_disable_timing sb_1__0_/mux_top_track_2/in[9]
set_disable_timing sb_1__0_/mux_top_track_18/in[9]
set_disable_timing sb_1__0_/mux_top_track_34/in[8]
set_disable_timing sb_1__0_/mux_top_track_36/in[9]
set_disable_timing sb_1__0_/mux_top_track_52/in[9]
set_disable_timing sb_1__0_/mux_top_track_4/in[8]
set_disable_timing sb_1__0_/mux_top_track_20/in[8]
set_disable_timing sb_1__0_/mux_top_track_36/in[10]
set_disable_timing sb_1__0_/mux_top_track_38/in[6]
set_disable_timing sb_1__0_/mux_top_track_54/in[8]
set_disable_timing sb_1__0_/mux_right_track_0/in[3]
set_disable_timing sb_1__0_/mux_right_track_32/in[4]
set_disable_timing sb_1__0_/mux_right_track_64/in[3]
set_disable_timing sb_1__0_/mux_right_track_0/in[4]
set_disable_timing sb_1__0_/mux_right_track_8/in[4]
set_disable_timing sb_1__0_/mux_right_track_40/in[4]
set_disable_timing sb_1__0_/mux_right_track_8/in[5]
set_disable_timing sb_1__0_/mux_right_track_16/in[4]
set_disable_timing sb_1__0_/mux_right_track_48/in[4]
set_disable_timing sb_1__0_/mux_right_track_16/in[5]
set_disable_timing sb_1__0_/mux_right_track_24/in[4]
set_disable_timing sb_1__0_/mux_right_track_56/in[3]
set_disable_timing sb_1__0_/mux_right_track_24/in[5]
set_disable_timing sb_1__0_/mux_right_track_32/in[5]
set_disable_timing sb_1__0_/mux_right_track_64/in[4]
set_disable_timing sb_1__0_/mux_right_track_0/in[5]
set_disable_timing sb_1__0_/mux_right_track_32/in[6]
set_disable_timing sb_1__0_/mux_right_track_40/in[5]
set_disable_timing sb_1__0_/mux_right_track_8/in[6]
set_disable_timing sb_1__0_/mux_right_track_40/in[6]
set_disable_timing sb_1__0_/mux_right_track_48/in[5]
set_disable_timing sb_1__0_/mux_right_track_16/in[6]
set_disable_timing sb_1__0_/mux_right_track_48/in[6]
set_disable_timing sb_1__0_/mux_right_track_56/in[4]
set_disable_timing sb_1__0_/mux_left_track_1/in[4]
set_disable_timing sb_1__0_/mux_left_track_33/in[4]
set_disable_timing sb_1__0_/mux_left_track_65/in[4]
set_disable_timing sb_1__0_/mux_left_track_1/in[5]
set_disable_timing sb_1__0_/mux_left_track_9/in[3]
set_disable_timing sb_1__0_/mux_left_track_41/in[4]
set_disable_timing sb_1__0_/mux_left_track_9/in[4]
set_disable_timing sb_1__0_/mux_left_track_17/in[3]
set_disable_timing sb_1__0_/mux_left_track_49/in[4]
set_disable_timing sb_1__0_/mux_left_track_25/in[3]
set_disable_timing sb_1__0_/mux_left_track_33/in[5]
set_disable_timing sb_1__0_/mux_left_track_41/in[5]
set_disable_timing sb_1__0_/mux_left_track_49/in[5]
set_disable_timing sb_1__0_/mux_left_track_57/in[4]
set_disable_timing sb_1__0_/mux_left_track_65/in[5]
set_disable_timing sb_1__0_/mux_left_track_1/in[6]
set_disable_timing sb_1__0_/mux_left_track_33/in[6]
set_disable_timing sb_1__0_/mux_left_track_65/in[6]
set_disable_timing sb_1__0_/mux_left_track_1/in[7]
set_disable_timing sb_1__0_/mux_left_track_9/in[5]
set_disable_timing sb_1__0_/mux_left_track_41/in[6]
set_disable_timing sb_1__0_/mux_left_track_9/in[6]
set_disable_timing sb_1__0_/mux_left_track_17/in[4]
set_disable_timing sb_1__0_/mux_left_track_49/in[6]
set_disable_timing sb_1__0_/mux_left_track_25/in[4]
set_disable_timing sb_1__0_/mux_left_track_33/in[7]
set_disable_timing sb_1__0_/mux_left_track_41/in[7]
set_disable_timing sb_1__0_/mux_left_track_49/in[7]
set_disable_timing sb_1__0_/mux_left_track_57/in[5]
set_disable_timing sb_1__0_/mux_left_track_65/in[7]
set_disable_timing sb_1__0_/mux_left_track_1/in[8]
set_disable_timing sb_1__0_/mux_left_track_33/in[8]
set_disable_timing sb_1__0_/mux_left_track_65/in[8]
set_disable_timing sb_1__0_/mux_left_track_1/in[9]
set_disable_timing sb_1__0_/mux_left_track_9/in[7]
set_disable_timing sb_1__0_/mux_left_track_41/in[8]
set_disable_timing sb_1__0_/mux_left_track_9/in[8]
set_disable_timing sb_1__0_/mux_left_track_17/in[5]
set_disable_timing sb_1__0_/mux_left_track_49/in[8]
set_disable_timing sb_1__0_/mux_left_track_25/in[5]
set_disable_timing sb_1__0_/mux_left_track_33/in[9]
set_disable_timing sb_1__0_/mux_left_track_41/in[9]
set_disable_timing sb_1__0_/mux_left_track_49/in[9]
set_disable_timing sb_1__0_/mux_left_track_57/in[6]
set_disable_timing sb_1__0_/mux_left_track_65/in[9]
set_disable_timing sb_1__0_/mux_left_track_1/in[10]
set_disable_timing sb_1__0_/mux_left_track_33/in[10]
set_disable_timing sb_1__0_/mux_left_track_65/in[10]
set_disable_timing sb_1__0_/mux_left_track_1/in[11]
set_disable_timing sb_1__0_/mux_left_track_9/in[9]
set_disable_timing sb_1__0_/mux_left_track_41/in[10]
set_disable_timing sb_1__0_/mux_left_track_17/in[6]
set_disable_timing sb_1__0_/mux_left_track_25/in[6]
set_disable_timing sb_1__0_/mux_left_track_33/in[11]
set_disable_timing sb_1__0_/mux_left_track_41/in[11]
set_disable_timing sb_1__0_/mux_left_track_49/in[10]
set_disable_timing sb_1__0_/mux_left_track_57/in[7]
set_disable_timing sb_1__0_/mux_left_track_25/in[7]
set_disable_timing sb_1__0_/mux_left_track_57/in[8]
set_disable_timing sb_1__0_/mux_left_track_65/in[11]
set_disable_timing sb_1__0_/mux_left_track_33/in[12]
set_disable_timing sb_1__0_/mux_left_track_65/in[12]
set_disable_timing sb_1__0_/mux_left_track_1/in[13]
set_disable_timing sb_1__0_/mux_left_track_9/in[10]
set_disable_timing sb_1__0_/mux_left_track_41/in[12]
set_disable_timing sb_1__0_/mux_left_track_17/in[7]
set_disable_timing sb_1__0_/mux_left_track_25/in[8]
set_disable_timing sb_1__0_/mux_left_track_33/in[13]
set_disable_timing sb_1__0_/mux_left_track_41/in[13]
set_disable_timing sb_1__0_/mux_left_track_49/in[11]
set_disable_timing sb_1__0_/mux_left_track_57/in[9]
set_disable_timing sb_1__0_/mux_left_track_25/in[9]
set_disable_timing sb_1__0_/mux_left_track_57/in[10]
set_disable_timing sb_1__0_/mux_left_track_65/in[13]
set_disable_timing sb_1__0_/mux_left_track_1/in[14]
set_disable_timing sb_1__0_/mux_left_track_33/in[14]
set_disable_timing sb_1__0_/mux_left_track_65/in[14]
set_disable_timing sb_1__0_/mux_left_track_1/in[15]
set_disable_timing sb_1__0_/mux_left_track_9/in[11]
set_disable_timing sb_1__0_/mux_left_track_41/in[14]
set_disable_timing sb_1__0_/mux_left_track_17/in[8]
set_disable_timing sb_1__0_/mux_left_track_25/in[10]
set_disable_timing sb_1__0_/mux_left_track_33/in[15]
set_disable_timing sb_1__0_/mux_left_track_41/in[15]
set_disable_timing sb_1__0_/mux_left_track_49/in[12]
set_disable_timing sb_1__0_/mux_left_track_57/in[11]
set_disable_timing sb_1__0_/mux_left_track_65/in[15]
set_disable_timing sb_1__0_/mux_left_track_1/in[16]
set_disable_timing sb_1__0_/mux_left_track_33/in[16]
set_disable_timing sb_1__0_/mux_left_track_65/in[16]
set_disable_timing sb_1__0_/mux_left_track_1/in[17]
set_disable_timing sb_1__0_/mux_left_track_9/in[12]
set_disable_timing sb_1__0_/mux_left_track_41/in[16]
set_disable_timing sb_1__0_/mux_left_track_9/in[13]
set_disable_timing sb_1__0_/mux_left_track_17/in[9]
set_disable_timing sb_1__0_/mux_left_track_49/in[13]
set_disable_timing sb_1__0_/mux_left_track_17/in[10]
set_disable_timing sb_1__0_/mux_left_track_25/in[11]
set_disable_timing sb_1__0_/mux_left_track_57/in[12]
set_disable_timing sb_1__0_/mux_left_track_25/in[12]
set_disable_timing sb_1__0_/mux_left_track_33/in[17]
set_disable_timing sb_1__0_/mux_left_track_65/in[17]
set_disable_timing sb_1__0_/mux_left_track_1/in[18]
set_disable_timing sb_1__0_/mux_left_track_33/in[18]
set_disable_timing sb_1__0_/mux_left_track_41/in[17]
set_disable_timing sb_1__0_/mux_left_track_9/in[14]
set_disable_timing sb_1__0_/mux_left_track_41/in[18]
set_disable_timing sb_1__0_/mux_left_track_49/in[14]
set_disable_timing sb_1__0_/mux_left_track_17/in[11]
set_disable_timing sb_1__0_/mux_left_track_49/in[15]
set_disable_timing sb_1__0_/mux_left_track_57/in[13]
set_disable_timing sb_1__0_/mux_left_track_1/in[0]
set_disable_timing sb_1__0_/mux_right_track_16/in[0]
set_disable_timing sb_1__0_/mux_left_track_65/in[0]
set_disable_timing sb_1__0_/mux_right_track_24/in[0]
set_disable_timing sb_1__0_/mux_left_track_57/in[0]
set_disable_timing sb_1__0_/mux_right_track_32/in[0]
set_disable_timing sb_1__0_/mux_right_track_40/in[0]
set_disable_timing sb_1__0_/mux_right_track_48/in[0]
set_disable_timing sb_1__0_/mux_left_track_33/in[0]
set_disable_timing sb_1__0_/mux_right_track_56/in[0]
set_disable_timing sb_1__0_/mux_left_track_25/in[0]
set_disable_timing sb_1__0_/mux_right_track_64/in[0]
set_disable_timing sb_1__0_/mux_left_track_17/in[0]
set_disable_timing sb_1__0_/mux_right_track_8/in[1]
set_disable_timing sb_1__0_/mux_left_track_1/in[1]
set_disable_timing sb_1__0_/mux_right_track_24/in[1]
set_disable_timing sb_1__0_/mux_left_track_57/in[1]
set_disable_timing sb_1__0_/mux_left_track_49/in[1]
set_disable_timing sb_1__0_/mux_left_track_41/in[1]
set_disable_timing sb_1__0_/mux_right_track_48/in[1]
set_disable_timing sb_1__0_/mux_left_track_33/in[1]
set_disable_timing sb_1__0_/mux_right_track_56/in[1]
set_disable_timing sb_1__0_/mux_right_track_64/in[1]
set_disable_timing sb_1__0_/mux_right_track_8/in[2]
set_disable_timing sb_1__0_/mux_left_track_1/in[2]
set_disable_timing sb_1__0_/mux_right_track_16/in[2]
set_disable_timing sb_1__0_/mux_left_track_65/in[2]
set_disable_timing sb_1__0_/mux_left_track_57/in[2]
set_disable_timing sb_1__0_/mux_right_track_32/in[2]
set_disable_timing sb_1__0_/mux_left_track_49/in[2]
set_disable_timing sb_1__0_/mux_right_track_40/in[2]
set_disable_timing sb_1__0_/mux_left_track_41/in[2]
set_disable_timing sb_1__0_/mux_left_track_33/in[2]
set_disable_timing sb_1__0_/mux_left_track_25/in[2]
set_disable_timing sb_1__0_/mux_right_track_64/in[2]
set_disable_timing sb_1__0_/mux_left_track_17/in[2]
set_disable_timing sb_1__0_/mux_right_track_0/in[2]
set_disable_timing sb_1__0_/mux_left_track_9/in[2]
set_disable_timing sb_1__0_/mux_right_track_8/in[3]
set_disable_timing sb_1__0_/mux_left_track_1/in[3]
set_disable_timing sb_1__0_/mux_right_track_24/in[3]
set_disable_timing sb_1__0_/mux_right_track_32/in[3]
set_disable_timing sb_1__0_/mux_left_track_49/in[3]
set_disable_timing sb_1__0_/mux_right_track_40/in[3]
set_disable_timing sb_1__0_/mux_left_track_41/in[3]
set_disable_timing sb_1__0_/mux_right_track_48/in[3]
set_disable_timing sb_1__0_/mux_top_track_64/in[5]
set_disable_timing sb_1__0_/mux_top_track_0/in[8]
set_disable_timing sb_1__0_/mux_top_track_2/in[10]
set_disable_timing sb_1__0_/mux_top_track_64/in[6]
set_disable_timing sb_1__0_/mux_top_track_4/in[9]
set_disable_timing sb_1__0_/mux_top_track_6/in[6]
set_disable_timing sb_1__0_/mux_top_track_8/in[4]
set_disable_timing sb_1__0_/mux_top_track_0/in[9]
set_disable_timing sb_1__0_/mux_top_track_10/in[4]
set_disable_timing sb_1__0_/mux_top_track_12/in[3]
set_disable_timing sb_1__0_/mux_top_track_14/in[5]
set_disable_timing sb_1__0_/mux_top_track_2/in[11]
set_disable_timing sb_1__0_/mux_top_track_16/in[7]
set_disable_timing sb_1__0_/mux_top_track_18/in[10]
set_disable_timing sb_1__0_/mux_top_track_20/in[9]
set_disable_timing sb_1__0_/mux_top_track_4/in[10]
set_disable_timing sb_1__0_/mux_top_track_22/in[7]
set_disable_timing sb_1__0_/mux_top_track_24/in[5]
set_disable_timing sb_1__0_/mux_top_track_26/in[5]
set_disable_timing sb_1__0_/mux_top_track_6/in[7]
set_disable_timing sb_1__0_/mux_top_track_28/in[5]
set_disable_timing sb_1__0_/mux_top_track_30/in[5]
set_disable_timing sb_1__0_/mux_top_track_32/in[8]
set_disable_timing sb_1__0_/mux_top_track_8/in[5]
set_disable_timing sb_1__0_/mux_top_track_34/in[9]
set_disable_timing sb_1__0_/mux_top_track_36/in[11]
set_disable_timing sb_1__0_/mux_top_track_38/in[7]
set_disable_timing sb_1__0_/mux_top_track_10/in[5]
set_disable_timing sb_1__0_/mux_top_track_40/in[4]
set_disable_timing sb_1__0_/mux_top_track_42/in[3]
set_disable_timing sb_1__0_/mux_top_track_44/in[4]
set_disable_timing sb_1__0_/mux_top_track_12/in[4]
set_disable_timing sb_1__0_/mux_top_track_0/in[10]
set_disable_timing sb_1__0_/mux_top_track_64/in[7]
set_disable_timing sb_1__0_/mux_top_track_62/in[4]
set_disable_timing sb_1__0_/mux_top_track_0/in[11]
set_disable_timing sb_1__0_/mux_top_track_60/in[3]
set_disable_timing sb_1__0_/mux_top_track_58/in[4]
set_disable_timing sb_1__0_/mux_top_track_56/in[4]
set_disable_timing sb_1__0_/mux_top_track_54/in[9]
set_disable_timing sb_1__0_/mux_top_track_52/in[10]
set_disable_timing sb_1__0_/mux_top_track_50/in[8]
set_disable_timing sb_1__0_/mux_top_track_48/in[6]
set_disable_timing sb_1__0_/mux_top_track_46/in[4]
set_disable_timing sb_1__0_/mux_top_track_44/in[5]
set_disable_timing sb_1__0_/mux_top_track_60/in[4]
set_disable_timing sb_1__0_/mux_top_track_42/in[4]
set_disable_timing sb_1__0_/mux_top_track_40/in[5]
set_disable_timing sb_1__0_/mux_top_track_38/in[8]
set_disable_timing sb_1__0_/mux_top_track_58/in[5]
set_disable_timing sb_1__0_/mux_top_track_36/in[12]
set_disable_timing sb_1__0_/mux_top_track_34/in[10]
set_disable_timing sb_1__0_/mux_top_track_30/in[6]
set_disable_timing sb_1__0_/mux_top_track_28/in[6]
set_disable_timing sb_1__0_/mux_top_track_26/in[6]
set_disable_timing sb_1__0_/mux_top_track_54/in[10]
set_disable_timing sb_1__0_/mux_top_track_24/in[6]
set_disable_timing sb_1__0_/mux_top_track_22/in[8]
set_disable_timing sb_1__0_/mux_top_track_52/in[11]
set_disable_timing sb_1__0_/mux_top_track_50/in[9]
##################################################
# Disable timing for Switch block sb_1__1_
##################################################
set_disable_timing sb_1__1_/chany_top_out[5]
set_disable_timing sb_1__1_/chany_top_out[6]
set_disable_timing sb_1__1_/chany_top_in[6]
set_disable_timing sb_1__1_/chany_top_out[7]
set_disable_timing sb_1__1_/chany_top_in[11]
set_disable_timing sb_1__1_/chany_top_out[14]
set_disable_timing sb_1__1_/chany_top_out[15]
set_disable_timing sb_1__1_/chany_top_out[21]
set_disable_timing sb_1__1_/chany_top_in[21]
set_disable_timing sb_1__1_/chany_top_out[22]
set_disable_timing sb_1__1_/chany_top_out[23]
set_disable_timing sb_1__1_/chany_top_in[23]
set_disable_timing sb_1__1_/chany_top_out[25]
set_disable_timing sb_1__1_/chany_top_out[26]
set_disable_timing sb_1__1_/chany_top_out[30]
set_disable_timing sb_1__1_/chany_top_out[32]
set_disable_timing sb_1__1_/chanx_right_out[0]
set_disable_timing sb_1__1_/chanx_right_out[1]
set_disable_timing sb_1__1_/chanx_right_in[2]
set_disable_timing sb_1__1_/chanx_right_out[7]
set_disable_timing sb_1__1_/chanx_right_in[9]
set_disable_timing sb_1__1_/chanx_right_out[10]
set_disable_timing sb_1__1_/chanx_right_out[13]
set_disable_timing sb_1__1_/chanx_right_out[14]
set_disable_timing sb_1__1_/chanx_right_out[19]
set_disable_timing sb_1__1_/chanx_right_in[20]
set_disable_timing sb_1__1_/chanx_right_in[21]
set_disable_timing sb_1__1_/chanx_right_out[22]
set_disable_timing sb_1__1_/chanx_right_out[23]
set_disable_timing sb_1__1_/chanx_right_out[27]
set_disable_timing sb_1__1_/chanx_right_out[28]
set_disable_timing sb_1__1_/chanx_right_in[29]
set_disable_timing sb_1__1_/chanx_right_out[30]
set_disable_timing sb_1__1_/chanx_right_in[30]
set_disable_timing sb_1__1_/chanx_right_out[31]
set_disable_timing sb_1__1_/chanx_right_in[32]
set_disable_timing sb_1__1_/chany_bottom_in[3]
set_disable_timing sb_1__1_/chany_bottom_in[4]
set_disable_timing sb_1__1_/chany_bottom_in[5]
set_disable_timing sb_1__1_/chany_bottom_in[6]
set_disable_timing sb_1__1_/chany_bottom_out[7]
set_disable_timing sb_1__1_/chany_bottom_in[11]
set_disable_timing sb_1__1_/chany_bottom_in[13]
set_disable_timing sb_1__1_/chany_bottom_in[14]
set_disable_timing sb_1__1_/chany_bottom_in[15]
set_disable_timing sb_1__1_/chany_bottom_in[19]
set_disable_timing sb_1__1_/chany_bottom_in[20]
set_disable_timing sb_1__1_/chany_bottom_in[21]
set_disable_timing sb_1__1_/chany_bottom_in[22]
set_disable_timing sb_1__1_/chany_bottom_out[22]
set_disable_timing sb_1__1_/chany_bottom_in[23]
set_disable_timing sb_1__1_/chany_bottom_in[24]
set_disable_timing sb_1__1_/chany_bottom_in[25]
set_disable_timing sb_1__1_/chany_bottom_in[29]
set_disable_timing sb_1__1_/chanx_left_in[0]
set_disable_timing sb_1__1_/chanx_left_in[3]
set_disable_timing sb_1__1_/chanx_left_out[3]
set_disable_timing sb_1__1_/chanx_left_in[6]
set_disable_timing sb_1__1_/chanx_left_in[7]
set_disable_timing sb_1__1_/chanx_left_in[9]
set_disable_timing sb_1__1_/chanx_left_out[10]
set_disable_timing sb_1__1_/chanx_left_in[12]
set_disable_timing sb_1__1_/chanx_left_in[13]
set_disable_timing sb_1__1_/chanx_left_in[18]
set_disable_timing sb_1__1_/chanx_left_in[19]
set_disable_timing sb_1__1_/chanx_left_in[21]
set_disable_timing sb_1__1_/chanx_left_out[21]
set_disable_timing sb_1__1_/chanx_left_in[22]
set_disable_timing sb_1__1_/chanx_left_out[22]
set_disable_timing sb_1__1_/chanx_left_in[26]
set_disable_timing sb_1__1_/chanx_left_in[27]
set_disable_timing sb_1__1_/chanx_left_in[29]
set_disable_timing sb_1__1_/chanx_left_in[30]
set_disable_timing sb_1__1_/chanx_left_out[30]
set_disable_timing sb_1__1_/chanx_left_out[31]
set_disable_timing sb_1__1_/chanx_left_in[32]
set_disable_timing sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_0_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_[0]
set_disable_timing sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0]
set_disable_timing sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0]
set_disable_timing sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0]
set_disable_timing sb_1__1_/mux_top_track_0/in[0]
set_disable_timing sb_1__1_/mux_top_track_32/in[0]
set_disable_timing sb_1__1_/mux_top_track_64/in[0]
set_disable_timing sb_1__1_/mux_top_track_0/in[1]
set_disable_timing sb_1__1_/mux_top_track_8/in[0]
set_disable_timing sb_1__1_/mux_top_track_40/in[0]
set_disable_timing sb_1__1_/mux_top_track_16/in[0]
set_disable_timing sb_1__1_/mux_top_track_24/in[0]
set_disable_timing sb_1__1_/mux_top_track_32/in[1]
set_disable_timing sb_1__1_/mux_top_track_0/in[2]
set_disable_timing sb_1__1_/mux_top_track_32/in[2]
set_disable_timing sb_1__1_/mux_top_track_40/in[1]
set_disable_timing sb_1__1_/mux_top_track_48/in[0]
set_disable_timing sb_1__1_/mux_top_track_56/in[0]
set_disable_timing sb_1__1_/mux_top_track_64/in[1]
set_disable_timing sb_1__1_/mux_top_track_0/in[3]
set_disable_timing sb_1__1_/mux_right_track_0/in[3]
set_disable_timing sb_1__1_/mux_right_track_32/in[4]
set_disable_timing sb_1__1_/mux_right_track_64/in[3]
set_disable_timing sb_1__1_/mux_right_track_8/in[4]
set_disable_timing sb_1__1_/mux_right_track_16/in[4]
set_disable_timing sb_1__1_/mux_right_track_24/in[4]
set_disable_timing sb_1__1_/mux_right_track_32/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[12]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[13]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[12]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[12]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[13]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[13]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[12]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[12]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[14]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[13]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[13]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[13]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[14]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[14]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[15]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[15]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[14]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[14]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[16]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[14]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[15]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[12]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[15]
set_disable_timing sb_1__1_/mux_left_track_1/in[7]
set_disable_timing sb_1__1_/mux_left_track_33/in[8]
set_disable_timing sb_1__1_/mux_left_track_65/in[7]
set_disable_timing sb_1__1_/mux_left_track_9/in[7]
set_disable_timing sb_1__1_/mux_left_track_17/in[7]
set_disable_timing sb_1__1_/mux_left_track_25/in[7]
set_disable_timing sb_1__1_/mux_left_track_33/in[9]
set_disable_timing sb_1__1_/mux_left_track_1/in[8]
set_disable_timing sb_1__1_/mux_left_track_33/in[10]
set_disable_timing sb_1__1_/mux_left_track_41/in[8]
set_disable_timing sb_1__1_/mux_left_track_9/in[8]
set_disable_timing sb_1__1_/mux_left_track_41/in[9]
set_disable_timing sb_1__1_/mux_left_track_49/in[8]
set_disable_timing sb_1__1_/mux_left_track_17/in[8]
set_disable_timing sb_1__1_/mux_left_track_49/in[9]
set_disable_timing sb_1__1_/mux_left_track_57/in[7]
set_disable_timing sb_1__1_/mux_left_track_65/in[8]
set_disable_timing sb_1__1_/mux_left_track_1/in[9]
set_disable_timing sb_1__1_/mux_left_track_9/in[9]
set_disable_timing sb_1__1_/mux_left_track_17/in[9]
set_disable_timing sb_1__1_/mux_left_track_25/in[8]
set_disable_timing sb_1__1_/mux_left_track_33/in[11]
set_disable_timing sb_1__1_/mux_left_track_1/in[10]
set_disable_timing sb_1__1_/mux_left_track_33/in[12]
set_disable_timing sb_1__1_/mux_left_track_41/in[10]
set_disable_timing sb_1__1_/mux_left_track_9/in[10]
set_disable_timing sb_1__1_/mux_left_track_41/in[11]
set_disable_timing sb_1__1_/mux_left_track_49/in[10]
set_disable_timing sb_1__1_/mux_left_track_57/in[8]
set_disable_timing sb_1__1_/mux_left_track_65/in[9]
set_disable_timing sb_1__1_/mux_left_track_1/in[11]
set_disable_timing sb_1__1_/mux_left_track_9/in[11]
set_disable_timing sb_1__1_/mux_left_track_17/in[10]
set_disable_timing sb_1__1_/mux_left_track_25/in[9]
set_disable_timing sb_1__1_/mux_left_track_25/in[10]
set_disable_timing sb_1__1_/mux_left_track_33/in[13]
set_disable_timing sb_1__1_/mux_left_track_65/in[10]
set_disable_timing sb_1__1_/mux_left_track_1/in[12]
set_disable_timing sb_1__1_/mux_left_track_33/in[14]
set_disable_timing sb_1__1_/mux_left_track_41/in[12]
set_disable_timing sb_1__1_/mux_left_track_9/in[12]
set_disable_timing sb_1__1_/mux_left_track_41/in[13]
set_disable_timing sb_1__1_/mux_left_track_49/in[11]
set_disable_timing sb_1__1_/mux_left_track_57/in[9]
set_disable_timing sb_1__1_/mux_left_track_65/in[11]
set_disable_timing sb_1__1_/mux_left_track_1/in[13]
set_disable_timing sb_1__1_/mux_left_track_9/in[13]
set_disable_timing sb_1__1_/mux_left_track_17/in[11]
set_disable_timing sb_1__1_/mux_left_track_25/in[11]
set_disable_timing sb_1__1_/mux_left_track_25/in[12]
set_disable_timing sb_1__1_/mux_left_track_33/in[15]
set_disable_timing sb_1__1_/mux_left_track_65/in[12]
set_disable_timing sb_1__1_/mux_left_track_1/in[14]
set_disable_timing sb_1__1_/mux_left_track_33/in[16]
set_disable_timing sb_1__1_/mux_left_track_41/in[14]
set_disable_timing sb_1__1_/mux_left_track_9/in[14]
set_disable_timing sb_1__1_/mux_left_track_41/in[15]
set_disable_timing sb_1__1_/mux_left_track_49/in[12]
set_disable_timing sb_1__1_/mux_left_track_57/in[10]
set_disable_timing sb_1__1_/mux_left_track_65/in[13]
set_disable_timing sb_1__1_/mux_left_track_1/in[15]
set_disable_timing sb_1__1_/mux_left_track_9/in[15]
set_disable_timing sb_1__1_/mux_left_track_17/in[12]
set_disable_timing sb_1__1_/mux_left_track_25/in[13]
set_disable_timing sb_1__1_/mux_left_track_25/in[14]
set_disable_timing sb_1__1_/mux_left_track_33/in[17]
set_disable_timing sb_1__1_/mux_left_track_65/in[14]
set_disable_timing sb_1__1_/mux_left_track_1/in[16]
set_disable_timing sb_1__1_/mux_left_track_33/in[18]
set_disable_timing sb_1__1_/mux_left_track_41/in[16]
set_disable_timing sb_1__1_/mux_left_track_9/in[16]
set_disable_timing sb_1__1_/mux_left_track_49/in[13]
set_disable_timing sb_1__1_/mux_left_track_57/in[11]
set_disable_timing sb_1__1_/mux_left_track_65/in[15]
set_disable_timing sb_1__1_/mux_left_track_1/in[17]
set_disable_timing sb_1__1_/mux_left_track_9/in[17]
set_disable_timing sb_1__1_/mux_left_track_17/in[13]
set_disable_timing sb_1__1_/mux_left_track_25/in[15]
set_disable_timing sb_1__1_/mux_left_track_25/in[16]
set_disable_timing sb_1__1_/mux_left_track_33/in[19]
set_disable_timing sb_1__1_/mux_left_track_65/in[16]
set_disable_timing sb_1__1_/mux_left_track_1/in[18]
set_disable_timing sb_1__1_/mux_left_track_33/in[20]
set_disable_timing sb_1__1_/mux_left_track_41/in[18]
set_disable_timing sb_1__1_/mux_left_track_49/in[14]
set_disable_timing sb_1__1_/mux_left_track_57/in[12]
set_disable_timing sb_1__1_/mux_left_track_1/in[19]
set_disable_timing sb_1__1_/mux_left_track_9/in[18]
set_disable_timing sb_1__1_/mux_left_track_17/in[14]
set_disable_timing sb_1__1_/mux_left_track_25/in[17]
set_disable_timing sb_1__1_/mux_left_track_33/in[21]
set_disable_timing sb_1__1_/mux_right_track_8/in[0]
set_disable_timing sb_1__1_/mux_left_track_1/in[0]
set_disable_timing sb_1__1_/mux_right_track_16/in[0]
set_disable_timing sb_1__1_/mux_left_track_65/in[0]
set_disable_timing sb_1__1_/mux_right_track_24/in[0]
set_disable_timing sb_1__1_/mux_left_track_57/in[0]
set_disable_timing sb_1__1_/mux_right_track_8/in[1]
set_disable_timing sb_1__1_/mux_left_track_1/in[1]
set_disable_timing sb_1__1_/mux_right_track_32/in[0]
set_disable_timing sb_1__1_/mux_left_track_49/in[0]
set_disable_timing sb_1__1_/mux_right_track_40/in[0]
set_disable_timing sb_1__1_/mux_left_track_41/in[0]
set_disable_timing sb_1__1_/mux_right_track_48/in[0]
set_disable_timing sb_1__1_/mux_left_track_33/in[0]
set_disable_timing sb_1__1_/mux_right_track_16/in[1]
set_disable_timing sb_1__1_/mux_left_track_65/in[1]
set_disable_timing sb_1__1_/mux_right_track_56/in[0]
set_disable_timing sb_1__1_/mux_left_track_25/in[0]
set_disable_timing sb_1__1_/mux_right_track_64/in[0]
set_disable_timing sb_1__1_/mux_left_track_17/in[0]
set_disable_timing sb_1__1_/mux_right_track_0/in[0]
set_disable_timing sb_1__1_/mux_left_track_9/in[0]
set_disable_timing sb_1__1_/mux_right_track_24/in[1]
set_disable_timing sb_1__1_/mux_left_track_57/in[1]
set_disable_timing sb_1__1_/mux_right_track_8/in[2]
set_disable_timing sb_1__1_/mux_left_track_1/in[2]
set_disable_timing sb_1__1_/mux_right_track_16/in[2]
set_disable_timing sb_1__1_/mux_left_track_65/in[2]
set_disable_timing sb_1__1_/mux_left_track_57/in[2]
set_disable_timing sb_1__1_/mux_right_track_32/in[1]
set_disable_timing sb_1__1_/mux_left_track_49/in[1]
set_disable_timing sb_1__1_/mux_left_track_49/in[2]
set_disable_timing sb_1__1_/mux_left_track_41/in[1]
set_disable_timing sb_1__1_/mux_right_track_48/in[1]
set_disable_timing sb_1__1_/mux_left_track_33/in[1]
set_disable_timing sb_1__1_/mux_left_track_41/in[2]
set_disable_timing sb_1__1_/mux_right_track_56/in[1]
set_disable_timing sb_1__1_/mux_right_track_64/in[1]
set_disable_timing sb_1__1_/mux_left_track_17/in[1]
set_disable_timing sb_1__1_/mux_right_track_0/in[1]
set_disable_timing sb_1__1_/mux_left_track_9/in[1]
set_disable_timing sb_1__1_/mux_right_track_48/in[2]
set_disable_timing sb_1__1_/mux_left_track_33/in[2]
set_disable_timing sb_1__1_/mux_right_track_8/in[3]
set_disable_timing sb_1__1_/mux_left_track_65/in[3]
set_disable_timing sb_1__1_/mux_right_track_24/in[3]
set_disable_timing sb_1__1_/mux_right_track_56/in[2]
set_disable_timing sb_1__1_/mux_left_track_25/in[2]
set_disable_timing sb_1__1_/mux_left_track_49/in[3]
set_disable_timing sb_1__1_/mux_right_track_40/in[3]
set_disable_timing sb_1__1_/mux_left_track_41/in[3]
set_disable_timing sb_1__1_/mux_right_track_64/in[2]
set_disable_timing sb_1__1_/mux_right_track_0/in[2]
set_disable_timing sb_1__1_/mux_top_track_64/in[2]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_1__1_/mux_top_track_0/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[0]
set_disable_timing sb_1__1_/mux_top_track_8/in[1]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[0]
set_disable_timing sb_1__1_/mux_top_track_64/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[1]
set_disable_timing sb_1__1_/mux_top_track_16/in[1]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_1__1_/mux_top_track_32/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[0]
set_disable_timing sb_1__1_/mux_top_track_0/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_1__1_/mux_top_track_40/in[2]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[0]
set_disable_timing sb_1__1_/mux_top_track_48/in[1]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[0]
set_disable_timing sb_1__1_/mux_top_track_56/in[1]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[1]
set_disable_timing sb_1__1_/mux_top_track_64/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[2]
set_disable_timing sb_1__1_/mux_top_track_8/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_1__1_/mux_top_track_16/in[2]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[1]
set_disable_timing sb_1__1_/mux_top_track_16/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_1__1_/mux_top_track_24/in[2]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[1]
set_disable_timing sb_1__1_/mux_top_track_32/in[4]
set_disable_timing sb_1__1_/mux_top_track_24/in[3]
set_disable_timing sb_1__1_/mux_top_track_40/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[1]
set_disable_timing sb_1__1_/mux_top_track_48/in[2]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_1__1_/mux_top_track_56/in[2]
set_disable_timing sb_1__1_/mux_top_track_32/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[2]
set_disable_timing sb_1__1_/mux_top_track_64/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_1__1_/mux_top_track_8/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[3]
set_disable_timing sb_1__1_/mux_top_track_40/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_1__1_/mux_top_track_16/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[3]
set_disable_timing sb_1__1_/mux_top_track_24/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_1__1_/mux_top_track_32/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_1__1_/mux_top_track_48/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[2]
set_disable_timing sb_1__1_/mux_top_track_56/in[3]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[2]
set_disable_timing sb_1__1_/mux_right_track_56/in[3]
set_disable_timing sb_1__1_/mux_left_track_9/in[3]
set_disable_timing sb_1__1_/mux_right_track_48/in[4]
set_disable_timing sb_1__1_/mux_left_track_17/in[3]
set_disable_timing sb_1__1_/mux_right_track_40/in[4]
set_disable_timing sb_1__1_/mux_left_track_25/in[3]
set_disable_timing sb_1__1_/mux_right_track_56/in[4]
set_disable_timing sb_1__1_/mux_left_track_9/in[4]
set_disable_timing sb_1__1_/mux_right_track_32/in[6]
set_disable_timing sb_1__1_/mux_left_track_33/in[4]
set_disable_timing sb_1__1_/mux_right_track_24/in[5]
set_disable_timing sb_1__1_/mux_left_track_41/in[4]
set_disable_timing sb_1__1_/mux_right_track_16/in[5]
set_disable_timing sb_1__1_/mux_left_track_49/in[4]
set_disable_timing sb_1__1_/mux_right_track_48/in[5]
set_disable_timing sb_1__1_/mux_left_track_17/in[4]
set_disable_timing sb_1__1_/mux_right_track_8/in[5]
set_disable_timing sb_1__1_/mux_left_track_57/in[4]
set_disable_timing sb_1__1_/mux_right_track_0/in[4]
set_disable_timing sb_1__1_/mux_left_track_65/in[4]
set_disable_timing sb_1__1_/mux_right_track_64/in[4]
set_disable_timing sb_1__1_/mux_left_track_1/in[4]
set_disable_timing sb_1__1_/mux_right_track_40/in[5]
set_disable_timing sb_1__1_/mux_left_track_25/in[4]
set_disable_timing sb_1__1_/mux_right_track_56/in[5]
set_disable_timing sb_1__1_/mux_left_track_9/in[5]
set_disable_timing sb_1__1_/mux_right_track_48/in[6]
set_disable_timing sb_1__1_/mux_left_track_17/in[5]
set_disable_timing sb_1__1_/mux_right_track_40/in[6]
set_disable_timing sb_1__1_/mux_left_track_25/in[5]
set_disable_timing sb_1__1_/mux_right_track_32/in[7]
set_disable_timing sb_1__1_/mux_left_track_33/in[5]
set_disable_timing sb_1__1_/mux_right_track_32/in[8]
set_disable_timing sb_1__1_/mux_left_track_33/in[6]
set_disable_timing sb_1__1_/mux_right_track_24/in[6]
set_disable_timing sb_1__1_/mux_left_track_41/in[5]
set_disable_timing sb_1__1_/mux_right_track_16/in[6]
set_disable_timing sb_1__1_/mux_right_track_24/in[7]
set_disable_timing sb_1__1_/mux_left_track_41/in[6]
set_disable_timing sb_1__1_/mux_right_track_8/in[6]
set_disable_timing sb_1__1_/mux_left_track_57/in[5]
set_disable_timing sb_1__1_/mux_right_track_0/in[5]
set_disable_timing sb_1__1_/mux_left_track_65/in[5]
set_disable_timing sb_1__1_/mux_right_track_64/in[5]
set_disable_timing sb_1__1_/mux_left_track_1/in[5]
set_disable_timing sb_1__1_/mux_right_track_16/in[7]
set_disable_timing sb_1__1_/mux_left_track_49/in[6]
set_disable_timing sb_1__1_/mux_right_track_56/in[6]
set_disable_timing sb_1__1_/mux_left_track_9/in[6]
set_disable_timing sb_1__1_/mux_right_track_48/in[7]
set_disable_timing sb_1__1_/mux_left_track_17/in[6]
set_disable_timing sb_1__1_/mux_right_track_40/in[7]
set_disable_timing sb_1__1_/mux_left_track_25/in[6]
set_disable_timing sb_1__1_/mux_left_track_57/in[6]
set_disable_timing sb_1__1_/mux_right_track_32/in[9]
set_disable_timing sb_1__1_/mux_left_track_33/in[7]
set_disable_timing sb_1__1_/mux_right_track_24/in[8]
set_disable_timing sb_1__1_/mux_left_track_41/in[7]
set_disable_timing sb_1__1_/mux_right_track_16/in[8]
set_disable_timing sb_1__1_/mux_left_track_49/in[7]
set_disable_timing sb_1__1_/mux_right_track_0/in[6]
set_disable_timing sb_1__1_/mux_left_track_65/in[6]
set_disable_timing sb_1__1_/mux_left_track_1/in[6]
set_disable_timing sb_1__1_/mux_top_track_0/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[15]
set_disable_timing sb_1__1_/mux_top_track_64/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[15]
set_disable_timing sb_1__1_/mux_top_track_56/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[11]
set_disable_timing sb_1__1_/mux_top_track_0/in[9]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[16]
set_disable_timing sb_1__1_/mux_top_track_48/in[4]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[13]
set_disable_timing sb_1__1_/mux_top_track_40/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[16]
set_disable_timing sb_1__1_/mux_top_track_32/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[17]
set_disable_timing sb_1__1_/mux_top_track_64/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[16]
set_disable_timing sb_1__1_/mux_top_track_24/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[16]
set_disable_timing sb_1__1_/mux_top_track_16/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[13]
set_disable_timing sb_1__1_/mux_top_track_8/in[5]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[16]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[12]
set_disable_timing sb_1__1_/mux_top_track_0/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[17]
set_disable_timing sb_1__1_/mux_top_track_64/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_1/in[17]
set_disable_timing sb_1__1_/mux_top_track_56/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[14]
set_disable_timing sb_1__1_/mux_top_track_48/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[15]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[17]
set_disable_timing sb_1__1_/mux_top_track_32/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[18]
set_disable_timing sb_1__1_/mux_top_track_40/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[18]
set_disable_timing sb_1__1_/mux_top_track_24/in[6]
set_disable_timing sb_1__1_/mux_top_track_16/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[14]
set_disable_timing sb_1__1_/mux_top_track_8/in[6]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[17]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[19]
set_disable_timing sb_1__1_/mux_top_track_0/in[11]
set_disable_timing sb_1__1_/mux_bottom_track_65/in[18]
set_disable_timing sb_1__1_/mux_top_track_64/in[9]
set_disable_timing sb_1__1_/mux_top_track_56/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_9/in[14]
set_disable_timing sb_1__1_/mux_top_track_24/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_41/in[18]
set_disable_timing sb_1__1_/mux_top_track_48/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_17/in[16]
set_disable_timing sb_1__1_/mux_top_track_40/in[8]
set_disable_timing sb_1__1_/mux_bottom_track_25/in[19]
set_disable_timing sb_1__1_/mux_top_track_32/in[10]
set_disable_timing sb_1__1_/mux_bottom_track_33/in[20]
set_disable_timing sb_1__1_/mux_bottom_track_49/in[15]
set_disable_timing sb_1__1_/mux_top_track_8/in[7]
set_disable_timing sb_1__1_/mux_bottom_track_57/in[18]
##################################################
# Disable timing for Switch block sb_1__2_
##################################################
set_disable_timing sb_1__2_/chany_top_in[3]
set_disable_timing sb_1__2_/chany_top_out[4]
set_disable_timing sb_1__2_/chany_top_in[5]
set_disable_timing sb_1__2_/chany_top_out[6]
set_disable_timing sb_1__2_/chany_top_out[7]
set_disable_timing sb_1__2_/chany_top_in[10]
set_disable_timing sb_1__2_/chany_top_in[11]
set_disable_timing sb_1__2_/chany_top_out[12]
set_disable_timing sb_1__2_/chany_top_out[15]
set_disable_timing sb_1__2_/chany_top_in[15]
set_disable_timing sb_1__2_/chany_top_out[16]
set_disable_timing sb_1__2_/chany_top_out[20]
set_disable_timing sb_1__2_/chany_top_in[20]
set_disable_timing sb_1__2_/chany_top_out[22]
set_disable_timing sb_1__2_/chany_top_in[22]
set_disable_timing sb_1__2_/chany_top_out[23]
set_disable_timing sb_1__2_/chany_top_in[23]
set_disable_timing sb_1__2_/chany_top_out[26]
set_disable_timing sb_1__2_/chany_top_out[27]
set_disable_timing sb_1__2_/chany_top_out[31]
set_disable_timing sb_1__2_/chany_top_in[32]
set_disable_timing sb_1__2_/chanx_right_out[1]
set_disable_timing sb_1__2_/chanx_right_out[3]
set_disable_timing sb_1__2_/chanx_right_out[5]
set_disable_timing sb_1__2_/chanx_right_out[6]
set_disable_timing sb_1__2_/chanx_right_out[7]
set_disable_timing sb_1__2_/chanx_right_out[9]
set_disable_timing sb_1__2_/chanx_right_in[10]
set_disable_timing sb_1__2_/chanx_right_out[11]
set_disable_timing sb_1__2_/chanx_right_out[13]
set_disable_timing sb_1__2_/chanx_right_out[15]
set_disable_timing sb_1__2_/chanx_right_out[17]
set_disable_timing sb_1__2_/chanx_right_out[19]
set_disable_timing sb_1__2_/chanx_right_in[19]
set_disable_timing sb_1__2_/chanx_right_in[21]
set_disable_timing sb_1__2_/chanx_right_out[22]
set_disable_timing sb_1__2_/chanx_right_out[23]
set_disable_timing sb_1__2_/chanx_right_out[25]
set_disable_timing sb_1__2_/chanx_right_in[26]
set_disable_timing sb_1__2_/chanx_right_out[29]
set_disable_timing sb_1__2_/chanx_right_in[29]
set_disable_timing sb_1__2_/chanx_right_out[30]
set_disable_timing sb_1__2_/chanx_right_in[30]
set_disable_timing sb_1__2_/chanx_right_out[31]
set_disable_timing sb_1__2_/chanx_right_in[32]
set_disable_timing sb_1__2_/chany_bottom_in[5]
set_disable_timing sb_1__2_/chany_bottom_in[6]
set_disable_timing sb_1__2_/chany_bottom_out[6]
set_disable_timing sb_1__2_/chany_bottom_in[7]
set_disable_timing sb_1__2_/chany_bottom_out[11]
set_disable_timing sb_1__2_/chany_bottom_in[14]
set_disable_timing sb_1__2_/chany_bottom_in[15]
set_disable_timing sb_1__2_/chany_bottom_in[21]
set_disable_timing sb_1__2_/chany_bottom_out[21]
set_disable_timing sb_1__2_/chany_bottom_in[22]
set_disable_timing sb_1__2_/chany_bottom_in[23]
set_disable_timing sb_1__2_/chany_bottom_out[23]
set_disable_timing sb_1__2_/chany_bottom_in[25]
set_disable_timing sb_1__2_/chany_bottom_in[26]
set_disable_timing sb_1__2_/chany_bottom_in[30]
set_disable_timing sb_1__2_/chany_bottom_in[32]
set_disable_timing sb_1__2_/chanx_left_in[0]
set_disable_timing sb_1__2_/chanx_left_out[0]
set_disable_timing sb_1__2_/chanx_left_in[2]
set_disable_timing sb_1__2_/chanx_left_in[4]
set_disable_timing sb_1__2_/chanx_left_in[5]
set_disable_timing sb_1__2_/chanx_left_in[6]
set_disable_timing sb_1__2_/chanx_left_in[7]
set_disable_timing sb_1__2_/chanx_left_in[8]
set_disable_timing sb_1__2_/chanx_left_in[10]
set_disable_timing sb_1__2_/chanx_left_in[11]
set_disable_timing sb_1__2_/chanx_left_out[11]
set_disable_timing sb_1__2_/chanx_left_in[12]
set_disable_timing sb_1__2_/chanx_left_in[14]
set_disable_timing sb_1__2_/chanx_left_in[15]
set_disable_timing sb_1__2_/chanx_left_in[16]
set_disable_timing sb_1__2_/chanx_left_out[16]
set_disable_timing sb_1__2_/chanx_left_in[18]
set_disable_timing sb_1__2_/chanx_left_out[20]
set_disable_timing sb_1__2_/chanx_left_in[21]
set_disable_timing sb_1__2_/chanx_left_in[22]
set_disable_timing sb_1__2_/chanx_left_out[22]
set_disable_timing sb_1__2_/chanx_left_in[24]
set_disable_timing sb_1__2_/chanx_left_in[27]
set_disable_timing sb_1__2_/chanx_left_out[27]
set_disable_timing sb_1__2_/chanx_left_in[28]
set_disable_timing sb_1__2_/chanx_left_in[29]
set_disable_timing sb_1__2_/chanx_left_in[30]
set_disable_timing sb_1__2_/chanx_left_out[30]
set_disable_timing sb_1__2_/chanx_left_in[31]
set_disable_timing sb_1__2_/chanx_left_out[31]
set_disable_timing sb_1__2_/chanx_left_in[32]
set_disable_timing sb_1__2_/chanx_left_out[32]
set_disable_timing sb_1__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_1__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_1__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_1__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_1__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_1__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_1__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_1__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_1__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_1__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_1__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_1__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_1__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_1__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_1__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_1__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_1__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_1__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_1__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_1__2_/mux_right_track_0/in[3]
set_disable_timing sb_1__2_/mux_right_track_32/in[4]
set_disable_timing sb_1__2_/mux_right_track_64/in[3]
set_disable_timing sb_1__2_/mux_right_track_0/in[4]
set_disable_timing sb_1__2_/mux_right_track_8/in[4]
set_disable_timing sb_1__2_/mux_right_track_40/in[4]
set_disable_timing sb_1__2_/mux_right_track_16/in[4]
set_disable_timing sb_1__2_/mux_right_track_24/in[4]
set_disable_timing sb_1__2_/mux_right_track_32/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_1__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_1__2_/mux_left_track_1/in[7]
set_disable_timing sb_1__2_/mux_left_track_33/in[8]
set_disable_timing sb_1__2_/mux_left_track_65/in[7]
set_disable_timing sb_1__2_/mux_left_track_1/in[8]
set_disable_timing sb_1__2_/mux_left_track_9/in[7]
set_disable_timing sb_1__2_/mux_left_track_41/in[8]
set_disable_timing sb_1__2_/mux_left_track_17/in[7]
set_disable_timing sb_1__2_/mux_left_track_25/in[7]
set_disable_timing sb_1__2_/mux_left_track_33/in[9]
set_disable_timing sb_1__2_/mux_right_track_8/in[0]
set_disable_timing sb_1__2_/mux_left_track_1/in[0]
set_disable_timing sb_1__2_/mux_right_track_16/in[0]
set_disable_timing sb_1__2_/mux_left_track_65/in[0]
set_disable_timing sb_1__2_/mux_right_track_24/in[0]
set_disable_timing sb_1__2_/mux_left_track_57/in[0]
set_disable_timing sb_1__2_/mux_right_track_8/in[1]
set_disable_timing sb_1__2_/mux_left_track_1/in[1]
set_disable_timing sb_1__2_/mux_right_track_32/in[0]
set_disable_timing sb_1__2_/mux_left_track_49/in[0]
set_disable_timing sb_1__2_/mux_right_track_40/in[0]
set_disable_timing sb_1__2_/mux_left_track_41/in[0]
set_disable_timing sb_1__2_/mux_left_track_33/in[0]
set_disable_timing sb_1__2_/mux_right_track_16/in[1]
set_disable_timing sb_1__2_/mux_left_track_65/in[1]
set_disable_timing sb_1__2_/mux_left_track_25/in[0]
set_disable_timing sb_1__2_/mux_right_track_64/in[0]
set_disable_timing sb_1__2_/mux_left_track_17/in[0]
set_disable_timing sb_1__2_/mux_right_track_0/in[0]
set_disable_timing sb_1__2_/mux_left_track_9/in[0]
set_disable_timing sb_1__2_/mux_right_track_24/in[1]
set_disable_timing sb_1__2_/mux_left_track_57/in[1]
set_disable_timing sb_1__2_/mux_right_track_8/in[2]
set_disable_timing sb_1__2_/mux_left_track_1/in[2]
set_disable_timing sb_1__2_/mux_left_track_65/in[2]
set_disable_timing sb_1__2_/mux_right_track_24/in[2]
set_disable_timing sb_1__2_/mux_left_track_57/in[2]
set_disable_timing sb_1__2_/mux_right_track_32/in[1]
set_disable_timing sb_1__2_/mux_left_track_49/in[1]
set_disable_timing sb_1__2_/mux_right_track_32/in[2]
set_disable_timing sb_1__2_/mux_left_track_49/in[2]
set_disable_timing sb_1__2_/mux_right_track_40/in[1]
set_disable_timing sb_1__2_/mux_left_track_41/in[1]
set_disable_timing sb_1__2_/mux_left_track_33/in[1]
set_disable_timing sb_1__2_/mux_right_track_40/in[2]
set_disable_timing sb_1__2_/mux_left_track_41/in[2]
set_disable_timing sb_1__2_/mux_right_track_56/in[1]
set_disable_timing sb_1__2_/mux_left_track_25/in[1]
set_disable_timing sb_1__2_/mux_right_track_64/in[1]
set_disable_timing sb_1__2_/mux_left_track_17/in[1]
set_disable_timing sb_1__2_/mux_right_track_0/in[1]
set_disable_timing sb_1__2_/mux_left_track_9/in[1]
set_disable_timing sb_1__2_/mux_right_track_48/in[2]
set_disable_timing sb_1__2_/mux_left_track_33/in[2]
set_disable_timing sb_1__2_/mux_right_track_8/in[3]
set_disable_timing sb_1__2_/mux_left_track_1/in[3]
set_disable_timing sb_1__2_/mux_right_track_16/in[3]
set_disable_timing sb_1__2_/mux_left_track_65/in[3]
set_disable_timing sb_1__2_/mux_right_track_24/in[3]
set_disable_timing sb_1__2_/mux_left_track_57/in[3]
set_disable_timing sb_1__2_/mux_right_track_56/in[2]
set_disable_timing sb_1__2_/mux_left_track_25/in[2]
set_disable_timing sb_1__2_/mux_right_track_32/in[3]
set_disable_timing sb_1__2_/mux_left_track_49/in[3]
set_disable_timing sb_1__2_/mux_right_track_40/in[3]
set_disable_timing sb_1__2_/mux_left_track_41/in[3]
set_disable_timing sb_1__2_/mux_right_track_48/in[3]
set_disable_timing sb_1__2_/mux_left_track_33/in[3]
set_disable_timing sb_1__2_/mux_right_track_64/in[2]
set_disable_timing sb_1__2_/mux_right_track_0/in[2]
set_disable_timing sb_1__2_/mux_left_track_9/in[2]
set_disable_timing sb_1__2_/mux_top_track_0/in[0]
set_disable_timing sb_1__2_/mux_bottom_track_49/in[0]
set_disable_timing sb_1__2_/mux_top_track_8/in[0]
set_disable_timing sb_1__2_/mux_top_track_16/in[0]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[0]
set_disable_timing sb_1__2_/mux_top_track_24/in[0]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[0]
set_disable_timing sb_1__2_/mux_top_track_32/in[0]
set_disable_timing sb_1__2_/mux_top_track_0/in[1]
set_disable_timing sb_1__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_1__2_/mux_top_track_40/in[0]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[0]
set_disable_timing sb_1__2_/mux_top_track_48/in[0]
set_disable_timing sb_1__2_/mux_top_track_56/in[0]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_1__2_/mux_top_track_8/in[1]
set_disable_timing sb_1__2_/mux_top_track_64/in[2]
set_disable_timing sb_1__2_/mux_bottom_track_57/in[2]
set_disable_timing sb_1__2_/mux_top_track_0/in[2]
set_disable_timing sb_1__2_/mux_bottom_track_49/in[2]
set_disable_timing sb_1__2_/mux_top_track_8/in[2]
set_disable_timing sb_1__2_/mux_bottom_track_41/in[2]
set_disable_timing sb_1__2_/mux_top_track_16/in[1]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[2]
set_disable_timing sb_1__2_/mux_top_track_24/in[1]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_1__2_/mux_top_track_32/in[1]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[1]
set_disable_timing sb_1__2_/mux_top_track_24/in[2]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[2]
set_disable_timing sb_1__2_/mux_top_track_40/in[1]
set_disable_timing sb_1__2_/mux_top_track_48/in[1]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_1__2_/mux_top_track_56/in[1]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[1]
set_disable_timing sb_1__2_/mux_top_track_32/in[2]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[2]
set_disable_timing sb_1__2_/mux_top_track_64/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_57/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_49/in[3]
set_disable_timing sb_1__2_/mux_top_track_8/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_41/in[3]
set_disable_timing sb_1__2_/mux_top_track_40/in[2]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[2]
set_disable_timing sb_1__2_/mux_top_track_16/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[3]
set_disable_timing sb_1__2_/mux_top_track_24/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[3]
set_disable_timing sb_1__2_/mux_top_track_32/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[2]
set_disable_timing sb_1__2_/mux_top_track_56/in[2]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[2]
set_disable_timing sb_1__2_/mux_left_track_9/in[3]
set_disable_timing sb_1__2_/mux_right_track_48/in[4]
set_disable_timing sb_1__2_/mux_left_track_17/in[3]
set_disable_timing sb_1__2_/mux_left_track_25/in[3]
set_disable_timing sb_1__2_/mux_right_track_56/in[4]
set_disable_timing sb_1__2_/mux_right_track_32/in[6]
set_disable_timing sb_1__2_/mux_left_track_33/in[4]
set_disable_timing sb_1__2_/mux_right_track_24/in[5]
set_disable_timing sb_1__2_/mux_left_track_41/in[4]
set_disable_timing sb_1__2_/mux_right_track_16/in[5]
set_disable_timing sb_1__2_/mux_left_track_49/in[4]
set_disable_timing sb_1__2_/mux_right_track_48/in[5]
set_disable_timing sb_1__2_/mux_left_track_17/in[4]
set_disable_timing sb_1__2_/mux_right_track_8/in[5]
set_disable_timing sb_1__2_/mux_left_track_57/in[4]
set_disable_timing sb_1__2_/mux_right_track_0/in[5]
set_disable_timing sb_1__2_/mux_left_track_65/in[4]
set_disable_timing sb_1__2_/mux_left_track_1/in[4]
set_disable_timing sb_1__2_/mux_right_track_40/in[6]
set_disable_timing sb_1__2_/mux_left_track_9/in[5]
set_disable_timing sb_1__2_/mux_right_track_48/in[6]
set_disable_timing sb_1__2_/mux_left_track_17/in[5]
set_disable_timing sb_1__2_/mux_right_track_40/in[7]
set_disable_timing sb_1__2_/mux_left_track_25/in[5]
set_disable_timing sb_1__2_/mux_right_track_32/in[7]
set_disable_timing sb_1__2_/mux_left_track_33/in[5]
set_disable_timing sb_1__2_/mux_left_track_33/in[6]
set_disable_timing sb_1__2_/mux_left_track_41/in[5]
set_disable_timing sb_1__2_/mux_right_track_16/in[6]
set_disable_timing sb_1__2_/mux_right_track_24/in[7]
set_disable_timing sb_1__2_/mux_left_track_41/in[6]
set_disable_timing sb_1__2_/mux_right_track_8/in[6]
set_disable_timing sb_1__2_/mux_right_track_0/in[6]
set_disable_timing sb_1__2_/mux_left_track_65/in[5]
set_disable_timing sb_1__2_/mux_right_track_64/in[5]
set_disable_timing sb_1__2_/mux_left_track_1/in[5]
set_disable_timing sb_1__2_/mux_right_track_16/in[7]
set_disable_timing sb_1__2_/mux_left_track_49/in[6]
set_disable_timing sb_1__2_/mux_right_track_56/in[6]
set_disable_timing sb_1__2_/mux_left_track_9/in[6]
set_disable_timing sb_1__2_/mux_right_track_48/in[7]
set_disable_timing sb_1__2_/mux_left_track_17/in[6]
set_disable_timing sb_1__2_/mux_right_track_40/in[8]
set_disable_timing sb_1__2_/mux_left_track_25/in[6]
set_disable_timing sb_1__2_/mux_left_track_57/in[6]
set_disable_timing sb_1__2_/mux_right_track_32/in[9]
set_disable_timing sb_1__2_/mux_left_track_33/in[7]
set_disable_timing sb_1__2_/mux_right_track_24/in[8]
set_disable_timing sb_1__2_/mux_left_track_41/in[7]
set_disable_timing sb_1__2_/mux_right_track_16/in[8]
set_disable_timing sb_1__2_/mux_left_track_49/in[7]
set_disable_timing sb_1__2_/mux_left_track_65/in[6]
set_disable_timing sb_1__2_/mux_right_track_64/in[6]
set_disable_timing sb_1__2_/mux_left_track_1/in[6]
set_disable_timing sb_1__2_/mux_top_track_0/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[5]
set_disable_timing sb_1__2_/mux_top_track_64/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[6]
set_disable_timing sb_1__2_/mux_top_track_56/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_1__2_/mux_top_track_0/in[5]
set_disable_timing sb_1__2_/mux_top_track_48/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_1__2_/mux_top_track_40/in[3]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_1__2_/mux_top_track_32/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[7]
set_disable_timing sb_1__2_/mux_top_track_64/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[7]
set_disable_timing sb_1__2_/mux_top_track_24/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_41/in[6]
set_disable_timing sb_1__2_/mux_top_track_16/in[4]
set_disable_timing sb_1__2_/mux_top_track_8/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_1__2_/mux_top_track_56/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[6]
set_disable_timing sb_1__2_/mux_top_track_0/in[6]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[7]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[8]
set_disable_timing sb_1__2_/mux_top_track_56/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[7]
set_disable_timing sb_1__2_/mux_top_track_48/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_1__2_/mux_top_track_48/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_1__2_/mux_top_track_40/in[4]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[6]
set_disable_timing sb_1__2_/mux_top_track_32/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[8]
set_disable_timing sb_1__2_/mux_top_track_40/in[5]
set_disable_timing sb_1__2_/mux_top_track_24/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_41/in[7]
set_disable_timing sb_1__2_/mux_top_track_16/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_49/in[6]
set_disable_timing sb_1__2_/mux_top_track_8/in[5]
set_disable_timing sb_1__2_/mux_bottom_track_57/in[6]
set_disable_timing sb_1__2_/mux_top_track_32/in[6]
set_disable_timing sb_1__2_/mux_top_track_0/in[7]
set_disable_timing sb_1__2_/mux_bottom_track_65/in[8]
set_disable_timing sb_1__2_/mux_top_track_64/in[7]
set_disable_timing sb_1__2_/mux_bottom_track_1/in[9]
set_disable_timing sb_1__2_/mux_bottom_track_9/in[8]
set_disable_timing sb_1__2_/mux_top_track_24/in[6]
set_disable_timing sb_1__2_/mux_bottom_track_41/in[8]
set_disable_timing sb_1__2_/mux_top_track_48/in[6]
set_disable_timing sb_1__2_/mux_bottom_track_17/in[8]
set_disable_timing sb_1__2_/mux_top_track_40/in[6]
set_disable_timing sb_1__2_/mux_bottom_track_25/in[8]
set_disable_timing sb_1__2_/mux_top_track_32/in[7]
set_disable_timing sb_1__2_/mux_bottom_track_33/in[10]
set_disable_timing sb_1__2_/mux_top_track_16/in[6]
set_disable_timing sb_1__2_/mux_bottom_track_49/in[7]
set_disable_timing sb_1__2_/mux_top_track_8/in[6]
set_disable_timing sb_1__2_/mux_bottom_track_57/in[7]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_1__3_/chany_top_in[2]
set_disable_timing sb_1__3_/chany_top_in[4]
set_disable_timing sb_1__3_/chany_top_out[5]
set_disable_timing sb_1__3_/chany_top_out[7]
set_disable_timing sb_1__3_/chany_top_in[7]
set_disable_timing sb_1__3_/chany_top_out[8]
set_disable_timing sb_1__3_/chany_top_in[9]
set_disable_timing sb_1__3_/chany_top_in[10]
set_disable_timing sb_1__3_/chany_top_in[11]
set_disable_timing sb_1__3_/chany_top_out[12]
set_disable_timing sb_1__3_/chany_top_out[13]
set_disable_timing sb_1__3_/chany_top_in[14]
set_disable_timing sb_1__3_/chany_top_in[15]
set_disable_timing sb_1__3_/chany_top_out[16]
set_disable_timing sb_1__3_/chany_top_out[17]
set_disable_timing sb_1__3_/chany_top_in[19]
set_disable_timing sb_1__3_/chany_top_out[20]
set_disable_timing sb_1__3_/chany_top_out[21]
set_disable_timing sb_1__3_/chany_top_in[21]
set_disable_timing sb_1__3_/chany_top_in[22]
set_disable_timing sb_1__3_/chany_top_out[23]
set_disable_timing sb_1__3_/chany_top_in[23]
set_disable_timing sb_1__3_/chany_top_out[24]
set_disable_timing sb_1__3_/chany_top_out[27]
set_disable_timing sb_1__3_/chany_top_in[31]
set_disable_timing sb_1__3_/chany_top_out[32]
set_disable_timing sb_1__3_/chany_top_in[32]
set_disable_timing sb_1__3_/chanx_right_in[0]
set_disable_timing sb_1__3_/chanx_right_out[1]
set_disable_timing sb_1__3_/chanx_right_out[3]
set_disable_timing sb_1__3_/chanx_right_in[4]
set_disable_timing sb_1__3_/chanx_right_out[5]
set_disable_timing sb_1__3_/chanx_right_out[6]
set_disable_timing sb_1__3_/chanx_right_out[7]
set_disable_timing sb_1__3_/chanx_right_in[8]
set_disable_timing sb_1__3_/chanx_right_out[9]
set_disable_timing sb_1__3_/chanx_right_in[9]
set_disable_timing sb_1__3_/chanx_right_out[10]
set_disable_timing sb_1__3_/chanx_right_in[13]
set_disable_timing sb_1__3_/chanx_right_out[14]
set_disable_timing sb_1__3_/chanx_right_out[15]
set_disable_timing sb_1__3_/chanx_right_out[17]
set_disable_timing sb_1__3_/chanx_right_out[18]
set_disable_timing sb_1__3_/chanx_right_out[19]
set_disable_timing sb_1__3_/chanx_right_out[21]
set_disable_timing sb_1__3_/chanx_right_out[22]
set_disable_timing sb_1__3_/chanx_right_out[23]
set_disable_timing sb_1__3_/chanx_right_in[24]
set_disable_timing sb_1__3_/chanx_right_in[25]
set_disable_timing sb_1__3_/chanx_right_out[26]
set_disable_timing sb_1__3_/chanx_right_out[27]
set_disable_timing sb_1__3_/chanx_right_in[27]
set_disable_timing sb_1__3_/chanx_right_in[28]
set_disable_timing sb_1__3_/chanx_right_in[29]
set_disable_timing sb_1__3_/chanx_right_out[30]
set_disable_timing sb_1__3_/chany_bottom_out[3]
set_disable_timing sb_1__3_/chany_bottom_in[4]
set_disable_timing sb_1__3_/chany_bottom_out[5]
set_disable_timing sb_1__3_/chany_bottom_in[6]
set_disable_timing sb_1__3_/chany_bottom_in[7]
set_disable_timing sb_1__3_/chany_bottom_out[10]
set_disable_timing sb_1__3_/chany_bottom_out[11]
set_disable_timing sb_1__3_/chany_bottom_in[12]
set_disable_timing sb_1__3_/chany_bottom_in[15]
set_disable_timing sb_1__3_/chany_bottom_out[15]
set_disable_timing sb_1__3_/chany_bottom_in[16]
set_disable_timing sb_1__3_/chany_bottom_in[20]
set_disable_timing sb_1__3_/chany_bottom_out[20]
set_disable_timing sb_1__3_/chany_bottom_in[22]
set_disable_timing sb_1__3_/chany_bottom_out[22]
set_disable_timing sb_1__3_/chany_bottom_in[23]
set_disable_timing sb_1__3_/chany_bottom_out[23]
set_disable_timing sb_1__3_/chany_bottom_in[26]
set_disable_timing sb_1__3_/chany_bottom_in[27]
set_disable_timing sb_1__3_/chany_bottom_in[31]
set_disable_timing sb_1__3_/chany_bottom_out[32]
set_disable_timing sb_1__3_/chanx_left_in[0]
set_disable_timing sb_1__3_/chanx_left_out[1]
set_disable_timing sb_1__3_/chanx_left_in[2]
set_disable_timing sb_1__3_/chanx_left_in[3]
set_disable_timing sb_1__3_/chanx_left_in[4]
set_disable_timing sb_1__3_/chanx_left_out[4]
set_disable_timing sb_1__3_/chanx_left_in[5]
set_disable_timing sb_1__3_/chanx_left_out[5]
set_disable_timing sb_1__3_/chanx_left_in[6]
set_disable_timing sb_1__3_/chanx_left_in[7]
set_disable_timing sb_1__3_/chanx_left_in[8]
set_disable_timing sb_1__3_/chanx_left_out[8]
set_disable_timing sb_1__3_/chanx_left_in[9]
set_disable_timing sb_1__3_/chanx_left_out[9]
set_disable_timing sb_1__3_/chanx_left_out[10]
set_disable_timing sb_1__3_/chanx_left_in[11]
set_disable_timing sb_1__3_/chanx_left_in[13]
set_disable_timing sb_1__3_/chanx_left_in[14]
set_disable_timing sb_1__3_/chanx_left_out[14]
set_disable_timing sb_1__3_/chanx_left_in[15]
set_disable_timing sb_1__3_/chanx_left_in[16]
set_disable_timing sb_1__3_/chanx_left_in[17]
set_disable_timing sb_1__3_/chanx_left_in[18]
set_disable_timing sb_1__3_/chanx_left_in[19]
set_disable_timing sb_1__3_/chanx_left_in[20]
set_disable_timing sb_1__3_/chanx_left_out[20]
set_disable_timing sb_1__3_/chanx_left_in[21]
set_disable_timing sb_1__3_/chanx_left_in[22]
set_disable_timing sb_1__3_/chanx_left_in[23]
set_disable_timing sb_1__3_/chanx_left_out[24]
set_disable_timing sb_1__3_/chanx_left_in[25]
set_disable_timing sb_1__3_/chanx_left_out[25]
set_disable_timing sb_1__3_/chanx_left_in[26]
set_disable_timing sb_1__3_/chanx_left_out[26]
set_disable_timing sb_1__3_/chanx_left_in[27]
set_disable_timing sb_1__3_/chanx_left_out[28]
set_disable_timing sb_1__3_/chanx_left_in[29]
set_disable_timing sb_1__3_/chanx_left_out[29]
set_disable_timing sb_1__3_/chanx_left_out[30]
set_disable_timing sb_1__3_/chanx_left_in[32]
set_disable_timing sb_1__3_/chanx_left_out[32]
set_disable_timing sb_1__3_/mux_right_track_8/in[0]
set_disable_timing sb_1__3_/mux_left_track_1/in[0]
set_disable_timing sb_1__3_/mux_left_track_65/in[0]
set_disable_timing sb_1__3_/mux_right_track_24/in[0]
set_disable_timing sb_1__3_/mux_left_track_57/in[0]
set_disable_timing sb_1__3_/mux_right_track_8/in[1]
set_disable_timing sb_1__3_/mux_left_track_1/in[1]
set_disable_timing sb_1__3_/mux_right_track_32/in[0]
set_disable_timing sb_1__3_/mux_left_track_49/in[0]
set_disable_timing sb_1__3_/mux_right_track_40/in[0]
set_disable_timing sb_1__3_/mux_left_track_41/in[0]
set_disable_timing sb_1__3_/mux_right_track_48/in[0]
set_disable_timing sb_1__3_/mux_right_track_16/in[1]
set_disable_timing sb_1__3_/mux_left_track_65/in[1]
set_disable_timing sb_1__3_/mux_right_track_56/in[0]
set_disable_timing sb_1__3_/mux_left_track_25/in[0]
set_disable_timing sb_1__3_/mux_right_track_64/in[0]
set_disable_timing sb_1__3_/mux_left_track_17/in[0]
set_disable_timing sb_1__3_/mux_right_track_0/in[0]
set_disable_timing sb_1__3_/mux_left_track_9/in[0]
set_disable_timing sb_1__3_/mux_right_track_24/in[1]
set_disable_timing sb_1__3_/mux_left_track_57/in[1]
set_disable_timing sb_1__3_/mux_right_track_16/in[2]
set_disable_timing sb_1__3_/mux_left_track_65/in[2]
set_disable_timing sb_1__3_/mux_right_track_24/in[2]
set_disable_timing sb_1__3_/mux_left_track_57/in[2]
set_disable_timing sb_1__3_/mux_right_track_32/in[1]
set_disable_timing sb_1__3_/mux_left_track_49/in[1]
set_disable_timing sb_1__3_/mux_right_track_32/in[2]
set_disable_timing sb_1__3_/mux_left_track_49/in[2]
set_disable_timing sb_1__3_/mux_right_track_40/in[1]
set_disable_timing sb_1__3_/mux_left_track_41/in[1]
set_disable_timing sb_1__3_/mux_right_track_48/in[1]
set_disable_timing sb_1__3_/mux_left_track_33/in[1]
set_disable_timing sb_1__3_/mux_right_track_40/in[2]
set_disable_timing sb_1__3_/mux_left_track_41/in[2]
set_disable_timing sb_1__3_/mux_right_track_56/in[1]
set_disable_timing sb_1__3_/mux_left_track_25/in[1]
set_disable_timing sb_1__3_/mux_right_track_64/in[1]
set_disable_timing sb_1__3_/mux_left_track_17/in[1]
set_disable_timing sb_1__3_/mux_right_track_0/in[1]
set_disable_timing sb_1__3_/mux_left_track_9/in[1]
set_disable_timing sb_1__3_/mux_right_track_48/in[2]
set_disable_timing sb_1__3_/mux_left_track_33/in[2]
set_disable_timing sb_1__3_/mux_right_track_8/in[3]
set_disable_timing sb_1__3_/mux_left_track_1/in[3]
set_disable_timing sb_1__3_/mux_right_track_16/in[3]
set_disable_timing sb_1__3_/mux_left_track_65/in[3]
set_disable_timing sb_1__3_/mux_right_track_24/in[3]
set_disable_timing sb_1__3_/mux_left_track_57/in[3]
set_disable_timing sb_1__3_/mux_left_track_25/in[2]
set_disable_timing sb_1__3_/mux_left_track_49/in[3]
set_disable_timing sb_1__3_/mux_right_track_40/in[3]
set_disable_timing sb_1__3_/mux_left_track_41/in[3]
set_disable_timing sb_1__3_/mux_right_track_48/in[3]
set_disable_timing sb_1__3_/mux_left_track_33/in[3]
set_disable_timing sb_1__3_/mux_right_track_64/in[2]
set_disable_timing sb_1__3_/mux_left_track_17/in[2]
set_disable_timing sb_1__3_/mux_right_track_0/in[2]
set_disable_timing sb_1__3_/mux_left_track_9/in[2]
set_disable_timing sb_1__3_/mux_top_track_64/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_57/in[0]
set_disable_timing sb_1__3_/mux_top_track_0/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_41/in[0]
set_disable_timing sb_1__3_/mux_top_track_64/in[1]
set_disable_timing sb_1__3_/mux_bottom_track_57/in[1]
set_disable_timing sb_1__3_/mux_top_track_16/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_33/in[0]
set_disable_timing sb_1__3_/mux_top_track_24/in[0]
set_disable_timing sb_1__3_/mux_top_track_32/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_49/in[1]
set_disable_timing sb_1__3_/mux_top_track_40/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_1__3_/mux_top_track_48/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_1/in[0]
set_disable_timing sb_1__3_/mux_top_track_56/in[0]
set_disable_timing sb_1__3_/mux_bottom_track_65/in[0]
set_disable_timing sb_1__3_/mux_top_track_8/in[1]
set_disable_timing sb_1__3_/mux_bottom_track_41/in[1]
set_disable_timing sb_1__3_/mux_top_track_64/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_57/in[2]
set_disable_timing sb_1__3_/mux_top_track_0/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_49/in[2]
set_disable_timing sb_1__3_/mux_top_track_8/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_41/in[2]
set_disable_timing sb_1__3_/mux_top_track_16/in[1]
set_disable_timing sb_1__3_/mux_top_track_16/in[2]
set_disable_timing sb_1__3_/mux_top_track_24/in[1]
set_disable_timing sb_1__3_/mux_bottom_track_25/in[1]
set_disable_timing sb_1__3_/mux_top_track_32/in[1]
set_disable_timing sb_1__3_/mux_bottom_track_17/in[1]
set_disable_timing sb_1__3_/mux_top_track_24/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_25/in[2]
set_disable_timing sb_1__3_/mux_top_track_40/in[1]
set_disable_timing sb_1__3_/mux_top_track_48/in[1]
set_disable_timing sb_1__3_/mux_bottom_track_1/in[1]
set_disable_timing sb_1__3_/mux_top_track_56/in[1]
set_disable_timing sb_1__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_1__3_/mux_top_track_32/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_17/in[2]
set_disable_timing sb_1__3_/mux_top_track_64/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_1__3_/mux_top_track_0/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_49/in[3]
set_disable_timing sb_1__3_/mux_top_track_8/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_1__3_/mux_top_track_40/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_9/in[2]
set_disable_timing sb_1__3_/mux_top_track_16/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_33/in[3]
set_disable_timing sb_1__3_/mux_top_track_24/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_25/in[3]
set_disable_timing sb_1__3_/mux_top_track_32/in[3]
set_disable_timing sb_1__3_/mux_top_track_48/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_1__3_/mux_bottom_track_65/in[2]
set_disable_timing sb_1__3_/mux_right_track_56/in[3]
set_disable_timing sb_1__3_/mux_left_track_9/in[3]
set_disable_timing sb_1__3_/mux_right_track_48/in[4]
set_disable_timing sb_1__3_/mux_left_track_17/in[3]
set_disable_timing sb_1__3_/mux_right_track_40/in[4]
set_disable_timing sb_1__3_/mux_right_track_56/in[4]
set_disable_timing sb_1__3_/mux_left_track_9/in[4]
set_disable_timing sb_1__3_/mux_right_track_32/in[4]
set_disable_timing sb_1__3_/mux_left_track_33/in[4]
set_disable_timing sb_1__3_/mux_right_track_24/in[4]
set_disable_timing sb_1__3_/mux_left_track_41/in[4]
set_disable_timing sb_1__3_/mux_right_track_16/in[4]
set_disable_timing sb_1__3_/mux_left_track_49/in[4]
set_disable_timing sb_1__3_/mux_right_track_48/in[5]
set_disable_timing sb_1__3_/mux_left_track_17/in[4]
set_disable_timing sb_1__3_/mux_right_track_8/in[4]
set_disable_timing sb_1__3_/mux_left_track_57/in[4]
set_disable_timing sb_1__3_/mux_left_track_65/in[4]
set_disable_timing sb_1__3_/mux_right_track_64/in[3]
set_disable_timing sb_1__3_/mux_left_track_1/in[4]
set_disable_timing sb_1__3_/mux_right_track_40/in[5]
set_disable_timing sb_1__3_/mux_left_track_25/in[4]
set_disable_timing sb_1__3_/mux_right_track_56/in[5]
set_disable_timing sb_1__3_/mux_left_track_9/in[5]
set_disable_timing sb_1__3_/mux_right_track_48/in[6]
set_disable_timing sb_1__3_/mux_left_track_17/in[5]
set_disable_timing sb_1__3_/mux_left_track_25/in[5]
set_disable_timing sb_1__3_/mux_right_track_32/in[5]
set_disable_timing sb_1__3_/mux_left_track_33/in[5]
set_disable_timing sb_1__3_/mux_right_track_32/in[6]
set_disable_timing sb_1__3_/mux_left_track_33/in[6]
set_disable_timing sb_1__3_/mux_right_track_24/in[5]
set_disable_timing sb_1__3_/mux_left_track_41/in[5]
set_disable_timing sb_1__3_/mux_right_track_16/in[5]
set_disable_timing sb_1__3_/mux_left_track_49/in[5]
set_disable_timing sb_1__3_/mux_right_track_24/in[6]
set_disable_timing sb_1__3_/mux_left_track_41/in[6]
set_disable_timing sb_1__3_/mux_right_track_8/in[5]
set_disable_timing sb_1__3_/mux_left_track_57/in[5]
set_disable_timing sb_1__3_/mux_right_track_0/in[4]
set_disable_timing sb_1__3_/mux_left_track_65/in[5]
set_disable_timing sb_1__3_/mux_right_track_64/in[4]
set_disable_timing sb_1__3_/mux_left_track_1/in[5]
set_disable_timing sb_1__3_/mux_right_track_16/in[6]
set_disable_timing sb_1__3_/mux_left_track_49/in[6]
set_disable_timing sb_1__3_/mux_left_track_9/in[6]
set_disable_timing sb_1__3_/mux_left_track_17/in[6]
set_disable_timing sb_1__3_/mux_right_track_40/in[7]
set_disable_timing sb_1__3_/mux_left_track_25/in[6]
set_disable_timing sb_1__3_/mux_right_track_8/in[6]
set_disable_timing sb_1__3_/mux_left_track_57/in[6]
set_disable_timing sb_1__3_/mux_right_track_32/in[7]
set_disable_timing sb_1__3_/mux_left_track_33/in[7]
set_disable_timing sb_1__3_/mux_left_track_41/in[7]
set_disable_timing sb_1__3_/mux_right_track_16/in[7]
set_disable_timing sb_1__3_/mux_left_track_49/in[7]
set_disable_timing sb_1__3_/mux_right_track_0/in[5]
set_disable_timing sb_1__3_/mux_left_track_65/in[6]
set_disable_timing sb_1__3_/mux_top_track_0/in[4]
set_disable_timing sb_1__3_/mux_bottom_track_65/in[3]
set_disable_timing sb_1__3_/mux_top_track_64/in[4]
set_disable_timing sb_1__3_/mux_top_track_56/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_1__3_/mux_top_track_0/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_1__3_/mux_top_track_48/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_17/in[4]
set_disable_timing sb_1__3_/mux_top_track_40/in[3]
set_disable_timing sb_1__3_/mux_bottom_track_25/in[4]
set_disable_timing sb_1__3_/mux_top_track_32/in[4]
set_disable_timing sb_1__3_/mux_bottom_track_33/in[4]
set_disable_timing sb_1__3_/mux_top_track_64/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_1/in[4]
set_disable_timing sb_1__3_/mux_top_track_24/in[4]
set_disable_timing sb_1__3_/mux_bottom_track_41/in[4]
set_disable_timing sb_1__3_/mux_top_track_16/in[4]
set_disable_timing sb_1__3_/mux_bottom_track_49/in[4]
set_disable_timing sb_1__3_/mux_top_track_8/in[4]
set_disable_timing sb_1__3_/mux_top_track_56/in[4]
set_disable_timing sb_1__3_/mux_bottom_track_9/in[4]
set_disable_timing sb_1__3_/mux_top_track_0/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_65/in[5]
set_disable_timing sb_1__3_/mux_top_track_64/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_1__3_/mux_top_track_56/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_1__3_/mux_top_track_48/in[4]
set_disable_timing sb_1__3_/mux_bottom_track_17/in[5]
set_disable_timing sb_1__3_/mux_top_track_48/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_17/in[6]
set_disable_timing sb_1__3_/mux_top_track_40/in[4]
set_disable_timing sb_1__3_/mux_bottom_track_25/in[5]
set_disable_timing sb_1__3_/mux_top_track_32/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_33/in[5]
set_disable_timing sb_1__3_/mux_top_track_40/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_25/in[6]
set_disable_timing sb_1__3_/mux_top_track_24/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_41/in[5]
set_disable_timing sb_1__3_/mux_top_track_16/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_49/in[5]
set_disable_timing sb_1__3_/mux_top_track_8/in[5]
set_disable_timing sb_1__3_/mux_bottom_track_57/in[5]
set_disable_timing sb_1__3_/mux_top_track_32/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_33/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_65/in[6]
set_disable_timing sb_1__3_/mux_top_track_64/in[7]
set_disable_timing sb_1__3_/mux_bottom_track_1/in[6]
set_disable_timing sb_1__3_/mux_top_track_56/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_9/in[6]
set_disable_timing sb_1__3_/mux_top_track_24/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_41/in[6]
set_disable_timing sb_1__3_/mux_top_track_48/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_17/in[7]
set_disable_timing sb_1__3_/mux_top_track_40/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_25/in[7]
set_disable_timing sb_1__3_/mux_top_track_32/in[7]
set_disable_timing sb_1__3_/mux_top_track_16/in[6]
set_disable_timing sb_1__3_/mux_top_track_8/in[6]
set_disable_timing sb_1__3_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_1__4_/chany_top_out[0]
set_disable_timing sb_1__4_/chany_top_in[1]
set_disable_timing sb_1__4_/chany_top_in[3]
set_disable_timing sb_1__4_/chany_top_out[4]
set_disable_timing sb_1__4_/chany_top_out[6]
set_disable_timing sb_1__4_/chany_top_in[6]
set_disable_timing sb_1__4_/chany_top_in[7]
set_disable_timing sb_1__4_/chany_top_out[8]
set_disable_timing sb_1__4_/chany_top_in[8]
set_disable_timing sb_1__4_/chany_top_out[9]
set_disable_timing sb_1__4_/chany_top_in[9]
set_disable_timing sb_1__4_/chany_top_in[10]
set_disable_timing sb_1__4_/chany_top_in[11]
set_disable_timing sb_1__4_/chany_top_out[12]
set_disable_timing sb_1__4_/chany_top_out[13]
set_disable_timing sb_1__4_/chany_top_in[13]
set_disable_timing sb_1__4_/chany_top_out[14]
set_disable_timing sb_1__4_/chany_top_in[14]
set_disable_timing sb_1__4_/chany_top_out[16]
set_disable_timing sb_1__4_/chany_top_out[17]
set_disable_timing sb_1__4_/chany_top_out[18]
set_disable_timing sb_1__4_/chany_top_in[18]
set_disable_timing sb_1__4_/chany_top_in[19]
set_disable_timing sb_1__4_/chany_top_out[20]
set_disable_timing sb_1__4_/chany_top_in[20]
set_disable_timing sb_1__4_/chany_top_out[21]
set_disable_timing sb_1__4_/chany_top_in[21]
set_disable_timing sb_1__4_/chany_top_out[22]
set_disable_timing sb_1__4_/chany_top_in[22]
set_disable_timing sb_1__4_/chany_top_in[23]
set_disable_timing sb_1__4_/chany_top_out[24]
set_disable_timing sb_1__4_/chany_top_out[25]
set_disable_timing sb_1__4_/chany_top_in[27]
set_disable_timing sb_1__4_/chany_top_out[28]
set_disable_timing sb_1__4_/chany_top_in[30]
set_disable_timing sb_1__4_/chany_top_in[31]
set_disable_timing sb_1__4_/chany_top_out[32]
set_disable_timing sb_1__4_/chany_top_in[32]
set_disable_timing sb_1__4_/chanx_right_out[0]
set_disable_timing sb_1__4_/chanx_right_out[1]
set_disable_timing sb_1__4_/chanx_right_out[2]
set_disable_timing sb_1__4_/chanx_right_in[2]
set_disable_timing sb_1__4_/chanx_right_out[3]
set_disable_timing sb_1__4_/chanx_right_in[4]
set_disable_timing sb_1__4_/chanx_right_out[5]
set_disable_timing sb_1__4_/chanx_right_in[5]
set_disable_timing sb_1__4_/chanx_right_out[6]
set_disable_timing sb_1__4_/chanx_right_in[6]
set_disable_timing sb_1__4_/chanx_right_out[7]
set_disable_timing sb_1__4_/chanx_right_in[8]
set_disable_timing sb_1__4_/chanx_right_in[9]
set_disable_timing sb_1__4_/chanx_right_in[10]
set_disable_timing sb_1__4_/chanx_right_out[11]
set_disable_timing sb_1__4_/chanx_right_in[11]
set_disable_timing sb_1__4_/chanx_right_out[12]
set_disable_timing sb_1__4_/chanx_right_in[12]
set_disable_timing sb_1__4_/chanx_right_out[13]
set_disable_timing sb_1__4_/chanx_right_in[13]
set_disable_timing sb_1__4_/chanx_right_in[14]
set_disable_timing sb_1__4_/chanx_right_out[15]
set_disable_timing sb_1__4_/chanx_right_in[16]
set_disable_timing sb_1__4_/chanx_right_in[17]
set_disable_timing sb_1__4_/chanx_right_out[18]
set_disable_timing sb_1__4_/chanx_right_in[18]
set_disable_timing sb_1__4_/chanx_right_out[19]
set_disable_timing sb_1__4_/chanx_right_out[22]
set_disable_timing sb_1__4_/chanx_right_in[22]
set_disable_timing sb_1__4_/chanx_right_out[23]
set_disable_timing sb_1__4_/chanx_right_out[25]
set_disable_timing sb_1__4_/chanx_right_out[26]
set_disable_timing sb_1__4_/chanx_right_in[26]
set_disable_timing sb_1__4_/chanx_right_out[27]
set_disable_timing sb_1__4_/chanx_right_out[28]
set_disable_timing sb_1__4_/chanx_right_in[28]
set_disable_timing sb_1__4_/chanx_right_out[29]
set_disable_timing sb_1__4_/chanx_right_out[30]
set_disable_timing sb_1__4_/chanx_right_out[31]
set_disable_timing sb_1__4_/chanx_right_out[32]
set_disable_timing sb_1__4_/chanx_right_in[32]
set_disable_timing sb_1__4_/chany_bottom_out[2]
set_disable_timing sb_1__4_/chany_bottom_out[4]
set_disable_timing sb_1__4_/chany_bottom_in[5]
set_disable_timing sb_1__4_/chany_bottom_in[7]
set_disable_timing sb_1__4_/chany_bottom_out[7]
set_disable_timing sb_1__4_/chany_bottom_in[8]
set_disable_timing sb_1__4_/chany_bottom_out[9]
set_disable_timing sb_1__4_/chany_bottom_out[10]
set_disable_timing sb_1__4_/chany_bottom_out[11]
set_disable_timing sb_1__4_/chany_bottom_in[12]
set_disable_timing sb_1__4_/chany_bottom_in[13]
set_disable_timing sb_1__4_/chany_bottom_out[14]
set_disable_timing sb_1__4_/chany_bottom_out[15]
set_disable_timing sb_1__4_/chany_bottom_in[16]
set_disable_timing sb_1__4_/chany_bottom_in[17]
set_disable_timing sb_1__4_/chany_bottom_out[19]
set_disable_timing sb_1__4_/chany_bottom_in[20]
set_disable_timing sb_1__4_/chany_bottom_in[21]
set_disable_timing sb_1__4_/chany_bottom_out[21]
set_disable_timing sb_1__4_/chany_bottom_out[22]
set_disable_timing sb_1__4_/chany_bottom_in[23]
set_disable_timing sb_1__4_/chany_bottom_out[23]
set_disable_timing sb_1__4_/chany_bottom_in[24]
set_disable_timing sb_1__4_/chany_bottom_in[27]
set_disable_timing sb_1__4_/chany_bottom_out[31]
set_disable_timing sb_1__4_/chany_bottom_in[32]
set_disable_timing sb_1__4_/chany_bottom_out[32]
set_disable_timing sb_1__4_/chanx_left_in[0]
set_disable_timing sb_1__4_/chanx_left_in[1]
set_disable_timing sb_1__4_/chanx_left_in[2]
set_disable_timing sb_1__4_/chanx_left_in[3]
set_disable_timing sb_1__4_/chanx_left_out[3]
set_disable_timing sb_1__4_/chanx_left_in[4]
set_disable_timing sb_1__4_/chanx_left_in[5]
set_disable_timing sb_1__4_/chanx_left_out[5]
set_disable_timing sb_1__4_/chanx_left_in[6]
set_disable_timing sb_1__4_/chanx_left_out[6]
set_disable_timing sb_1__4_/chanx_left_in[7]
set_disable_timing sb_1__4_/chanx_left_out[7]
set_disable_timing sb_1__4_/chanx_left_out[8]
set_disable_timing sb_1__4_/chanx_left_out[9]
set_disable_timing sb_1__4_/chanx_left_in[10]
set_disable_timing sb_1__4_/chanx_left_out[10]
set_disable_timing sb_1__4_/chanx_left_in[11]
set_disable_timing sb_1__4_/chanx_left_out[11]
set_disable_timing sb_1__4_/chanx_left_in[12]
set_disable_timing sb_1__4_/chanx_left_out[12]
set_disable_timing sb_1__4_/chanx_left_out[13]
set_disable_timing sb_1__4_/chanx_left_in[14]
set_disable_timing sb_1__4_/chanx_left_out[14]
set_disable_timing sb_1__4_/chanx_left_in[15]
set_disable_timing sb_1__4_/chanx_left_out[15]
set_disable_timing sb_1__4_/chanx_left_out[16]
set_disable_timing sb_1__4_/chanx_left_in[17]
set_disable_timing sb_1__4_/chanx_left_out[17]
set_disable_timing sb_1__4_/chanx_left_in[18]
set_disable_timing sb_1__4_/chanx_left_out[18]
set_disable_timing sb_1__4_/chanx_left_out[19]
set_disable_timing sb_1__4_/chanx_left_out[20]
set_disable_timing sb_1__4_/chanx_left_in[21]
set_disable_timing sb_1__4_/chanx_left_in[22]
set_disable_timing sb_1__4_/chanx_left_out[23]
set_disable_timing sb_1__4_/chanx_left_in[24]
set_disable_timing sb_1__4_/chanx_left_in[25]
set_disable_timing sb_1__4_/chanx_left_in[26]
set_disable_timing sb_1__4_/chanx_left_in[27]
set_disable_timing sb_1__4_/chanx_left_out[27]
set_disable_timing sb_1__4_/chanx_left_in[28]
set_disable_timing sb_1__4_/chanx_left_in[29]
set_disable_timing sb_1__4_/chanx_left_out[29]
set_disable_timing sb_1__4_/chanx_left_in[30]
set_disable_timing sb_1__4_/chanx_left_in[32]
set_disable_timing sb_1__4_/mux_right_track_8/in[0]
set_disable_timing sb_1__4_/mux_left_track_1/in[0]
set_disable_timing sb_1__4_/mux_right_track_16/in[0]
set_disable_timing sb_1__4_/mux_left_track_65/in[0]
set_disable_timing sb_1__4_/mux_right_track_24/in[0]
set_disable_timing sb_1__4_/mux_right_track_8/in[1]
set_disable_timing sb_1__4_/mux_left_track_1/in[1]
set_disable_timing sb_1__4_/mux_left_track_49/in[0]
set_disable_timing sb_1__4_/mux_right_track_40/in[0]
set_disable_timing sb_1__4_/mux_left_track_41/in[0]
set_disable_timing sb_1__4_/mux_right_track_48/in[0]
set_disable_timing sb_1__4_/mux_left_track_33/in[0]
set_disable_timing sb_1__4_/mux_right_track_16/in[1]
set_disable_timing sb_1__4_/mux_left_track_65/in[1]
set_disable_timing sb_1__4_/mux_right_track_56/in[0]
set_disable_timing sb_1__4_/mux_left_track_25/in[0]
set_disable_timing sb_1__4_/mux_right_track_64/in[0]
set_disable_timing sb_1__4_/mux_left_track_17/in[0]
set_disable_timing sb_1__4_/mux_right_track_0/in[0]
set_disable_timing sb_1__4_/mux_left_track_9/in[0]
set_disable_timing sb_1__4_/mux_right_track_24/in[1]
set_disable_timing sb_1__4_/mux_left_track_57/in[1]
set_disable_timing sb_1__4_/mux_left_track_1/in[2]
set_disable_timing sb_1__4_/mux_right_track_16/in[2]
set_disable_timing sb_1__4_/mux_left_track_65/in[2]
set_disable_timing sb_1__4_/mux_right_track_24/in[2]
set_disable_timing sb_1__4_/mux_left_track_57/in[2]
set_disable_timing sb_1__4_/mux_right_track_32/in[1]
set_disable_timing sb_1__4_/mux_left_track_49/in[2]
set_disable_timing sb_1__4_/mux_right_track_40/in[1]
set_disable_timing sb_1__4_/mux_left_track_41/in[1]
set_disable_timing sb_1__4_/mux_right_track_48/in[1]
set_disable_timing sb_1__4_/mux_left_track_33/in[1]
set_disable_timing sb_1__4_/mux_right_track_40/in[2]
set_disable_timing sb_1__4_/mux_left_track_41/in[2]
set_disable_timing sb_1__4_/mux_right_track_56/in[1]
set_disable_timing sb_1__4_/mux_left_track_25/in[1]
set_disable_timing sb_1__4_/mux_right_track_64/in[1]
set_disable_timing sb_1__4_/mux_left_track_17/in[1]
set_disable_timing sb_1__4_/mux_right_track_0/in[1]
set_disable_timing sb_1__4_/mux_left_track_9/in[1]
set_disable_timing sb_1__4_/mux_right_track_48/in[2]
set_disable_timing sb_1__4_/mux_left_track_33/in[2]
set_disable_timing sb_1__4_/mux_right_track_8/in[3]
set_disable_timing sb_1__4_/mux_right_track_16/in[3]
set_disable_timing sb_1__4_/mux_left_track_65/in[3]
set_disable_timing sb_1__4_/mux_right_track_24/in[3]
set_disable_timing sb_1__4_/mux_left_track_57/in[3]
set_disable_timing sb_1__4_/mux_right_track_56/in[2]
set_disable_timing sb_1__4_/mux_left_track_25/in[2]
set_disable_timing sb_1__4_/mux_right_track_32/in[3]
set_disable_timing sb_1__4_/mux_left_track_49/in[3]
set_disable_timing sb_1__4_/mux_right_track_40/in[3]
set_disable_timing sb_1__4_/mux_left_track_41/in[3]
set_disable_timing sb_1__4_/mux_right_track_48/in[3]
set_disable_timing sb_1__4_/mux_left_track_33/in[3]
set_disable_timing sb_1__4_/mux_right_track_64/in[2]
set_disable_timing sb_1__4_/mux_left_track_17/in[2]
set_disable_timing sb_1__4_/mux_right_track_0/in[2]
set_disable_timing sb_1__4_/mux_left_track_9/in[2]
set_disable_timing sb_1__4_/mux_top_track_64/in[0]
set_disable_timing sb_1__4_/mux_top_track_0/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_1__4_/mux_top_track_8/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_41/in[0]
set_disable_timing sb_1__4_/mux_top_track_64/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_1__4_/mux_top_track_16/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_33/in[0]
set_disable_timing sb_1__4_/mux_top_track_24/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_25/in[0]
set_disable_timing sb_1__4_/mux_top_track_32/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_17/in[0]
set_disable_timing sb_1__4_/mux_top_track_0/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_49/in[1]
set_disable_timing sb_1__4_/mux_top_track_40/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_9/in[0]
set_disable_timing sb_1__4_/mux_top_track_48/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_1__4_/mux_top_track_56/in[0]
set_disable_timing sb_1__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_1__4_/mux_top_track_8/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_41/in[1]
set_disable_timing sb_1__4_/mux_top_track_64/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_1__4_/mux_top_track_0/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_1__4_/mux_top_track_8/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_41/in[2]
set_disable_timing sb_1__4_/mux_top_track_16/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_1__4_/mux_top_track_16/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_33/in[2]
set_disable_timing sb_1__4_/mux_top_track_24/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_25/in[1]
set_disable_timing sb_1__4_/mux_top_track_32/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_1__4_/mux_top_track_24/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_25/in[2]
set_disable_timing sb_1__4_/mux_top_track_40/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_9/in[1]
set_disable_timing sb_1__4_/mux_top_track_48/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_1/in[1]
set_disable_timing sb_1__4_/mux_top_track_56/in[1]
set_disable_timing sb_1__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_1__4_/mux_top_track_32/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_1__4_/mux_top_track_64/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_1__4_/mux_top_track_0/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_49/in[3]
set_disable_timing sb_1__4_/mux_top_track_8/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_41/in[3]
set_disable_timing sb_1__4_/mux_top_track_40/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_9/in[2]
set_disable_timing sb_1__4_/mux_top_track_16/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_33/in[3]
set_disable_timing sb_1__4_/mux_top_track_24/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_25/in[3]
set_disable_timing sb_1__4_/mux_top_track_32/in[3]
set_disable_timing sb_1__4_/mux_top_track_48/in[2]
set_disable_timing sb_1__4_/mux_top_track_56/in[2]
set_disable_timing sb_1__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_1__4_/mux_right_track_56/in[3]
set_disable_timing sb_1__4_/mux_right_track_48/in[4]
set_disable_timing sb_1__4_/mux_left_track_17/in[3]
set_disable_timing sb_1__4_/mux_right_track_40/in[4]
set_disable_timing sb_1__4_/mux_left_track_25/in[3]
set_disable_timing sb_1__4_/mux_right_track_56/in[4]
set_disable_timing sb_1__4_/mux_left_track_9/in[4]
set_disable_timing sb_1__4_/mux_left_track_33/in[4]
set_disable_timing sb_1__4_/mux_right_track_24/in[4]
set_disable_timing sb_1__4_/mux_left_track_41/in[4]
set_disable_timing sb_1__4_/mux_left_track_49/in[4]
set_disable_timing sb_1__4_/mux_right_track_48/in[5]
set_disable_timing sb_1__4_/mux_left_track_17/in[4]
set_disable_timing sb_1__4_/mux_right_track_8/in[4]
set_disable_timing sb_1__4_/mux_left_track_57/in[4]
set_disable_timing sb_1__4_/mux_right_track_0/in[3]
set_disable_timing sb_1__4_/mux_left_track_65/in[4]
set_disable_timing sb_1__4_/mux_right_track_64/in[3]
set_disable_timing sb_1__4_/mux_left_track_1/in[4]
set_disable_timing sb_1__4_/mux_left_track_25/in[4]
set_disable_timing sb_1__4_/mux_right_track_56/in[5]
set_disable_timing sb_1__4_/mux_left_track_9/in[5]
set_disable_timing sb_1__4_/mux_right_track_48/in[6]
set_disable_timing sb_1__4_/mux_left_track_17/in[5]
set_disable_timing sb_1__4_/mux_right_track_40/in[6]
set_disable_timing sb_1__4_/mux_left_track_25/in[5]
set_disable_timing sb_1__4_/mux_right_track_32/in[5]
set_disable_timing sb_1__4_/mux_left_track_33/in[5]
set_disable_timing sb_1__4_/mux_right_track_32/in[6]
set_disable_timing sb_1__4_/mux_left_track_33/in[6]
set_disable_timing sb_1__4_/mux_right_track_24/in[5]
set_disable_timing sb_1__4_/mux_left_track_41/in[5]
set_disable_timing sb_1__4_/mux_right_track_16/in[5]
set_disable_timing sb_1__4_/mux_left_track_49/in[5]
set_disable_timing sb_1__4_/mux_right_track_24/in[6]
set_disable_timing sb_1__4_/mux_left_track_41/in[6]
set_disable_timing sb_1__4_/mux_right_track_8/in[5]
set_disable_timing sb_1__4_/mux_left_track_57/in[5]
set_disable_timing sb_1__4_/mux_right_track_0/in[4]
set_disable_timing sb_1__4_/mux_left_track_65/in[5]
set_disable_timing sb_1__4_/mux_right_track_64/in[4]
set_disable_timing sb_1__4_/mux_left_track_1/in[5]
set_disable_timing sb_1__4_/mux_right_track_16/in[6]
set_disable_timing sb_1__4_/mux_left_track_49/in[6]
set_disable_timing sb_1__4_/mux_right_track_56/in[6]
set_disable_timing sb_1__4_/mux_left_track_9/in[6]
set_disable_timing sb_1__4_/mux_left_track_17/in[6]
set_disable_timing sb_1__4_/mux_right_track_40/in[7]
set_disable_timing sb_1__4_/mux_left_track_25/in[6]
set_disable_timing sb_1__4_/mux_right_track_8/in[6]
set_disable_timing sb_1__4_/mux_left_track_57/in[6]
set_disable_timing sb_1__4_/mux_right_track_32/in[7]
set_disable_timing sb_1__4_/mux_left_track_33/in[7]
set_disable_timing sb_1__4_/mux_right_track_24/in[7]
set_disable_timing sb_1__4_/mux_left_track_41/in[7]
set_disable_timing sb_1__4_/mux_right_track_16/in[7]
set_disable_timing sb_1__4_/mux_left_track_49/in[7]
set_disable_timing sb_1__4_/mux_right_track_0/in[5]
set_disable_timing sb_1__4_/mux_right_track_64/in[5]
set_disable_timing sb_1__4_/mux_left_track_1/in[6]
set_disable_timing sb_1__4_/mux_top_track_0/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_1__4_/mux_top_track_64/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_1/in[3]
set_disable_timing sb_1__4_/mux_top_track_56/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_1__4_/mux_top_track_0/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_1__4_/mux_top_track_48/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_17/in[4]
set_disable_timing sb_1__4_/mux_top_track_40/in[3]
set_disable_timing sb_1__4_/mux_bottom_track_25/in[4]
set_disable_timing sb_1__4_/mux_top_track_32/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_33/in[4]
set_disable_timing sb_1__4_/mux_top_track_64/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_1/in[4]
set_disable_timing sb_1__4_/mux_top_track_24/in[4]
set_disable_timing sb_1__4_/mux_top_track_16/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_49/in[4]
set_disable_timing sb_1__4_/mux_top_track_8/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_1__4_/mux_top_track_56/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_1__4_/mux_top_track_0/in[6]
set_disable_timing sb_1__4_/mux_bottom_track_65/in[5]
set_disable_timing sb_1__4_/mux_top_track_64/in[6]
set_disable_timing sb_1__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_1__4_/mux_top_track_56/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_9/in[5]
set_disable_timing sb_1__4_/mux_top_track_48/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_17/in[5]
set_disable_timing sb_1__4_/mux_top_track_48/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_17/in[6]
set_disable_timing sb_1__4_/mux_top_track_40/in[4]
set_disable_timing sb_1__4_/mux_bottom_track_25/in[5]
set_disable_timing sb_1__4_/mux_top_track_32/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_33/in[5]
set_disable_timing sb_1__4_/mux_top_track_40/in[5]
set_disable_timing sb_1__4_/mux_top_track_24/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_41/in[5]
set_disable_timing sb_1__4_/mux_top_track_16/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_49/in[5]
set_disable_timing sb_1__4_/mux_top_track_8/in[5]
set_disable_timing sb_1__4_/mux_bottom_track_57/in[5]
set_disable_timing sb_1__4_/mux_top_track_32/in[6]
set_disable_timing sb_1__4_/mux_top_track_0/in[7]
set_disable_timing sb_1__4_/mux_bottom_track_65/in[6]
set_disable_timing sb_1__4_/mux_top_track_64/in[7]
set_disable_timing sb_1__4_/mux_bottom_track_1/in[6]
set_disable_timing sb_1__4_/mux_top_track_56/in[6]
set_disable_timing sb_1__4_/mux_bottom_track_9/in[6]
set_disable_timing sb_1__4_/mux_top_track_24/in[6]
set_disable_timing sb_1__4_/mux_bottom_track_41/in[6]
set_disable_timing sb_1__4_/mux_top_track_48/in[6]
set_disable_timing sb_1__4_/mux_bottom_track_17/in[7]
set_disable_timing sb_1__4_/mux_top_track_40/in[6]
set_disable_timing sb_1__4_/mux_bottom_track_25/in[7]
set_disable_timing sb_1__4_/mux_top_track_32/in[7]
set_disable_timing sb_1__4_/mux_bottom_track_33/in[7]
set_disable_timing sb_1__4_/mux_top_track_16/in[6]
set_disable_timing sb_1__4_/mux_top_track_8/in[6]
set_disable_timing sb_1__4_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_1__5_/chany_top_out[0]
set_disable_timing sb_1__5_/chany_top_in[0]
set_disable_timing sb_1__5_/chany_top_out[1]
set_disable_timing sb_1__5_/chany_top_in[2]
set_disable_timing sb_1__5_/chany_top_in[3]
set_disable_timing sb_1__5_/chany_top_out[4]
set_disable_timing sb_1__5_/chany_top_out[5]
set_disable_timing sb_1__5_/chany_top_in[5]
set_disable_timing sb_1__5_/chany_top_in[6]
set_disable_timing sb_1__5_/chany_top_out[7]
set_disable_timing sb_1__5_/chany_top_in[7]
set_disable_timing sb_1__5_/chany_top_out[8]
set_disable_timing sb_1__5_/chany_top_in[8]
set_disable_timing sb_1__5_/chany_top_out[9]
set_disable_timing sb_1__5_/chany_top_in[9]
set_disable_timing sb_1__5_/chany_top_out[10]
set_disable_timing sb_1__5_/chany_top_in[10]
set_disable_timing sb_1__5_/chany_top_out[12]
set_disable_timing sb_1__5_/chany_top_in[12]
set_disable_timing sb_1__5_/chany_top_out[13]
set_disable_timing sb_1__5_/chany_top_in[13]
set_disable_timing sb_1__5_/chany_top_out[14]
set_disable_timing sb_1__5_/chany_top_out[15]
set_disable_timing sb_1__5_/chany_top_in[15]
set_disable_timing sb_1__5_/chany_top_out[16]
set_disable_timing sb_1__5_/chany_top_out[17]
set_disable_timing sb_1__5_/chany_top_in[17]
set_disable_timing sb_1__5_/chany_top_out[18]
set_disable_timing sb_1__5_/chany_top_in[18]
set_disable_timing sb_1__5_/chany_top_out[19]
set_disable_timing sb_1__5_/chany_top_in[19]
set_disable_timing sb_1__5_/chany_top_in[20]
set_disable_timing sb_1__5_/chany_top_out[21]
set_disable_timing sb_1__5_/chany_top_in[21]
set_disable_timing sb_1__5_/chany_top_out[22]
set_disable_timing sb_1__5_/chany_top_in[22]
set_disable_timing sb_1__5_/chany_top_out[23]
set_disable_timing sb_1__5_/chany_top_in[23]
set_disable_timing sb_1__5_/chany_top_out[24]
set_disable_timing sb_1__5_/chany_top_out[25]
set_disable_timing sb_1__5_/chany_top_out[26]
set_disable_timing sb_1__5_/chany_top_in[26]
set_disable_timing sb_1__5_/chany_top_in[27]
set_disable_timing sb_1__5_/chany_top_out[29]
set_disable_timing sb_1__5_/chany_top_in[29]
set_disable_timing sb_1__5_/chany_top_in[30]
set_disable_timing sb_1__5_/chany_top_in[31]
set_disable_timing sb_1__5_/chany_top_out[32]
set_disable_timing sb_1__5_/chany_top_in[32]
set_disable_timing sb_1__5_/chanx_right_out[0]
set_disable_timing sb_1__5_/chanx_right_out[1]
set_disable_timing sb_1__5_/chanx_right_in[1]
set_disable_timing sb_1__5_/chanx_right_out[2]
set_disable_timing sb_1__5_/chanx_right_out[3]
set_disable_timing sb_1__5_/chanx_right_out[4]
set_disable_timing sb_1__5_/chanx_right_in[4]
set_disable_timing sb_1__5_/chanx_right_out[5]
set_disable_timing sb_1__5_/chanx_right_in[5]
set_disable_timing sb_1__5_/chanx_right_in[6]
set_disable_timing sb_1__5_/chanx_right_out[7]
set_disable_timing sb_1__5_/chanx_right_out[8]
set_disable_timing sb_1__5_/chanx_right_in[8]
set_disable_timing sb_1__5_/chanx_right_out[9]
set_disable_timing sb_1__5_/chanx_right_out[10]
set_disable_timing sb_1__5_/chanx_right_out[11]
set_disable_timing sb_1__5_/chanx_right_in[11]
set_disable_timing sb_1__5_/chanx_right_in[13]
set_disable_timing sb_1__5_/chanx_right_in[14]
set_disable_timing sb_1__5_/chanx_right_out[15]
set_disable_timing sb_1__5_/chanx_right_in[15]
set_disable_timing sb_1__5_/chanx_right_in[16]
set_disable_timing sb_1__5_/chanx_right_out[17]
set_disable_timing sb_1__5_/chanx_right_in[17]
set_disable_timing sb_1__5_/chanx_right_out[18]
set_disable_timing sb_1__5_/chanx_right_in[19]
set_disable_timing sb_1__5_/chanx_right_out[21]
set_disable_timing sb_1__5_/chanx_right_in[21]
set_disable_timing sb_1__5_/chanx_right_out[22]
set_disable_timing sb_1__5_/chanx_right_out[23]
set_disable_timing sb_1__5_/chanx_right_in[23]
set_disable_timing sb_1__5_/chanx_right_out[24]
set_disable_timing sb_1__5_/chanx_right_in[24]
set_disable_timing sb_1__5_/chanx_right_out[25]
set_disable_timing sb_1__5_/chanx_right_out[26]
set_disable_timing sb_1__5_/chanx_right_in[26]
set_disable_timing sb_1__5_/chanx_right_out[27]
set_disable_timing sb_1__5_/chanx_right_out[29]
set_disable_timing sb_1__5_/chanx_right_out[30]
set_disable_timing sb_1__5_/chanx_right_in[30]
set_disable_timing sb_1__5_/chanx_right_out[31]
set_disable_timing sb_1__5_/chanx_right_in[31]
set_disable_timing sb_1__5_/chanx_right_out[32]
set_disable_timing sb_1__5_/chanx_right_in[32]
set_disable_timing sb_1__5_/chany_bottom_in[0]
set_disable_timing sb_1__5_/chany_bottom_out[1]
set_disable_timing sb_1__5_/chany_bottom_out[3]
set_disable_timing sb_1__5_/chany_bottom_in[4]
set_disable_timing sb_1__5_/chany_bottom_in[6]
set_disable_timing sb_1__5_/chany_bottom_out[6]
set_disable_timing sb_1__5_/chany_bottom_out[7]
set_disable_timing sb_1__5_/chany_bottom_in[8]
set_disable_timing sb_1__5_/chany_bottom_out[8]
set_disable_timing sb_1__5_/chany_bottom_in[9]
set_disable_timing sb_1__5_/chany_bottom_out[9]
set_disable_timing sb_1__5_/chany_bottom_out[10]
set_disable_timing sb_1__5_/chany_bottom_out[11]
set_disable_timing sb_1__5_/chany_bottom_in[12]
set_disable_timing sb_1__5_/chany_bottom_in[13]
set_disable_timing sb_1__5_/chany_bottom_out[13]
set_disable_timing sb_1__5_/chany_bottom_in[14]
set_disable_timing sb_1__5_/chany_bottom_out[14]
set_disable_timing sb_1__5_/chany_bottom_in[16]
set_disable_timing sb_1__5_/chany_bottom_in[17]
set_disable_timing sb_1__5_/chany_bottom_in[18]
set_disable_timing sb_1__5_/chany_bottom_out[18]
set_disable_timing sb_1__5_/chany_bottom_out[19]
set_disable_timing sb_1__5_/chany_bottom_in[20]
set_disable_timing sb_1__5_/chany_bottom_out[20]
set_disable_timing sb_1__5_/chany_bottom_in[21]
set_disable_timing sb_1__5_/chany_bottom_out[21]
set_disable_timing sb_1__5_/chany_bottom_in[22]
set_disable_timing sb_1__5_/chany_bottom_out[22]
set_disable_timing sb_1__5_/chany_bottom_out[23]
set_disable_timing sb_1__5_/chany_bottom_in[24]
set_disable_timing sb_1__5_/chany_bottom_in[25]
set_disable_timing sb_1__5_/chany_bottom_out[27]
set_disable_timing sb_1__5_/chany_bottom_in[28]
set_disable_timing sb_1__5_/chany_bottom_out[30]
set_disable_timing sb_1__5_/chany_bottom_out[31]
set_disable_timing sb_1__5_/chany_bottom_in[32]
set_disable_timing sb_1__5_/chany_bottom_out[32]
set_disable_timing sb_1__5_/chanx_left_in[0]
set_disable_timing sb_1__5_/chanx_left_in[1]
set_disable_timing sb_1__5_/chanx_left_in[2]
set_disable_timing sb_1__5_/chanx_left_out[2]
set_disable_timing sb_1__5_/chanx_left_in[3]
set_disable_timing sb_1__5_/chanx_left_in[4]
set_disable_timing sb_1__5_/chanx_left_out[4]
set_disable_timing sb_1__5_/chanx_left_out[5]
set_disable_timing sb_1__5_/chanx_left_in[6]
set_disable_timing sb_1__5_/chanx_left_out[6]
set_disable_timing sb_1__5_/chanx_left_in[7]
set_disable_timing sb_1__5_/chanx_left_out[7]
set_disable_timing sb_1__5_/chanx_left_in[8]
set_disable_timing sb_1__5_/chanx_left_out[8]
set_disable_timing sb_1__5_/chanx_left_in[9]
set_disable_timing sb_1__5_/chanx_left_out[9]
set_disable_timing sb_1__5_/chanx_left_in[10]
set_disable_timing sb_1__5_/chanx_left_out[12]
set_disable_timing sb_1__5_/chanx_left_in[14]
set_disable_timing sb_1__5_/chanx_left_out[14]
set_disable_timing sb_1__5_/chanx_left_in[15]
set_disable_timing sb_1__5_/chanx_left_out[15]
set_disable_timing sb_1__5_/chanx_left_in[16]
set_disable_timing sb_1__5_/chanx_left_in[17]
set_disable_timing sb_1__5_/chanx_left_out[17]
set_disable_timing sb_1__5_/chanx_left_out[18]
set_disable_timing sb_1__5_/chanx_left_in[20]
set_disable_timing sb_1__5_/chanx_left_out[20]
set_disable_timing sb_1__5_/chanx_left_in[21]
set_disable_timing sb_1__5_/chanx_left_in[22]
set_disable_timing sb_1__5_/chanx_left_out[22]
set_disable_timing sb_1__5_/chanx_left_in[23]
set_disable_timing sb_1__5_/chanx_left_in[24]
set_disable_timing sb_1__5_/chanx_left_in[25]
set_disable_timing sb_1__5_/chanx_left_out[25]
set_disable_timing sb_1__5_/chanx_left_in[26]
set_disable_timing sb_1__5_/chanx_left_in[27]
set_disable_timing sb_1__5_/chanx_left_out[27]
set_disable_timing sb_1__5_/chanx_left_in[28]
set_disable_timing sb_1__5_/chanx_left_out[28]
set_disable_timing sb_1__5_/chanx_left_in[29]
set_disable_timing sb_1__5_/chanx_left_in[30]
set_disable_timing sb_1__5_/chanx_left_out[31]
set_disable_timing sb_1__5_/chanx_left_in[32]
set_disable_timing sb_1__5_/chanx_left_out[32]
set_disable_timing sb_1__5_/mux_right_track_8/in[0]
set_disable_timing sb_1__5_/mux_left_track_1/in[0]
set_disable_timing sb_1__5_/mux_right_track_16/in[0]
set_disable_timing sb_1__5_/mux_left_track_65/in[0]
set_disable_timing sb_1__5_/mux_right_track_24/in[0]
set_disable_timing sb_1__5_/mux_left_track_57/in[0]
set_disable_timing sb_1__5_/mux_right_track_8/in[1]
set_disable_timing sb_1__5_/mux_left_track_1/in[1]
set_disable_timing sb_1__5_/mux_right_track_32/in[0]
set_disable_timing sb_1__5_/mux_left_track_49/in[0]
set_disable_timing sb_1__5_/mux_right_track_40/in[0]
set_disable_timing sb_1__5_/mux_left_track_41/in[0]
set_disable_timing sb_1__5_/mux_right_track_48/in[0]
set_disable_timing sb_1__5_/mux_left_track_33/in[0]
set_disable_timing sb_1__5_/mux_right_track_16/in[1]
set_disable_timing sb_1__5_/mux_left_track_65/in[1]
set_disable_timing sb_1__5_/mux_right_track_56/in[0]
set_disable_timing sb_1__5_/mux_left_track_25/in[0]
set_disable_timing sb_1__5_/mux_right_track_64/in[0]
set_disable_timing sb_1__5_/mux_left_track_17/in[0]
set_disable_timing sb_1__5_/mux_right_track_0/in[0]
set_disable_timing sb_1__5_/mux_left_track_9/in[0]
set_disable_timing sb_1__5_/mux_left_track_57/in[1]
set_disable_timing sb_1__5_/mux_right_track_8/in[2]
set_disable_timing sb_1__5_/mux_left_track_1/in[2]
set_disable_timing sb_1__5_/mux_right_track_16/in[2]
set_disable_timing sb_1__5_/mux_left_track_65/in[2]
set_disable_timing sb_1__5_/mux_right_track_24/in[2]
set_disable_timing sb_1__5_/mux_left_track_57/in[2]
set_disable_timing sb_1__5_/mux_right_track_32/in[1]
set_disable_timing sb_1__5_/mux_left_track_49/in[1]
set_disable_timing sb_1__5_/mux_left_track_49/in[2]
set_disable_timing sb_1__5_/mux_right_track_40/in[1]
set_disable_timing sb_1__5_/mux_left_track_41/in[1]
set_disable_timing sb_1__5_/mux_right_track_48/in[1]
set_disable_timing sb_1__5_/mux_left_track_33/in[1]
set_disable_timing sb_1__5_/mux_right_track_40/in[2]
set_disable_timing sb_1__5_/mux_left_track_41/in[2]
set_disable_timing sb_1__5_/mux_right_track_56/in[1]
set_disable_timing sb_1__5_/mux_left_track_25/in[1]
set_disable_timing sb_1__5_/mux_right_track_64/in[1]
set_disable_timing sb_1__5_/mux_left_track_17/in[1]
set_disable_timing sb_1__5_/mux_right_track_0/in[1]
set_disable_timing sb_1__5_/mux_left_track_9/in[1]
set_disable_timing sb_1__5_/mux_right_track_48/in[2]
set_disable_timing sb_1__5_/mux_left_track_33/in[2]
set_disable_timing sb_1__5_/mux_right_track_8/in[3]
set_disable_timing sb_1__5_/mux_right_track_16/in[3]
set_disable_timing sb_1__5_/mux_left_track_65/in[3]
set_disable_timing sb_1__5_/mux_right_track_24/in[3]
set_disable_timing sb_1__5_/mux_left_track_57/in[3]
set_disable_timing sb_1__5_/mux_right_track_56/in[2]
set_disable_timing sb_1__5_/mux_left_track_25/in[2]
set_disable_timing sb_1__5_/mux_right_track_32/in[3]
set_disable_timing sb_1__5_/mux_left_track_49/in[3]
set_disable_timing sb_1__5_/mux_right_track_40/in[3]
set_disable_timing sb_1__5_/mux_left_track_41/in[3]
set_disable_timing sb_1__5_/mux_right_track_48/in[3]
set_disable_timing sb_1__5_/mux_left_track_33/in[3]
set_disable_timing sb_1__5_/mux_right_track_64/in[2]
set_disable_timing sb_1__5_/mux_left_track_17/in[2]
set_disable_timing sb_1__5_/mux_right_track_0/in[2]
set_disable_timing sb_1__5_/mux_left_track_9/in[2]
set_disable_timing sb_1__5_/mux_top_track_64/in[0]
set_disable_timing sb_1__5_/mux_top_track_0/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_49/in[0]
set_disable_timing sb_1__5_/mux_top_track_8/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_1__5_/mux_top_track_64/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_1__5_/mux_top_track_16/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_33/in[0]
set_disable_timing sb_1__5_/mux_top_track_24/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_25/in[0]
set_disable_timing sb_1__5_/mux_top_track_32/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_1__5_/mux_top_track_0/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_49/in[1]
set_disable_timing sb_1__5_/mux_top_track_40/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_9/in[0]
set_disable_timing sb_1__5_/mux_top_track_48/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_1/in[0]
set_disable_timing sb_1__5_/mux_top_track_56/in[0]
set_disable_timing sb_1__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_1__5_/mux_top_track_8/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_1__5_/mux_top_track_64/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_57/in[2]
set_disable_timing sb_1__5_/mux_top_track_0/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_49/in[2]
set_disable_timing sb_1__5_/mux_top_track_8/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_1__5_/mux_top_track_16/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_33/in[1]
set_disable_timing sb_1__5_/mux_top_track_16/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_33/in[2]
set_disable_timing sb_1__5_/mux_top_track_24/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_25/in[1]
set_disable_timing sb_1__5_/mux_top_track_32/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[1]
set_disable_timing sb_1__5_/mux_top_track_24/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_9/in[1]
set_disable_timing sb_1__5_/mux_top_track_48/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_1/in[1]
set_disable_timing sb_1__5_/mux_top_track_56/in[1]
set_disable_timing sb_1__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_1__5_/mux_top_track_32/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_1__5_/mux_top_track_64/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_57/in[3]
set_disable_timing sb_1__5_/mux_top_track_0/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_49/in[3]
set_disable_timing sb_1__5_/mux_top_track_8/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_1__5_/mux_top_track_40/in[2]
set_disable_timing sb_1__5_/mux_top_track_16/in[3]
set_disable_timing sb_1__5_/mux_top_track_24/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_1__5_/mux_top_track_32/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[3]
set_disable_timing sb_1__5_/mux_top_track_48/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_1__5_/mux_top_track_56/in[2]
set_disable_timing sb_1__5_/mux_bottom_track_65/in[2]
set_disable_timing sb_1__5_/mux_right_track_56/in[3]
set_disable_timing sb_1__5_/mux_left_track_9/in[3]
set_disable_timing sb_1__5_/mux_right_track_48/in[4]
set_disable_timing sb_1__5_/mux_left_track_17/in[3]
set_disable_timing sb_1__5_/mux_left_track_25/in[3]
set_disable_timing sb_1__5_/mux_left_track_9/in[4]
set_disable_timing sb_1__5_/mux_right_track_32/in[4]
set_disable_timing sb_1__5_/mux_left_track_33/in[4]
set_disable_timing sb_1__5_/mux_right_track_24/in[4]
set_disable_timing sb_1__5_/mux_left_track_41/in[4]
set_disable_timing sb_1__5_/mux_right_track_16/in[4]
set_disable_timing sb_1__5_/mux_left_track_49/in[4]
set_disable_timing sb_1__5_/mux_right_track_48/in[5]
set_disable_timing sb_1__5_/mux_left_track_17/in[4]
set_disable_timing sb_1__5_/mux_right_track_8/in[4]
set_disable_timing sb_1__5_/mux_left_track_57/in[4]
set_disable_timing sb_1__5_/mux_right_track_0/in[3]
set_disable_timing sb_1__5_/mux_left_track_65/in[4]
set_disable_timing sb_1__5_/mux_right_track_64/in[3]
set_disable_timing sb_1__5_/mux_left_track_1/in[4]
set_disable_timing sb_1__5_/mux_right_track_40/in[5]
set_disable_timing sb_1__5_/mux_left_track_25/in[4]
set_disable_timing sb_1__5_/mux_right_track_56/in[5]
set_disable_timing sb_1__5_/mux_left_track_9/in[5]
set_disable_timing sb_1__5_/mux_right_track_48/in[6]
set_disable_timing sb_1__5_/mux_left_track_17/in[5]
set_disable_timing sb_1__5_/mux_right_track_40/in[6]
set_disable_timing sb_1__5_/mux_left_track_25/in[5]
set_disable_timing sb_1__5_/mux_right_track_32/in[5]
set_disable_timing sb_1__5_/mux_right_track_32/in[6]
set_disable_timing sb_1__5_/mux_left_track_33/in[6]
set_disable_timing sb_1__5_/mux_right_track_24/in[5]
set_disable_timing sb_1__5_/mux_left_track_41/in[5]
set_disable_timing sb_1__5_/mux_right_track_16/in[5]
set_disable_timing sb_1__5_/mux_left_track_49/in[5]
set_disable_timing sb_1__5_/mux_right_track_24/in[6]
set_disable_timing sb_1__5_/mux_left_track_41/in[6]
set_disable_timing sb_1__5_/mux_right_track_8/in[5]
set_disable_timing sb_1__5_/mux_left_track_57/in[5]
set_disable_timing sb_1__5_/mux_right_track_0/in[4]
set_disable_timing sb_1__5_/mux_left_track_65/in[5]
set_disable_timing sb_1__5_/mux_right_track_64/in[4]
set_disable_timing sb_1__5_/mux_left_track_1/in[5]
set_disable_timing sb_1__5_/mux_right_track_16/in[6]
set_disable_timing sb_1__5_/mux_left_track_49/in[6]
set_disable_timing sb_1__5_/mux_right_track_56/in[6]
set_disable_timing sb_1__5_/mux_left_track_9/in[6]
set_disable_timing sb_1__5_/mux_right_track_48/in[7]
set_disable_timing sb_1__5_/mux_left_track_17/in[6]
set_disable_timing sb_1__5_/mux_right_track_40/in[7]
set_disable_timing sb_1__5_/mux_left_track_25/in[6]
set_disable_timing sb_1__5_/mux_right_track_8/in[6]
set_disable_timing sb_1__5_/mux_left_track_57/in[6]
set_disable_timing sb_1__5_/mux_right_track_32/in[7]
set_disable_timing sb_1__5_/mux_left_track_33/in[7]
set_disable_timing sb_1__5_/mux_right_track_24/in[7]
set_disable_timing sb_1__5_/mux_left_track_41/in[7]
set_disable_timing sb_1__5_/mux_right_track_16/in[7]
set_disable_timing sb_1__5_/mux_right_track_0/in[5]
set_disable_timing sb_1__5_/mux_left_track_65/in[6]
set_disable_timing sb_1__5_/mux_right_track_64/in[5]
set_disable_timing sb_1__5_/mux_left_track_1/in[6]
set_disable_timing sb_1__5_/mux_top_track_0/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_1__5_/mux_top_track_64/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_1/in[3]
set_disable_timing sb_1__5_/mux_top_track_56/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_1__5_/mux_top_track_0/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_65/in[4]
set_disable_timing sb_1__5_/mux_top_track_48/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[4]
set_disable_timing sb_1__5_/mux_top_track_40/in[3]
set_disable_timing sb_1__5_/mux_bottom_track_25/in[4]
set_disable_timing sb_1__5_/mux_top_track_32/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_33/in[4]
set_disable_timing sb_1__5_/mux_top_track_64/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_1__5_/mux_top_track_24/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_41/in[4]
set_disable_timing sb_1__5_/mux_top_track_16/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_1__5_/mux_top_track_8/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_1__5_/mux_top_track_0/in[6]
set_disable_timing sb_1__5_/mux_bottom_track_65/in[5]
set_disable_timing sb_1__5_/mux_top_track_64/in[6]
set_disable_timing sb_1__5_/mux_top_track_56/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_1__5_/mux_top_track_48/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[5]
set_disable_timing sb_1__5_/mux_top_track_48/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[6]
set_disable_timing sb_1__5_/mux_top_track_40/in[4]
set_disable_timing sb_1__5_/mux_bottom_track_25/in[5]
set_disable_timing sb_1__5_/mux_top_track_32/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_33/in[5]
set_disable_timing sb_1__5_/mux_top_track_40/in[5]
set_disable_timing sb_1__5_/mux_top_track_24/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_41/in[5]
set_disable_timing sb_1__5_/mux_top_track_16/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_49/in[5]
set_disable_timing sb_1__5_/mux_top_track_8/in[5]
set_disable_timing sb_1__5_/mux_bottom_track_57/in[5]
set_disable_timing sb_1__5_/mux_top_track_32/in[6]
set_disable_timing sb_1__5_/mux_bottom_track_33/in[6]
set_disable_timing sb_1__5_/mux_top_track_0/in[7]
set_disable_timing sb_1__5_/mux_bottom_track_65/in[6]
set_disable_timing sb_1__5_/mux_top_track_64/in[7]
set_disable_timing sb_1__5_/mux_bottom_track_1/in[6]
set_disable_timing sb_1__5_/mux_top_track_56/in[6]
set_disable_timing sb_1__5_/mux_bottom_track_9/in[6]
set_disable_timing sb_1__5_/mux_top_track_24/in[6]
set_disable_timing sb_1__5_/mux_bottom_track_41/in[6]
set_disable_timing sb_1__5_/mux_top_track_48/in[6]
set_disable_timing sb_1__5_/mux_bottom_track_17/in[7]
set_disable_timing sb_1__5_/mux_top_track_40/in[6]
set_disable_timing sb_1__5_/mux_bottom_track_25/in[7]
set_disable_timing sb_1__5_/mux_top_track_32/in[7]
set_disable_timing sb_1__5_/mux_bottom_track_33/in[7]
set_disable_timing sb_1__5_/mux_top_track_16/in[6]
set_disable_timing sb_1__5_/mux_top_track_8/in[6]
set_disable_timing sb_1__5_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_1__6_/chany_top_out[0]
set_disable_timing sb_1__6_/chany_top_out[1]
set_disable_timing sb_1__6_/chany_top_in[1]
set_disable_timing sb_1__6_/chany_top_out[2]
set_disable_timing sb_1__6_/chany_top_in[2]
set_disable_timing sb_1__6_/chany_top_in[3]
set_disable_timing sb_1__6_/chany_top_out[4]
set_disable_timing sb_1__6_/chany_top_in[4]
set_disable_timing sb_1__6_/chany_top_out[5]
set_disable_timing sb_1__6_/chany_top_in[5]
set_disable_timing sb_1__6_/chany_top_out[6]
set_disable_timing sb_1__6_/chany_top_in[6]
set_disable_timing sb_1__6_/chany_top_out[8]
set_disable_timing sb_1__6_/chany_top_in[8]
set_disable_timing sb_1__6_/chany_top_out[9]
set_disable_timing sb_1__6_/chany_top_in[9]
set_disable_timing sb_1__6_/chany_top_out[10]
set_disable_timing sb_1__6_/chany_top_out[11]
set_disable_timing sb_1__6_/chany_top_in[11]
set_disable_timing sb_1__6_/chany_top_out[12]
set_disable_timing sb_1__6_/chany_top_in[12]
set_disable_timing sb_1__6_/chany_top_out[13]
set_disable_timing sb_1__6_/chany_top_out[14]
set_disable_timing sb_1__6_/chany_top_in[14]
set_disable_timing sb_1__6_/chany_top_out[15]
set_disable_timing sb_1__6_/chany_top_in[15]
set_disable_timing sb_1__6_/chany_top_out[16]
set_disable_timing sb_1__6_/chany_top_in[16]
set_disable_timing sb_1__6_/chany_top_out[17]
set_disable_timing sb_1__6_/chany_top_in[17]
set_disable_timing sb_1__6_/chany_top_out[18]
set_disable_timing sb_1__6_/chany_top_in[18]
set_disable_timing sb_1__6_/chany_top_out[19]
set_disable_timing sb_1__6_/chany_top_out[20]
set_disable_timing sb_1__6_/chany_top_in[20]
set_disable_timing sb_1__6_/chany_top_in[21]
set_disable_timing sb_1__6_/chany_top_out[22]
set_disable_timing sb_1__6_/chany_top_in[22]
set_disable_timing sb_1__6_/chany_top_out[23]
set_disable_timing sb_1__6_/chany_top_in[23]
set_disable_timing sb_1__6_/chany_top_out[24]
set_disable_timing sb_1__6_/chany_top_out[25]
set_disable_timing sb_1__6_/chany_top_in[25]
set_disable_timing sb_1__6_/chany_top_out[26]
set_disable_timing sb_1__6_/chany_top_in[26]
set_disable_timing sb_1__6_/chany_top_out[27]
set_disable_timing sb_1__6_/chany_top_in[27]
set_disable_timing sb_1__6_/chany_top_out[28]
set_disable_timing sb_1__6_/chany_top_in[28]
set_disable_timing sb_1__6_/chany_top_in[29]
set_disable_timing sb_1__6_/chany_top_out[30]
set_disable_timing sb_1__6_/chany_top_in[30]
set_disable_timing sb_1__6_/chany_top_in[31]
set_disable_timing sb_1__6_/chany_top_out[32]
set_disable_timing sb_1__6_/chany_top_in[32]
set_disable_timing sb_1__6_/chanx_right_out[0]
set_disable_timing sb_1__6_/chanx_right_out[1]
set_disable_timing sb_1__6_/chanx_right_in[1]
set_disable_timing sb_1__6_/chanx_right_out[2]
set_disable_timing sb_1__6_/chanx_right_in[2]
set_disable_timing sb_1__6_/chanx_right_out[3]
set_disable_timing sb_1__6_/chanx_right_in[3]
set_disable_timing sb_1__6_/chanx_right_in[4]
set_disable_timing sb_1__6_/chanx_right_out[5]
set_disable_timing sb_1__6_/chanx_right_in[5]
set_disable_timing sb_1__6_/chanx_right_in[6]
set_disable_timing sb_1__6_/chanx_right_in[7]
set_disable_timing sb_1__6_/chanx_right_in[8]
set_disable_timing sb_1__6_/chanx_right_in[9]
set_disable_timing sb_1__6_/chanx_right_out[10]
set_disable_timing sb_1__6_/chanx_right_in[10]
set_disable_timing sb_1__6_/chanx_right_out[11]
set_disable_timing sb_1__6_/chanx_right_in[11]
set_disable_timing sb_1__6_/chanx_right_out[12]
set_disable_timing sb_1__6_/chanx_right_in[12]
set_disable_timing sb_1__6_/chanx_right_out[13]
set_disable_timing sb_1__6_/chanx_right_in[14]
set_disable_timing sb_1__6_/chanx_right_in[15]
set_disable_timing sb_1__6_/chanx_right_out[16]
set_disable_timing sb_1__6_/chanx_right_in[16]
set_disable_timing sb_1__6_/chanx_right_out[17]
set_disable_timing sb_1__6_/chanx_right_in[17]
set_disable_timing sb_1__6_/chanx_right_out[18]
set_disable_timing sb_1__6_/chanx_right_in[18]
set_disable_timing sb_1__6_/chanx_right_in[19]
set_disable_timing sb_1__6_/chanx_right_out[20]
set_disable_timing sb_1__6_/chanx_right_in[20]
set_disable_timing sb_1__6_/chanx_right_in[21]
set_disable_timing sb_1__6_/chanx_right_in[22]
set_disable_timing sb_1__6_/chanx_right_in[23]
set_disable_timing sb_1__6_/chanx_right_out[24]
set_disable_timing sb_1__6_/chanx_right_in[24]
set_disable_timing sb_1__6_/chanx_right_in[25]
set_disable_timing sb_1__6_/chanx_right_out[26]
set_disable_timing sb_1__6_/chanx_right_in[26]
set_disable_timing sb_1__6_/chanx_right_in[27]
set_disable_timing sb_1__6_/chanx_right_out[28]
set_disable_timing sb_1__6_/chanx_right_in[28]
set_disable_timing sb_1__6_/chanx_right_out[30]
set_disable_timing sb_1__6_/chanx_right_out[31]
set_disable_timing sb_1__6_/chanx_right_in[31]
set_disable_timing sb_1__6_/chanx_right_out[32]
set_disable_timing sb_1__6_/chanx_right_in[32]
set_disable_timing sb_1__6_/chany_bottom_in[0]
set_disable_timing sb_1__6_/chany_bottom_out[0]
set_disable_timing sb_1__6_/chany_bottom_in[1]
set_disable_timing sb_1__6_/chany_bottom_out[2]
set_disable_timing sb_1__6_/chany_bottom_out[3]
set_disable_timing sb_1__6_/chany_bottom_in[4]
set_disable_timing sb_1__6_/chany_bottom_in[5]
set_disable_timing sb_1__6_/chany_bottom_out[5]
set_disable_timing sb_1__6_/chany_bottom_out[6]
set_disable_timing sb_1__6_/chany_bottom_in[7]
set_disable_timing sb_1__6_/chany_bottom_out[7]
set_disable_timing sb_1__6_/chany_bottom_in[8]
set_disable_timing sb_1__6_/chany_bottom_out[8]
set_disable_timing sb_1__6_/chany_bottom_in[9]
set_disable_timing sb_1__6_/chany_bottom_out[9]
set_disable_timing sb_1__6_/chany_bottom_in[10]
set_disable_timing sb_1__6_/chany_bottom_out[10]
set_disable_timing sb_1__6_/chany_bottom_in[12]
set_disable_timing sb_1__6_/chany_bottom_out[12]
set_disable_timing sb_1__6_/chany_bottom_in[13]
set_disable_timing sb_1__6_/chany_bottom_out[13]
set_disable_timing sb_1__6_/chany_bottom_in[14]
set_disable_timing sb_1__6_/chany_bottom_in[15]
set_disable_timing sb_1__6_/chany_bottom_out[15]
set_disable_timing sb_1__6_/chany_bottom_in[16]
set_disable_timing sb_1__6_/chany_bottom_in[17]
set_disable_timing sb_1__6_/chany_bottom_out[17]
set_disable_timing sb_1__6_/chany_bottom_in[18]
set_disable_timing sb_1__6_/chany_bottom_out[18]
set_disable_timing sb_1__6_/chany_bottom_in[19]
set_disable_timing sb_1__6_/chany_bottom_out[19]
set_disable_timing sb_1__6_/chany_bottom_out[20]
set_disable_timing sb_1__6_/chany_bottom_in[21]
set_disable_timing sb_1__6_/chany_bottom_out[21]
set_disable_timing sb_1__6_/chany_bottom_in[22]
set_disable_timing sb_1__6_/chany_bottom_out[22]
set_disable_timing sb_1__6_/chany_bottom_in[23]
set_disable_timing sb_1__6_/chany_bottom_out[23]
set_disable_timing sb_1__6_/chany_bottom_in[24]
set_disable_timing sb_1__6_/chany_bottom_in[25]
set_disable_timing sb_1__6_/chany_bottom_in[26]
set_disable_timing sb_1__6_/chany_bottom_out[26]
set_disable_timing sb_1__6_/chany_bottom_out[27]
set_disable_timing sb_1__6_/chany_bottom_in[29]
set_disable_timing sb_1__6_/chany_bottom_out[29]
set_disable_timing sb_1__6_/chany_bottom_out[30]
set_disable_timing sb_1__6_/chany_bottom_out[31]
set_disable_timing sb_1__6_/chany_bottom_in[32]
set_disable_timing sb_1__6_/chany_bottom_out[32]
set_disable_timing sb_1__6_/chanx_left_in[0]
set_disable_timing sb_1__6_/chanx_left_out[0]
set_disable_timing sb_1__6_/chanx_left_in[1]
set_disable_timing sb_1__6_/chanx_left_in[2]
set_disable_timing sb_1__6_/chanx_left_out[2]
set_disable_timing sb_1__6_/chanx_left_in[3]
set_disable_timing sb_1__6_/chanx_left_out[3]
set_disable_timing sb_1__6_/chanx_left_in[4]
set_disable_timing sb_1__6_/chanx_left_out[4]
set_disable_timing sb_1__6_/chanx_left_out[5]
set_disable_timing sb_1__6_/chanx_left_out[6]
set_disable_timing sb_1__6_/chanx_left_in[7]
set_disable_timing sb_1__6_/chanx_left_out[7]
set_disable_timing sb_1__6_/chanx_left_out[8]
set_disable_timing sb_1__6_/chanx_left_in[9]
set_disable_timing sb_1__6_/chanx_left_out[9]
set_disable_timing sb_1__6_/chanx_left_in[10]
set_disable_timing sb_1__6_/chanx_left_out[10]
set_disable_timing sb_1__6_/chanx_left_in[11]
set_disable_timing sb_1__6_/chanx_left_out[11]
set_disable_timing sb_1__6_/chanx_left_in[12]
set_disable_timing sb_1__6_/chanx_left_out[13]
set_disable_timing sb_1__6_/chanx_left_in[15]
set_disable_timing sb_1__6_/chanx_left_out[15]
set_disable_timing sb_1__6_/chanx_left_in[16]
set_disable_timing sb_1__6_/chanx_left_out[16]
set_disable_timing sb_1__6_/chanx_left_in[17]
set_disable_timing sb_1__6_/chanx_left_out[17]
set_disable_timing sb_1__6_/chanx_left_out[18]
set_disable_timing sb_1__6_/chanx_left_in[19]
set_disable_timing sb_1__6_/chanx_left_out[19]
set_disable_timing sb_1__6_/chanx_left_out[21]
set_disable_timing sb_1__6_/chanx_left_out[22]
set_disable_timing sb_1__6_/chanx_left_in[23]
set_disable_timing sb_1__6_/chanx_left_out[23]
set_disable_timing sb_1__6_/chanx_left_in[25]
set_disable_timing sb_1__6_/chanx_left_out[25]
set_disable_timing sb_1__6_/chanx_left_out[26]
set_disable_timing sb_1__6_/chanx_left_in[27]
set_disable_timing sb_1__6_/chanx_left_out[27]
set_disable_timing sb_1__6_/chanx_left_out[28]
set_disable_timing sb_1__6_/chanx_left_in[29]
set_disable_timing sb_1__6_/chanx_left_out[29]
set_disable_timing sb_1__6_/chanx_left_in[30]
set_disable_timing sb_1__6_/chanx_left_in[32]
set_disable_timing sb_1__6_/chanx_left_out[32]
set_disable_timing sb_1__6_/mux_right_track_8/in[0]
set_disable_timing sb_1__6_/mux_left_track_1/in[0]
set_disable_timing sb_1__6_/mux_right_track_16/in[0]
set_disable_timing sb_1__6_/mux_left_track_65/in[0]
set_disable_timing sb_1__6_/mux_right_track_24/in[0]
set_disable_timing sb_1__6_/mux_left_track_57/in[0]
set_disable_timing sb_1__6_/mux_right_track_8/in[1]
set_disable_timing sb_1__6_/mux_left_track_1/in[1]
set_disable_timing sb_1__6_/mux_right_track_32/in[0]
set_disable_timing sb_1__6_/mux_left_track_49/in[0]
set_disable_timing sb_1__6_/mux_right_track_40/in[0]
set_disable_timing sb_1__6_/mux_left_track_41/in[0]
set_disable_timing sb_1__6_/mux_right_track_48/in[0]
set_disable_timing sb_1__6_/mux_left_track_33/in[0]
set_disable_timing sb_1__6_/mux_left_track_65/in[1]
set_disable_timing sb_1__6_/mux_right_track_56/in[0]
set_disable_timing sb_1__6_/mux_left_track_25/in[0]
set_disable_timing sb_1__6_/mux_right_track_64/in[0]
set_disable_timing sb_1__6_/mux_left_track_17/in[0]
set_disable_timing sb_1__6_/mux_right_track_0/in[0]
set_disable_timing sb_1__6_/mux_left_track_9/in[0]
set_disable_timing sb_1__6_/mux_right_track_24/in[1]
set_disable_timing sb_1__6_/mux_left_track_57/in[1]
set_disable_timing sb_1__6_/mux_right_track_8/in[2]
set_disable_timing sb_1__6_/mux_left_track_1/in[2]
set_disable_timing sb_1__6_/mux_right_track_16/in[2]
set_disable_timing sb_1__6_/mux_left_track_65/in[2]
set_disable_timing sb_1__6_/mux_right_track_24/in[2]
set_disable_timing sb_1__6_/mux_left_track_57/in[2]
set_disable_timing sb_1__6_/mux_right_track_32/in[1]
set_disable_timing sb_1__6_/mux_left_track_49/in[1]
set_disable_timing sb_1__6_/mux_right_track_32/in[2]
set_disable_timing sb_1__6_/mux_left_track_49/in[2]
set_disable_timing sb_1__6_/mux_right_track_40/in[1]
set_disable_timing sb_1__6_/mux_left_track_41/in[1]
set_disable_timing sb_1__6_/mux_right_track_48/in[1]
set_disable_timing sb_1__6_/mux_left_track_33/in[1]
set_disable_timing sb_1__6_/mux_right_track_40/in[2]
set_disable_timing sb_1__6_/mux_right_track_56/in[1]
set_disable_timing sb_1__6_/mux_left_track_25/in[1]
set_disable_timing sb_1__6_/mux_right_track_64/in[1]
set_disable_timing sb_1__6_/mux_left_track_17/in[1]
set_disable_timing sb_1__6_/mux_right_track_0/in[1]
set_disable_timing sb_1__6_/mux_left_track_9/in[1]
set_disable_timing sb_1__6_/mux_right_track_48/in[2]
set_disable_timing sb_1__6_/mux_left_track_33/in[2]
set_disable_timing sb_1__6_/mux_right_track_8/in[3]
set_disable_timing sb_1__6_/mux_left_track_1/in[3]
set_disable_timing sb_1__6_/mux_right_track_16/in[3]
set_disable_timing sb_1__6_/mux_left_track_65/in[3]
set_disable_timing sb_1__6_/mux_right_track_24/in[3]
set_disable_timing sb_1__6_/mux_left_track_57/in[3]
set_disable_timing sb_1__6_/mux_right_track_56/in[2]
set_disable_timing sb_1__6_/mux_left_track_25/in[2]
set_disable_timing sb_1__6_/mux_right_track_32/in[3]
set_disable_timing sb_1__6_/mux_left_track_49/in[3]
set_disable_timing sb_1__6_/mux_right_track_40/in[3]
set_disable_timing sb_1__6_/mux_left_track_41/in[3]
set_disable_timing sb_1__6_/mux_right_track_48/in[3]
set_disable_timing sb_1__6_/mux_left_track_33/in[3]
set_disable_timing sb_1__6_/mux_right_track_64/in[2]
set_disable_timing sb_1__6_/mux_left_track_17/in[2]
set_disable_timing sb_1__6_/mux_right_track_0/in[2]
set_disable_timing sb_1__6_/mux_left_track_9/in[2]
set_disable_timing sb_1__6_/mux_top_track_64/in[0]
set_disable_timing sb_1__6_/mux_top_track_0/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_49/in[0]
set_disable_timing sb_1__6_/mux_top_track_8/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_41/in[0]
set_disable_timing sb_1__6_/mux_top_track_64/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_1__6_/mux_top_track_16/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_1__6_/mux_top_track_24/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_1__6_/mux_top_track_32/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_1__6_/mux_top_track_0/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_1__6_/mux_top_track_40/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_1__6_/mux_top_track_48/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_1__6_/mux_top_track_56/in[0]
set_disable_timing sb_1__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_1__6_/mux_top_track_8/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_1__6_/mux_top_track_64/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_1__6_/mux_top_track_0/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_1__6_/mux_top_track_8/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_41/in[2]
set_disable_timing sb_1__6_/mux_top_track_16/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_33/in[1]
set_disable_timing sb_1__6_/mux_top_track_16/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_1__6_/mux_top_track_24/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_1__6_/mux_top_track_32/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[1]
set_disable_timing sb_1__6_/mux_top_track_24/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[2]
set_disable_timing sb_1__6_/mux_top_track_40/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_1__6_/mux_top_track_48/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_1__6_/mux_top_track_56/in[1]
set_disable_timing sb_1__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_1__6_/mux_top_track_32/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[2]
set_disable_timing sb_1__6_/mux_top_track_64/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_1__6_/mux_top_track_0/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_1__6_/mux_top_track_8/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_1__6_/mux_top_track_40/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_9/in[2]
set_disable_timing sb_1__6_/mux_top_track_16/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_33/in[3]
set_disable_timing sb_1__6_/mux_top_track_24/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[3]
set_disable_timing sb_1__6_/mux_top_track_32/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_1__6_/mux_top_track_48/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_1__6_/mux_top_track_56/in[2]
set_disable_timing sb_1__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_1__6_/mux_right_track_56/in[3]
set_disable_timing sb_1__6_/mux_left_track_9/in[3]
set_disable_timing sb_1__6_/mux_right_track_48/in[4]
set_disable_timing sb_1__6_/mux_left_track_17/in[3]
set_disable_timing sb_1__6_/mux_right_track_40/in[4]
set_disable_timing sb_1__6_/mux_left_track_25/in[3]
set_disable_timing sb_1__6_/mux_right_track_56/in[4]
set_disable_timing sb_1__6_/mux_left_track_9/in[4]
set_disable_timing sb_1__6_/mux_right_track_32/in[4]
set_disable_timing sb_1__6_/mux_left_track_33/in[4]
set_disable_timing sb_1__6_/mux_right_track_24/in[4]
set_disable_timing sb_1__6_/mux_left_track_41/in[4]
set_disable_timing sb_1__6_/mux_right_track_16/in[4]
set_disable_timing sb_1__6_/mux_left_track_49/in[4]
set_disable_timing sb_1__6_/mux_right_track_48/in[5]
set_disable_timing sb_1__6_/mux_left_track_17/in[4]
set_disable_timing sb_1__6_/mux_right_track_8/in[4]
set_disable_timing sb_1__6_/mux_left_track_57/in[4]
set_disable_timing sb_1__6_/mux_right_track_0/in[3]
set_disable_timing sb_1__6_/mux_left_track_65/in[4]
set_disable_timing sb_1__6_/mux_right_track_64/in[3]
set_disable_timing sb_1__6_/mux_left_track_1/in[4]
set_disable_timing sb_1__6_/mux_right_track_40/in[5]
set_disable_timing sb_1__6_/mux_right_track_56/in[5]
set_disable_timing sb_1__6_/mux_left_track_9/in[5]
set_disable_timing sb_1__6_/mux_right_track_48/in[6]
set_disable_timing sb_1__6_/mux_left_track_17/in[5]
set_disable_timing sb_1__6_/mux_right_track_40/in[6]
set_disable_timing sb_1__6_/mux_left_track_25/in[5]
set_disable_timing sb_1__6_/mux_right_track_32/in[5]
set_disable_timing sb_1__6_/mux_left_track_33/in[5]
set_disable_timing sb_1__6_/mux_right_track_32/in[6]
set_disable_timing sb_1__6_/mux_left_track_33/in[6]
set_disable_timing sb_1__6_/mux_right_track_24/in[5]
set_disable_timing sb_1__6_/mux_left_track_41/in[5]
set_disable_timing sb_1__6_/mux_right_track_16/in[5]
set_disable_timing sb_1__6_/mux_left_track_49/in[5]
set_disable_timing sb_1__6_/mux_right_track_24/in[6]
set_disable_timing sb_1__6_/mux_left_track_41/in[6]
set_disable_timing sb_1__6_/mux_left_track_57/in[5]
set_disable_timing sb_1__6_/mux_right_track_0/in[4]
set_disable_timing sb_1__6_/mux_left_track_65/in[5]
set_disable_timing sb_1__6_/mux_right_track_64/in[4]
set_disable_timing sb_1__6_/mux_left_track_1/in[5]
set_disable_timing sb_1__6_/mux_right_track_16/in[6]
set_disable_timing sb_1__6_/mux_left_track_49/in[6]
set_disable_timing sb_1__6_/mux_right_track_56/in[6]
set_disable_timing sb_1__6_/mux_left_track_9/in[6]
set_disable_timing sb_1__6_/mux_right_track_48/in[7]
set_disable_timing sb_1__6_/mux_left_track_17/in[6]
set_disable_timing sb_1__6_/mux_right_track_40/in[7]
set_disable_timing sb_1__6_/mux_left_track_25/in[6]
set_disable_timing sb_1__6_/mux_right_track_8/in[6]
set_disable_timing sb_1__6_/mux_left_track_57/in[6]
set_disable_timing sb_1__6_/mux_right_track_32/in[7]
set_disable_timing sb_1__6_/mux_left_track_33/in[7]
set_disable_timing sb_1__6_/mux_right_track_24/in[7]
set_disable_timing sb_1__6_/mux_left_track_41/in[7]
set_disable_timing sb_1__6_/mux_right_track_16/in[7]
set_disable_timing sb_1__6_/mux_right_track_0/in[5]
set_disable_timing sb_1__6_/mux_left_track_65/in[6]
set_disable_timing sb_1__6_/mux_right_track_64/in[5]
set_disable_timing sb_1__6_/mux_left_track_1/in[6]
set_disable_timing sb_1__6_/mux_top_track_0/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_1__6_/mux_top_track_64/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_1/in[3]
set_disable_timing sb_1__6_/mux_top_track_56/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_1__6_/mux_top_track_0/in[5]
set_disable_timing sb_1__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_1__6_/mux_top_track_48/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_1__6_/mux_top_track_40/in[3]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[4]
set_disable_timing sb_1__6_/mux_top_track_32/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_1__6_/mux_top_track_64/in[5]
set_disable_timing sb_1__6_/mux_bottom_track_1/in[4]
set_disable_timing sb_1__6_/mux_top_track_24/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_1__6_/mux_top_track_16/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_49/in[4]
set_disable_timing sb_1__6_/mux_top_track_8/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_1__6_/mux_top_track_56/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_9/in[4]
set_disable_timing sb_1__6_/mux_top_track_0/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_65/in[5]
set_disable_timing sb_1__6_/mux_top_track_64/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_1/in[5]
set_disable_timing sb_1__6_/mux_top_track_56/in[5]
set_disable_timing sb_1__6_/mux_top_track_48/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_1__6_/mux_top_track_48/in[5]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_1__6_/mux_top_track_40/in[4]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[5]
set_disable_timing sb_1__6_/mux_top_track_32/in[5]
set_disable_timing sb_1__6_/mux_top_track_40/in[5]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[6]
set_disable_timing sb_1__6_/mux_top_track_24/in[5]
set_disable_timing sb_1__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_1__6_/mux_top_track_16/in[5]
set_disable_timing sb_1__6_/mux_bottom_track_49/in[5]
set_disable_timing sb_1__6_/mux_top_track_8/in[5]
set_disable_timing sb_1__6_/mux_bottom_track_57/in[5]
set_disable_timing sb_1__6_/mux_top_track_32/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_33/in[6]
set_disable_timing sb_1__6_/mux_top_track_0/in[7]
set_disable_timing sb_1__6_/mux_bottom_track_65/in[6]
set_disable_timing sb_1__6_/mux_top_track_64/in[7]
set_disable_timing sb_1__6_/mux_bottom_track_1/in[6]
set_disable_timing sb_1__6_/mux_top_track_56/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_9/in[6]
set_disable_timing sb_1__6_/mux_top_track_24/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_41/in[6]
set_disable_timing sb_1__6_/mux_top_track_48/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_17/in[7]
set_disable_timing sb_1__6_/mux_top_track_40/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_25/in[7]
set_disable_timing sb_1__6_/mux_top_track_32/in[7]
set_disable_timing sb_1__6_/mux_bottom_track_33/in[7]
set_disable_timing sb_1__6_/mux_top_track_16/in[6]
set_disable_timing sb_1__6_/mux_top_track_8/in[6]
set_disable_timing sb_1__6_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__7_
##################################################
set_disable_timing sb_1__7_/chanx_right_out[0]
set_disable_timing sb_1__7_/chanx_right_in[0]
set_disable_timing sb_1__7_/chanx_right_out[1]
set_disable_timing sb_1__7_/chanx_right_in[1]
set_disable_timing sb_1__7_/chanx_right_out[2]
set_disable_timing sb_1__7_/chanx_right_in[2]
set_disable_timing sb_1__7_/chanx_right_out[3]
set_disable_timing sb_1__7_/chanx_right_in[3]
set_disable_timing sb_1__7_/chanx_right_out[4]
set_disable_timing sb_1__7_/chanx_right_in[4]
set_disable_timing sb_1__7_/chanx_right_out[5]
set_disable_timing sb_1__7_/chanx_right_in[5]
set_disable_timing sb_1__7_/chanx_right_in[6]
set_disable_timing sb_1__7_/chanx_right_out[7]
set_disable_timing sb_1__7_/chanx_right_in[7]
set_disable_timing sb_1__7_/chanx_right_out[8]
set_disable_timing sb_1__7_/chanx_right_in[8]
set_disable_timing sb_1__7_/chanx_right_out[9]
set_disable_timing sb_1__7_/chanx_right_in[9]
set_disable_timing sb_1__7_/chanx_right_out[10]
set_disable_timing sb_1__7_/chanx_right_in[10]
set_disable_timing sb_1__7_/chanx_right_out[11]
set_disable_timing sb_1__7_/chanx_right_out[12]
set_disable_timing sb_1__7_/chanx_right_in[12]
set_disable_timing sb_1__7_/chanx_right_in[13]
set_disable_timing sb_1__7_/chanx_right_out[14]
set_disable_timing sb_1__7_/chanx_right_in[14]
set_disable_timing sb_1__7_/chanx_right_in[15]
set_disable_timing sb_1__7_/chanx_right_out[16]
set_disable_timing sb_1__7_/chanx_right_out[17]
set_disable_timing sb_1__7_/chanx_right_in[17]
set_disable_timing sb_1__7_/chanx_right_out[18]
set_disable_timing sb_1__7_/chanx_right_in[18]
set_disable_timing sb_1__7_/chanx_right_in[19]
set_disable_timing sb_1__7_/chanx_right_in[20]
set_disable_timing sb_1__7_/chanx_right_in[21]
set_disable_timing sb_1__7_/chanx_right_out[22]
set_disable_timing sb_1__7_/chanx_right_in[22]
set_disable_timing sb_1__7_/chanx_right_out[23]
set_disable_timing sb_1__7_/chanx_right_in[23]
set_disable_timing sb_1__7_/chanx_right_out[24]
set_disable_timing sb_1__7_/chanx_right_out[25]
set_disable_timing sb_1__7_/chanx_right_in[25]
set_disable_timing sb_1__7_/chanx_right_out[26]
set_disable_timing sb_1__7_/chanx_right_in[26]
set_disable_timing sb_1__7_/chanx_right_out[27]
set_disable_timing sb_1__7_/chanx_right_in[27]
set_disable_timing sb_1__7_/chanx_right_out[28]
set_disable_timing sb_1__7_/chanx_right_in[28]
set_disable_timing sb_1__7_/chanx_right_out[29]
set_disable_timing sb_1__7_/chanx_right_in[29]
set_disable_timing sb_1__7_/chanx_right_out[30]
set_disable_timing sb_1__7_/chanx_right_in[30]
set_disable_timing sb_1__7_/chanx_right_out[31]
set_disable_timing sb_1__7_/chanx_right_out[32]
set_disable_timing sb_1__7_/chanx_right_in[32]
set_disable_timing sb_1__7_/chany_bottom_in[0]
set_disable_timing sb_1__7_/chany_bottom_in[1]
set_disable_timing sb_1__7_/chany_bottom_out[1]
set_disable_timing sb_1__7_/chany_bottom_in[2]
set_disable_timing sb_1__7_/chany_bottom_out[2]
set_disable_timing sb_1__7_/chany_bottom_out[3]
set_disable_timing sb_1__7_/chany_bottom_in[4]
set_disable_timing sb_1__7_/chany_bottom_out[4]
set_disable_timing sb_1__7_/chany_bottom_in[5]
set_disable_timing sb_1__7_/chany_bottom_out[5]
set_disable_timing sb_1__7_/chany_bottom_in[6]
set_disable_timing sb_1__7_/chany_bottom_out[6]
set_disable_timing sb_1__7_/chany_bottom_in[8]
set_disable_timing sb_1__7_/chany_bottom_out[8]
set_disable_timing sb_1__7_/chany_bottom_in[9]
set_disable_timing sb_1__7_/chany_bottom_out[9]
set_disable_timing sb_1__7_/chany_bottom_in[10]
set_disable_timing sb_1__7_/chany_bottom_in[11]
set_disable_timing sb_1__7_/chany_bottom_out[11]
set_disable_timing sb_1__7_/chany_bottom_in[12]
set_disable_timing sb_1__7_/chany_bottom_out[12]
set_disable_timing sb_1__7_/chany_bottom_in[13]
set_disable_timing sb_1__7_/chany_bottom_in[14]
set_disable_timing sb_1__7_/chany_bottom_out[14]
set_disable_timing sb_1__7_/chany_bottom_in[15]
set_disable_timing sb_1__7_/chany_bottom_out[15]
set_disable_timing sb_1__7_/chany_bottom_in[16]
set_disable_timing sb_1__7_/chany_bottom_out[16]
set_disable_timing sb_1__7_/chany_bottom_in[17]
set_disable_timing sb_1__7_/chany_bottom_out[17]
set_disable_timing sb_1__7_/chany_bottom_in[18]
set_disable_timing sb_1__7_/chany_bottom_out[18]
set_disable_timing sb_1__7_/chany_bottom_in[19]
set_disable_timing sb_1__7_/chany_bottom_in[20]
set_disable_timing sb_1__7_/chany_bottom_out[20]
set_disable_timing sb_1__7_/chany_bottom_out[21]
set_disable_timing sb_1__7_/chany_bottom_in[22]
set_disable_timing sb_1__7_/chany_bottom_out[22]
set_disable_timing sb_1__7_/chany_bottom_in[23]
set_disable_timing sb_1__7_/chany_bottom_out[23]
set_disable_timing sb_1__7_/chany_bottom_in[24]
set_disable_timing sb_1__7_/chany_bottom_in[25]
set_disable_timing sb_1__7_/chany_bottom_out[25]
set_disable_timing sb_1__7_/chany_bottom_in[26]
set_disable_timing sb_1__7_/chany_bottom_out[26]
set_disable_timing sb_1__7_/chany_bottom_in[27]
set_disable_timing sb_1__7_/chany_bottom_out[27]
set_disable_timing sb_1__7_/chany_bottom_in[28]
set_disable_timing sb_1__7_/chany_bottom_out[28]
set_disable_timing sb_1__7_/chany_bottom_out[29]
set_disable_timing sb_1__7_/chany_bottom_in[30]
set_disable_timing sb_1__7_/chany_bottom_out[30]
set_disable_timing sb_1__7_/chany_bottom_out[31]
set_disable_timing sb_1__7_/chany_bottom_in[32]
set_disable_timing sb_1__7_/chany_bottom_out[32]
set_disable_timing sb_1__7_/chanx_left_in[0]
set_disable_timing sb_1__7_/chanx_left_out[0]
set_disable_timing sb_1__7_/chanx_left_in[1]
set_disable_timing sb_1__7_/chanx_left_out[1]
set_disable_timing sb_1__7_/chanx_left_in[2]
set_disable_timing sb_1__7_/chanx_left_out[2]
set_disable_timing sb_1__7_/chanx_left_in[3]
set_disable_timing sb_1__7_/chanx_left_out[3]
set_disable_timing sb_1__7_/chanx_left_in[4]
set_disable_timing sb_1__7_/chanx_left_out[4]
set_disable_timing sb_1__7_/chanx_left_out[5]
set_disable_timing sb_1__7_/chanx_left_in[6]
set_disable_timing sb_1__7_/chanx_left_out[6]
set_disable_timing sb_1__7_/chanx_left_out[7]
set_disable_timing sb_1__7_/chanx_left_in[8]
set_disable_timing sb_1__7_/chanx_left_in[9]
set_disable_timing sb_1__7_/chanx_left_out[9]
set_disable_timing sb_1__7_/chanx_left_in[10]
set_disable_timing sb_1__7_/chanx_left_out[10]
set_disable_timing sb_1__7_/chanx_left_in[11]
set_disable_timing sb_1__7_/chanx_left_out[11]
set_disable_timing sb_1__7_/chanx_left_out[12]
set_disable_timing sb_1__7_/chanx_left_in[13]
set_disable_timing sb_1__7_/chanx_left_out[13]
set_disable_timing sb_1__7_/chanx_left_out[14]
set_disable_timing sb_1__7_/chanx_left_in[15]
set_disable_timing sb_1__7_/chanx_left_out[15]
set_disable_timing sb_1__7_/chanx_left_in[16]
set_disable_timing sb_1__7_/chanx_left_out[16]
set_disable_timing sb_1__7_/chanx_left_in[17]
set_disable_timing sb_1__7_/chanx_left_out[18]
set_disable_timing sb_1__7_/chanx_left_in[19]
set_disable_timing sb_1__7_/chanx_left_out[19]
set_disable_timing sb_1__7_/chanx_left_out[20]
set_disable_timing sb_1__7_/chanx_left_in[21]
set_disable_timing sb_1__7_/chanx_left_out[21]
set_disable_timing sb_1__7_/chanx_left_in[22]
set_disable_timing sb_1__7_/chanx_left_out[22]
set_disable_timing sb_1__7_/chanx_left_in[23]
set_disable_timing sb_1__7_/chanx_left_out[23]
set_disable_timing sb_1__7_/chanx_left_in[24]
set_disable_timing sb_1__7_/chanx_left_out[24]
set_disable_timing sb_1__7_/chanx_left_in[25]
set_disable_timing sb_1__7_/chanx_left_in[26]
set_disable_timing sb_1__7_/chanx_left_out[26]
set_disable_timing sb_1__7_/chanx_left_in[27]
set_disable_timing sb_1__7_/chanx_left_out[27]
set_disable_timing sb_1__7_/chanx_left_in[28]
set_disable_timing sb_1__7_/chanx_left_out[28]
set_disable_timing sb_1__7_/chanx_left_in[29]
set_disable_timing sb_1__7_/chanx_left_out[29]
set_disable_timing sb_1__7_/chanx_left_in[30]
set_disable_timing sb_1__7_/chanx_left_out[30]
set_disable_timing sb_1__7_/chanx_left_in[31]
set_disable_timing sb_1__7_/chanx_left_out[31]
set_disable_timing sb_1__7_/chanx_left_out[32]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_1__7_/right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_1__7_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_1__7_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_1__7_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_1__7_/mux_right_track_0/in[0]
set_disable_timing sb_1__7_/mux_right_track_32/in[0]
set_disable_timing sb_1__7_/mux_right_track_64/in[0]
set_disable_timing sb_1__7_/mux_right_track_0/in[1]
set_disable_timing sb_1__7_/mux_right_track_8/in[0]
set_disable_timing sb_1__7_/mux_right_track_40/in[0]
set_disable_timing sb_1__7_/mux_right_track_8/in[1]
set_disable_timing sb_1__7_/mux_right_track_16/in[0]
set_disable_timing sb_1__7_/mux_right_track_48/in[0]
set_disable_timing sb_1__7_/mux_right_track_16/in[1]
set_disable_timing sb_1__7_/mux_right_track_24/in[0]
set_disable_timing sb_1__7_/mux_right_track_56/in[0]
set_disable_timing sb_1__7_/mux_right_track_24/in[1]
set_disable_timing sb_1__7_/mux_right_track_32/in[1]
set_disable_timing sb_1__7_/mux_right_track_64/in[1]
set_disable_timing sb_1__7_/mux_right_track_0/in[2]
set_disable_timing sb_1__7_/mux_right_track_32/in[2]
set_disable_timing sb_1__7_/mux_right_track_40/in[1]
set_disable_timing sb_1__7_/mux_right_track_8/in[2]
set_disable_timing sb_1__7_/mux_right_track_40/in[2]
set_disable_timing sb_1__7_/mux_right_track_48/in[1]
set_disable_timing sb_1__7_/mux_right_track_16/in[2]
set_disable_timing sb_1__7_/mux_right_track_48/in[2]
set_disable_timing sb_1__7_/mux_right_track_56/in[1]
set_disable_timing sb_1__7_/mux_left_track_1/in[3]
set_disable_timing sb_1__7_/mux_left_track_33/in[4]
set_disable_timing sb_1__7_/mux_left_track_65/in[3]
set_disable_timing sb_1__7_/mux_left_track_1/in[4]
set_disable_timing sb_1__7_/mux_left_track_9/in[4]
set_disable_timing sb_1__7_/mux_left_track_41/in[4]
set_disable_timing sb_1__7_/mux_left_track_9/in[5]
set_disable_timing sb_1__7_/mux_left_track_17/in[4]
set_disable_timing sb_1__7_/mux_left_track_49/in[4]
set_disable_timing sb_1__7_/mux_left_track_25/in[4]
set_disable_timing sb_1__7_/mux_left_track_57/in[3]
set_disable_timing sb_1__7_/mux_left_track_25/in[5]
set_disable_timing sb_1__7_/mux_left_track_33/in[5]
set_disable_timing sb_1__7_/mux_left_track_65/in[4]
set_disable_timing sb_1__7_/mux_left_track_1/in[5]
set_disable_timing sb_1__7_/mux_left_track_33/in[6]
set_disable_timing sb_1__7_/mux_left_track_41/in[5]
set_disable_timing sb_1__7_/mux_left_track_9/in[6]
set_disable_timing sb_1__7_/mux_left_track_41/in[6]
set_disable_timing sb_1__7_/mux_left_track_49/in[5]
set_disable_timing sb_1__7_/mux_left_track_17/in[6]
set_disable_timing sb_1__7_/mux_left_track_49/in[6]
set_disable_timing sb_1__7_/mux_left_track_57/in[4]
set_disable_timing sb_1__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_63/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_49/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_47/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_29/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_1__7_/mux_right_track_56/in[2]
set_disable_timing sb_1__7_/mux_left_track_9/in[0]
set_disable_timing sb_1__7_/mux_right_track_48/in[3]
set_disable_timing sb_1__7_/mux_left_track_17/in[0]
set_disable_timing sb_1__7_/mux_right_track_40/in[3]
set_disable_timing sb_1__7_/mux_left_track_25/in[0]
set_disable_timing sb_1__7_/mux_right_track_32/in[3]
set_disable_timing sb_1__7_/mux_left_track_33/in[0]
set_disable_timing sb_1__7_/mux_right_track_24/in[2]
set_disable_timing sb_1__7_/mux_left_track_41/in[0]
set_disable_timing sb_1__7_/mux_right_track_16/in[3]
set_disable_timing sb_1__7_/mux_left_track_49/in[0]
set_disable_timing sb_1__7_/mux_right_track_8/in[3]
set_disable_timing sb_1__7_/mux_left_track_57/in[0]
set_disable_timing sb_1__7_/mux_right_track_0/in[3]
set_disable_timing sb_1__7_/mux_left_track_65/in[0]
set_disable_timing sb_1__7_/mux_right_track_64/in[2]
set_disable_timing sb_1__7_/mux_left_track_1/in[0]
set_disable_timing sb_1__7_/mux_right_track_56/in[3]
set_disable_timing sb_1__7_/mux_left_track_9/in[1]
set_disable_timing sb_1__7_/mux_right_track_48/in[4]
set_disable_timing sb_1__7_/mux_left_track_17/in[1]
set_disable_timing sb_1__7_/mux_right_track_40/in[4]
set_disable_timing sb_1__7_/mux_left_track_25/in[1]
set_disable_timing sb_1__7_/mux_right_track_32/in[4]
set_disable_timing sb_1__7_/mux_left_track_33/in[1]
set_disable_timing sb_1__7_/mux_right_track_24/in[3]
set_disable_timing sb_1__7_/mux_left_track_41/in[1]
set_disable_timing sb_1__7_/mux_right_track_16/in[4]
set_disable_timing sb_1__7_/mux_left_track_49/in[1]
set_disable_timing sb_1__7_/mux_right_track_8/in[4]
set_disable_timing sb_1__7_/mux_left_track_57/in[1]
set_disable_timing sb_1__7_/mux_right_track_0/in[4]
set_disable_timing sb_1__7_/mux_left_track_65/in[1]
set_disable_timing sb_1__7_/mux_right_track_64/in[3]
set_disable_timing sb_1__7_/mux_left_track_1/in[1]
set_disable_timing sb_1__7_/mux_right_track_56/in[4]
set_disable_timing sb_1__7_/mux_left_track_9/in[2]
set_disable_timing sb_1__7_/mux_right_track_48/in[5]
set_disable_timing sb_1__7_/mux_left_track_17/in[2]
set_disable_timing sb_1__7_/mux_right_track_40/in[5]
set_disable_timing sb_1__7_/mux_left_track_25/in[2]
set_disable_timing sb_1__7_/mux_right_track_32/in[5]
set_disable_timing sb_1__7_/mux_left_track_33/in[2]
set_disable_timing sb_1__7_/mux_right_track_24/in[4]
set_disable_timing sb_1__7_/mux_left_track_41/in[2]
set_disable_timing sb_1__7_/mux_right_track_16/in[5]
set_disable_timing sb_1__7_/mux_left_track_49/in[2]
set_disable_timing sb_1__7_/mux_right_track_8/in[5]
set_disable_timing sb_1__7_/mux_left_track_57/in[2]
set_disable_timing sb_1__7_/mux_right_track_0/in[5]
set_disable_timing sb_1__7_/mux_left_track_65/in[2]
set_disable_timing sb_1__7_/mux_right_track_64/in[4]
set_disable_timing sb_1__7_/mux_left_track_1/in[2]
set_disable_timing sb_1__7_/mux_right_track_56/in[5]
set_disable_timing sb_1__7_/mux_left_track_9/in[3]
set_disable_timing sb_1__7_/mux_right_track_48/in[6]
set_disable_timing sb_1__7_/mux_left_track_17/in[3]
set_disable_timing sb_1__7_/mux_left_track_25/in[3]
set_disable_timing sb_1__7_/mux_right_track_32/in[6]
set_disable_timing sb_1__7_/mux_left_track_33/in[3]
set_disable_timing sb_1__7_/mux_right_track_24/in[5]
set_disable_timing sb_1__7_/mux_left_track_41/in[3]
set_disable_timing sb_1__7_/mux_right_track_16/in[6]
set_disable_timing sb_1__7_/mux_left_track_49/in[3]
set_disable_timing sb_1__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_1/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_1__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_23/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_25/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_27/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_7/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_33/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_37/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_39/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_41/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_45/in[1]
set_disable_timing sb_1__7_/mux_bottom_track_13/in[1]
##################################################
# Disable timing for Switch block sb_2__0_
##################################################
set_disable_timing sb_2__0_/chany_top_in[0]
set_disable_timing sb_2__0_/chany_top_out[1]
set_disable_timing sb_2__0_/chany_top_in[1]
set_disable_timing sb_2__0_/chany_top_out[2]
set_disable_timing sb_2__0_/chany_top_in[2]
set_disable_timing sb_2__0_/chany_top_out[3]
set_disable_timing sb_2__0_/chany_top_in[3]
set_disable_timing sb_2__0_/chany_top_out[4]
set_disable_timing sb_2__0_/chany_top_out[5]
set_disable_timing sb_2__0_/chany_top_in[5]
set_disable_timing sb_2__0_/chany_top_out[8]
set_disable_timing sb_2__0_/chany_top_out[9]
set_disable_timing sb_2__0_/chany_top_out[11]
set_disable_timing sb_2__0_/chany_top_out[13]
set_disable_timing sb_2__0_/chany_top_out[14]
set_disable_timing sb_2__0_/chany_top_out[15]
set_disable_timing sb_2__0_/chany_top_in[16]
set_disable_timing sb_2__0_/chany_top_out[17]
set_disable_timing sb_2__0_/chany_top_out[18]
set_disable_timing sb_2__0_/chany_top_out[19]
set_disable_timing sb_2__0_/chany_top_in[20]
set_disable_timing sb_2__0_/chany_top_out[21]
set_disable_timing sb_2__0_/chany_top_out[22]
set_disable_timing sb_2__0_/chany_top_out[23]
set_disable_timing sb_2__0_/chany_top_out[24]
set_disable_timing sb_2__0_/chany_top_in[24]
set_disable_timing sb_2__0_/chany_top_out[26]
set_disable_timing sb_2__0_/chany_top_out[27]
set_disable_timing sb_2__0_/chany_top_in[27]
set_disable_timing sb_2__0_/chany_top_out[28]
set_disable_timing sb_2__0_/chany_top_in[28]
set_disable_timing sb_2__0_/chany_top_out[30]
set_disable_timing sb_2__0_/chany_top_out[31]
set_disable_timing sb_2__0_/chany_top_in[31]
set_disable_timing sb_2__0_/chany_top_out[32]
set_disable_timing sb_2__0_/chanx_right_out[2]
set_disable_timing sb_2__0_/chanx_right_out[3]
set_disable_timing sb_2__0_/chanx_right_out[26]
set_disable_timing sb_2__0_/chanx_right_out[27]
set_disable_timing sb_2__0_/chanx_right_out[31]
set_disable_timing sb_2__0_/chanx_right_out[32]
set_disable_timing sb_2__0_/chanx_left_in[1]
set_disable_timing sb_2__0_/chanx_left_in[2]
set_disable_timing sb_2__0_/chanx_left_in[11]
set_disable_timing sb_2__0_/chanx_left_in[15]
set_disable_timing sb_2__0_/chanx_left_in[25]
set_disable_timing sb_2__0_/chanx_left_in[26]
set_disable_timing sb_2__0_/chanx_left_in[30]
set_disable_timing sb_2__0_/chanx_left_in[32]
set_disable_timing sb_2__0_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_2__0_/right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_2__0_/right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_2__0_/right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_2__0_/right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_2__0_/right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_2__0_/left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_2__0_/mux_right_track_0/in[3]
set_disable_timing sb_2__0_/mux_right_track_32/in[4]
set_disable_timing sb_2__0_/mux_right_track_64/in[3]
set_disable_timing sb_2__0_/mux_right_track_0/in[4]
set_disable_timing sb_2__0_/mux_right_track_8/in[4]
set_disable_timing sb_2__0_/mux_right_track_40/in[4]
set_disable_timing sb_2__0_/mux_right_track_16/in[4]
set_disable_timing sb_2__0_/mux_right_track_48/in[4]
set_disable_timing sb_2__0_/mux_right_track_16/in[5]
set_disable_timing sb_2__0_/mux_right_track_24/in[4]
set_disable_timing sb_2__0_/mux_right_track_56/in[3]
set_disable_timing sb_2__0_/mux_right_track_24/in[5]
set_disable_timing sb_2__0_/mux_right_track_32/in[5]
set_disable_timing sb_2__0_/mux_right_track_64/in[4]
set_disable_timing sb_2__0_/mux_right_track_0/in[5]
set_disable_timing sb_2__0_/mux_right_track_32/in[6]
set_disable_timing sb_2__0_/mux_right_track_40/in[5]
set_disable_timing sb_2__0_/mux_right_track_8/in[6]
set_disable_timing sb_2__0_/mux_right_track_40/in[6]
set_disable_timing sb_2__0_/mux_right_track_48/in[5]
set_disable_timing sb_2__0_/mux_right_track_16/in[6]
set_disable_timing sb_2__0_/mux_right_track_48/in[6]
set_disable_timing sb_2__0_/mux_left_track_1/in[4]
set_disable_timing sb_2__0_/mux_left_track_33/in[4]
set_disable_timing sb_2__0_/mux_left_track_65/in[4]
set_disable_timing sb_2__0_/mux_left_track_1/in[5]
set_disable_timing sb_2__0_/mux_left_track_9/in[3]
set_disable_timing sb_2__0_/mux_left_track_41/in[4]
set_disable_timing sb_2__0_/mux_left_track_9/in[4]
set_disable_timing sb_2__0_/mux_left_track_17/in[3]
set_disable_timing sb_2__0_/mux_left_track_49/in[4]
set_disable_timing sb_2__0_/mux_left_track_17/in[4]
set_disable_timing sb_2__0_/mux_left_track_25/in[3]
set_disable_timing sb_2__0_/mux_left_track_57/in[4]
set_disable_timing sb_2__0_/mux_left_track_25/in[4]
set_disable_timing sb_2__0_/mux_left_track_33/in[5]
set_disable_timing sb_2__0_/mux_left_track_65/in[5]
set_disable_timing sb_2__0_/mux_left_track_1/in[6]
set_disable_timing sb_2__0_/mux_left_track_33/in[6]
set_disable_timing sb_2__0_/mux_left_track_41/in[5]
set_disable_timing sb_2__0_/mux_left_track_9/in[5]
set_disable_timing sb_2__0_/mux_left_track_41/in[6]
set_disable_timing sb_2__0_/mux_left_track_49/in[5]
set_disable_timing sb_2__0_/mux_left_track_17/in[5]
set_disable_timing sb_2__0_/mux_left_track_49/in[6]
set_disable_timing sb_2__0_/mux_left_track_57/in[5]
set_disable_timing sb_2__0_/mux_right_track_8/in[0]
set_disable_timing sb_2__0_/mux_left_track_1/in[0]
set_disable_timing sb_2__0_/mux_right_track_16/in[0]
set_disable_timing sb_2__0_/mux_left_track_65/in[0]
set_disable_timing sb_2__0_/mux_right_track_24/in[0]
set_disable_timing sb_2__0_/mux_left_track_57/in[0]
set_disable_timing sb_2__0_/mux_right_track_32/in[0]
set_disable_timing sb_2__0_/mux_left_track_49/in[0]
set_disable_timing sb_2__0_/mux_right_track_40/in[0]
set_disable_timing sb_2__0_/mux_right_track_48/in[0]
set_disable_timing sb_2__0_/mux_left_track_33/in[0]
set_disable_timing sb_2__0_/mux_right_track_56/in[0]
set_disable_timing sb_2__0_/mux_right_track_64/in[0]
set_disable_timing sb_2__0_/mux_left_track_17/in[0]
set_disable_timing sb_2__0_/mux_left_track_9/in[0]
set_disable_timing sb_2__0_/mux_right_track_8/in[1]
set_disable_timing sb_2__0_/mux_left_track_1/in[1]
set_disable_timing sb_2__0_/mux_left_track_65/in[1]
set_disable_timing sb_2__0_/mux_right_track_24/in[1]
set_disable_timing sb_2__0_/mux_right_track_32/in[1]
set_disable_timing sb_2__0_/mux_left_track_41/in[1]
set_disable_timing sb_2__0_/mux_right_track_48/in[1]
set_disable_timing sb_2__0_/mux_left_track_33/in[1]
set_disable_timing sb_2__0_/mux_right_track_56/in[1]
set_disable_timing sb_2__0_/mux_left_track_25/in[1]
set_disable_timing sb_2__0_/mux_right_track_64/in[1]
set_disable_timing sb_2__0_/mux_left_track_17/in[1]
set_disable_timing sb_2__0_/mux_right_track_0/in[1]
set_disable_timing sb_2__0_/mux_right_track_8/in[2]
set_disable_timing sb_2__0_/mux_right_track_16/in[2]
set_disable_timing sb_2__0_/mux_right_track_24/in[2]
set_disable_timing sb_2__0_/mux_left_track_57/in[2]
set_disable_timing sb_2__0_/mux_left_track_49/in[2]
set_disable_timing sb_2__0_/mux_right_track_40/in[2]
set_disable_timing sb_2__0_/mux_left_track_41/in[2]
set_disable_timing sb_2__0_/mux_right_track_48/in[2]
set_disable_timing sb_2__0_/mux_right_track_56/in[2]
set_disable_timing sb_2__0_/mux_left_track_25/in[2]
set_disable_timing sb_2__0_/mux_right_track_64/in[2]
set_disable_timing sb_2__0_/mux_right_track_0/in[2]
set_disable_timing sb_2__0_/mux_left_track_9/in[2]
set_disable_timing sb_2__0_/mux_right_track_8/in[3]
set_disable_timing sb_2__0_/mux_left_track_1/in[3]
set_disable_timing sb_2__0_/mux_right_track_16/in[3]
set_disable_timing sb_2__0_/mux_left_track_65/in[3]
set_disable_timing sb_2__0_/mux_left_track_57/in[3]
set_disable_timing sb_2__0_/mux_right_track_32/in[3]
set_disable_timing sb_2__0_/mux_right_track_40/in[3]
set_disable_timing sb_2__0_/mux_left_track_41/in[3]
set_disable_timing sb_2__0_/mux_left_track_33/in[3]
set_disable_timing sb_2__0_/mux_top_track_64/in[0]
set_disable_timing sb_2__0_/mux_top_track_0/in[0]
set_disable_timing sb_2__0_/mux_top_track_2/in[0]
set_disable_timing sb_2__0_/mux_top_track_64/in[1]
set_disable_timing sb_2__0_/mux_top_track_4/in[0]
set_disable_timing sb_2__0_/mux_top_track_6/in[0]
set_disable_timing sb_2__0_/mux_top_track_8/in[0]
set_disable_timing sb_2__0_/mux_top_track_0/in[1]
set_disable_timing sb_2__0_/mux_top_track_10/in[0]
set_disable_timing sb_2__0_/mux_top_track_14/in[0]
set_disable_timing sb_2__0_/mux_top_track_2/in[1]
set_disable_timing sb_2__0_/mux_top_track_4/in[1]
set_disable_timing sb_2__0_/mux_top_track_22/in[0]
set_disable_timing sb_2__0_/mux_top_track_24/in[0]
set_disable_timing sb_2__0_/mux_top_track_26/in[0]
set_disable_timing sb_2__0_/mux_top_track_6/in[1]
set_disable_timing sb_2__0_/mux_top_track_28/in[0]
set_disable_timing sb_2__0_/mux_top_track_30/in[0]
set_disable_timing sb_2__0_/mux_top_track_32/in[0]
set_disable_timing sb_2__0_/mux_top_track_8/in[1]
set_disable_timing sb_2__0_/mux_top_track_34/in[0]
set_disable_timing sb_2__0_/mux_top_track_36/in[0]
set_disable_timing sb_2__0_/mux_top_track_38/in[0]
set_disable_timing sb_2__0_/mux_top_track_10/in[1]
set_disable_timing sb_2__0_/mux_top_track_40/in[0]
set_disable_timing sb_2__0_/mux_top_track_42/in[0]
set_disable_timing sb_2__0_/mux_top_track_44/in[0]
set_disable_timing sb_2__0_/mux_top_track_12/in[1]
set_disable_timing sb_2__0_/mux_top_track_0/in[2]
set_disable_timing sb_2__0_/mux_top_track_64/in[2]
set_disable_timing sb_2__0_/mux_top_track_62/in[0]
set_disable_timing sb_2__0_/mux_top_track_60/in[0]
set_disable_timing sb_2__0_/mux_top_track_58/in[0]
set_disable_timing sb_2__0_/mux_top_track_56/in[0]
set_disable_timing sb_2__0_/mux_top_track_64/in[3]
set_disable_timing sb_2__0_/mux_top_track_54/in[0]
set_disable_timing sb_2__0_/mux_top_track_52/in[0]
set_disable_timing sb_2__0_/mux_top_track_62/in[1]
set_disable_timing sb_2__0_/mux_top_track_44/in[1]
set_disable_timing sb_2__0_/mux_top_track_60/in[1]
set_disable_timing sb_2__0_/mux_top_track_42/in[1]
set_disable_timing sb_2__0_/mux_top_track_38/in[1]
set_disable_timing sb_2__0_/mux_top_track_36/in[1]
set_disable_timing sb_2__0_/mux_top_track_34/in[1]
set_disable_timing sb_2__0_/mux_top_track_56/in[1]
set_disable_timing sb_2__0_/mux_top_track_30/in[1]
set_disable_timing sb_2__0_/mux_top_track_28/in[1]
set_disable_timing sb_2__0_/mux_top_track_26/in[1]
set_disable_timing sb_2__0_/mux_top_track_54/in[1]
set_disable_timing sb_2__0_/mux_top_track_22/in[1]
set_disable_timing sb_2__0_/mux_top_track_20/in[1]
set_disable_timing sb_2__0_/mux_top_track_52/in[1]
set_disable_timing sb_2__0_/mux_top_track_50/in[1]
##################################################
# Disable timing for Switch block sb_2__1_
##################################################
set_disable_timing sb_2__1_/chany_top_in[0]
set_disable_timing sb_2__1_/chany_top_in[1]
set_disable_timing sb_2__1_/chany_top_out[2]
set_disable_timing sb_2__1_/chany_top_in[2]
set_disable_timing sb_2__1_/chany_top_out[3]
set_disable_timing sb_2__1_/chany_top_in[4]
set_disable_timing sb_2__1_/chany_top_out[5]
set_disable_timing sb_2__1_/chany_top_out[6]
set_disable_timing sb_2__1_/chany_top_in[7]
set_disable_timing sb_2__1_/chany_top_out[9]
set_disable_timing sb_2__1_/chany_top_out[10]
set_disable_timing sb_2__1_/chany_top_out[14]
set_disable_timing sb_2__1_/chany_top_out[15]
set_disable_timing sb_2__1_/chany_top_out[18]
set_disable_timing sb_2__1_/chany_top_out[19]
set_disable_timing sb_2__1_/chany_top_out[22]
set_disable_timing sb_2__1_/chany_top_out[23]
set_disable_timing sb_2__1_/chany_top_out[25]
set_disable_timing sb_2__1_/chany_top_in[26]
set_disable_timing sb_2__1_/chany_top_out[27]
set_disable_timing sb_2__1_/chany_top_out[29]
set_disable_timing sb_2__1_/chany_top_in[30]
set_disable_timing sb_2__1_/chany_top_out[31]
set_disable_timing sb_2__1_/chanx_right_out[0]
set_disable_timing sb_2__1_/chanx_right_out[1]
set_disable_timing sb_2__1_/chanx_right_in[1]
set_disable_timing sb_2__1_/chanx_right_out[2]
set_disable_timing sb_2__1_/chanx_right_in[8]
set_disable_timing sb_2__1_/chanx_right_out[11]
set_disable_timing sb_2__1_/chanx_right_out[14]
set_disable_timing sb_2__1_/chanx_right_out[15]
set_disable_timing sb_2__1_/chanx_right_out[16]
set_disable_timing sb_2__1_/chanx_right_in[20]
set_disable_timing sb_2__1_/chanx_right_out[23]
set_disable_timing sb_2__1_/chanx_right_in[28]
set_disable_timing sb_2__1_/chanx_right_out[29]
set_disable_timing sb_2__1_/chanx_right_in[29]
set_disable_timing sb_2__1_/chanx_right_out[31]
set_disable_timing sb_2__1_/chanx_right_in[32]
set_disable_timing sb_2__1_/chany_bottom_out[0]
set_disable_timing sb_2__1_/chany_bottom_in[1]
set_disable_timing sb_2__1_/chany_bottom_out[1]
set_disable_timing sb_2__1_/chany_bottom_in[2]
set_disable_timing sb_2__1_/chany_bottom_out[2]
set_disable_timing sb_2__1_/chany_bottom_in[3]
set_disable_timing sb_2__1_/chany_bottom_out[3]
set_disable_timing sb_2__1_/chany_bottom_in[4]
set_disable_timing sb_2__1_/chany_bottom_in[5]
set_disable_timing sb_2__1_/chany_bottom_out[5]
set_disable_timing sb_2__1_/chany_bottom_in[8]
set_disable_timing sb_2__1_/chany_bottom_in[9]
set_disable_timing sb_2__1_/chany_bottom_in[11]
set_disable_timing sb_2__1_/chany_bottom_in[13]
set_disable_timing sb_2__1_/chany_bottom_in[14]
set_disable_timing sb_2__1_/chany_bottom_in[15]
set_disable_timing sb_2__1_/chany_bottom_out[16]
set_disable_timing sb_2__1_/chany_bottom_in[17]
set_disable_timing sb_2__1_/chany_bottom_in[18]
set_disable_timing sb_2__1_/chany_bottom_in[19]
set_disable_timing sb_2__1_/chany_bottom_out[20]
set_disable_timing sb_2__1_/chany_bottom_in[21]
set_disable_timing sb_2__1_/chany_bottom_in[22]
set_disable_timing sb_2__1_/chany_bottom_in[23]
set_disable_timing sb_2__1_/chany_bottom_in[24]
set_disable_timing sb_2__1_/chany_bottom_out[24]
set_disable_timing sb_2__1_/chany_bottom_in[26]
set_disable_timing sb_2__1_/chany_bottom_in[27]
set_disable_timing sb_2__1_/chany_bottom_out[27]
set_disable_timing sb_2__1_/chany_bottom_in[28]
set_disable_timing sb_2__1_/chany_bottom_out[28]
set_disable_timing sb_2__1_/chany_bottom_in[30]
set_disable_timing sb_2__1_/chany_bottom_in[31]
set_disable_timing sb_2__1_/chany_bottom_out[31]
set_disable_timing sb_2__1_/chany_bottom_in[32]
set_disable_timing sb_2__1_/chanx_left_in[0]
set_disable_timing sb_2__1_/chanx_left_in[1]
set_disable_timing sb_2__1_/chanx_left_out[2]
set_disable_timing sb_2__1_/chanx_left_in[7]
set_disable_timing sb_2__1_/chanx_left_out[9]
set_disable_timing sb_2__1_/chanx_left_in[10]
set_disable_timing sb_2__1_/chanx_left_in[13]
set_disable_timing sb_2__1_/chanx_left_in[14]
set_disable_timing sb_2__1_/chanx_left_in[19]
set_disable_timing sb_2__1_/chanx_left_out[20]
set_disable_timing sb_2__1_/chanx_left_out[21]
set_disable_timing sb_2__1_/chanx_left_in[22]
set_disable_timing sb_2__1_/chanx_left_in[23]
set_disable_timing sb_2__1_/chanx_left_in[27]
set_disable_timing sb_2__1_/chanx_left_in[28]
set_disable_timing sb_2__1_/chanx_left_out[29]
set_disable_timing sb_2__1_/chanx_left_in[30]
set_disable_timing sb_2__1_/chanx_left_out[30]
set_disable_timing sb_2__1_/chanx_left_in[31]
set_disable_timing sb_2__1_/chanx_left_out[32]
set_disable_timing sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_2__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_2__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_2__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_2__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_2__1_/mux_top_track_0/in[0]
set_disable_timing sb_2__1_/mux_top_track_32/in[0]
set_disable_timing sb_2__1_/mux_top_track_64/in[0]
set_disable_timing sb_2__1_/mux_top_track_0/in[1]
set_disable_timing sb_2__1_/mux_top_track_8/in[0]
set_disable_timing sb_2__1_/mux_top_track_40/in[0]
set_disable_timing sb_2__1_/mux_top_track_16/in[0]
set_disable_timing sb_2__1_/mux_top_track_24/in[0]
set_disable_timing sb_2__1_/mux_top_track_32/in[1]
set_disable_timing sb_2__1_/mux_top_track_0/in[2]
set_disable_timing sb_2__1_/mux_top_track_32/in[2]
set_disable_timing sb_2__1_/mux_top_track_40/in[1]
set_disable_timing sb_2__1_/mux_top_track_48/in[0]
set_disable_timing sb_2__1_/mux_top_track_56/in[0]
set_disable_timing sb_2__1_/mux_top_track_64/in[1]
set_disable_timing sb_2__1_/mux_top_track_0/in[3]
set_disable_timing sb_2__1_/mux_right_track_0/in[3]
set_disable_timing sb_2__1_/mux_right_track_32/in[4]
set_disable_timing sb_2__1_/mux_right_track_64/in[3]
set_disable_timing sb_2__1_/mux_right_track_8/in[4]
set_disable_timing sb_2__1_/mux_right_track_16/in[4]
set_disable_timing sb_2__1_/mux_right_track_24/in[4]
set_disable_timing sb_2__1_/mux_right_track_32/in[5]
set_disable_timing sb_2__1_/mux_left_track_1/in[7]
set_disable_timing sb_2__1_/mux_left_track_33/in[8]
set_disable_timing sb_2__1_/mux_left_track_65/in[7]
set_disable_timing sb_2__1_/mux_left_track_9/in[7]
set_disable_timing sb_2__1_/mux_left_track_17/in[7]
set_disable_timing sb_2__1_/mux_left_track_25/in[7]
set_disable_timing sb_2__1_/mux_left_track_33/in[9]
set_disable_timing sb_2__1_/mux_right_track_8/in[0]
set_disable_timing sb_2__1_/mux_left_track_1/in[0]
set_disable_timing sb_2__1_/mux_right_track_16/in[0]
set_disable_timing sb_2__1_/mux_left_track_65/in[0]
set_disable_timing sb_2__1_/mux_right_track_24/in[0]
set_disable_timing sb_2__1_/mux_left_track_57/in[0]
set_disable_timing sb_2__1_/mux_left_track_1/in[1]
set_disable_timing sb_2__1_/mux_right_track_32/in[0]
set_disable_timing sb_2__1_/mux_left_track_49/in[0]
set_disable_timing sb_2__1_/mux_right_track_40/in[0]
set_disable_timing sb_2__1_/mux_left_track_41/in[0]
set_disable_timing sb_2__1_/mux_right_track_48/in[0]
set_disable_timing sb_2__1_/mux_left_track_33/in[0]
set_disable_timing sb_2__1_/mux_right_track_16/in[1]
set_disable_timing sb_2__1_/mux_left_track_65/in[1]
set_disable_timing sb_2__1_/mux_right_track_0/in[0]
set_disable_timing sb_2__1_/mux_left_track_9/in[0]
set_disable_timing sb_2__1_/mux_right_track_24/in[1]
set_disable_timing sb_2__1_/mux_right_track_8/in[2]
set_disable_timing sb_2__1_/mux_left_track_1/in[2]
set_disable_timing sb_2__1_/mux_left_track_65/in[2]
set_disable_timing sb_2__1_/mux_left_track_57/in[2]
set_disable_timing sb_2__1_/mux_right_track_32/in[1]
set_disable_timing sb_2__1_/mux_right_track_32/in[2]
set_disable_timing sb_2__1_/mux_left_track_49/in[2]
set_disable_timing sb_2__1_/mux_right_track_40/in[1]
set_disable_timing sb_2__1_/mux_left_track_41/in[1]
set_disable_timing sb_2__1_/mux_right_track_48/in[1]
set_disable_timing sb_2__1_/mux_left_track_33/in[1]
set_disable_timing sb_2__1_/mux_right_track_40/in[2]
set_disable_timing sb_2__1_/mux_left_track_41/in[2]
set_disable_timing sb_2__1_/mux_right_track_56/in[1]
set_disable_timing sb_2__1_/mux_left_track_25/in[1]
set_disable_timing sb_2__1_/mux_right_track_0/in[1]
set_disable_timing sb_2__1_/mux_left_track_9/in[1]
set_disable_timing sb_2__1_/mux_right_track_48/in[2]
set_disable_timing sb_2__1_/mux_right_track_8/in[3]
set_disable_timing sb_2__1_/mux_left_track_1/in[3]
set_disable_timing sb_2__1_/mux_right_track_16/in[3]
set_disable_timing sb_2__1_/mux_left_track_65/in[3]
set_disable_timing sb_2__1_/mux_right_track_24/in[3]
set_disable_timing sb_2__1_/mux_left_track_57/in[3]
set_disable_timing sb_2__1_/mux_right_track_56/in[2]
set_disable_timing sb_2__1_/mux_left_track_25/in[2]
set_disable_timing sb_2__1_/mux_right_track_32/in[3]
set_disable_timing sb_2__1_/mux_left_track_49/in[3]
set_disable_timing sb_2__1_/mux_left_track_41/in[3]
set_disable_timing sb_2__1_/mux_right_track_48/in[3]
set_disable_timing sb_2__1_/mux_left_track_33/in[3]
set_disable_timing sb_2__1_/mux_right_track_0/in[2]
set_disable_timing sb_2__1_/mux_top_track_64/in[2]
set_disable_timing sb_2__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_2__1_/mux_top_track_0/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_49/in[0]
set_disable_timing sb_2__1_/mux_top_track_8/in[1]
set_disable_timing sb_2__1_/mux_bottom_track_41/in[0]
set_disable_timing sb_2__1_/mux_top_track_64/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_57/in[1]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_2__1_/mux_top_track_24/in[1]
set_disable_timing sb_2__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_2__1_/mux_top_track_32/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_17/in[0]
set_disable_timing sb_2__1_/mux_top_track_0/in[5]
set_disable_timing sb_2__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_2__1_/mux_top_track_40/in[2]
set_disable_timing sb_2__1_/mux_bottom_track_9/in[0]
set_disable_timing sb_2__1_/mux_bottom_track_1/in[0]
set_disable_timing sb_2__1_/mux_top_track_56/in[1]
set_disable_timing sb_2__1_/mux_bottom_track_65/in[0]
set_disable_timing sb_2__1_/mux_top_track_8/in[2]
set_disable_timing sb_2__1_/mux_bottom_track_41/in[1]
set_disable_timing sb_2__1_/mux_bottom_track_57/in[2]
set_disable_timing sb_2__1_/mux_top_track_0/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_49/in[2]
set_disable_timing sb_2__1_/mux_top_track_8/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_2__1_/mux_top_track_16/in[2]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[1]
set_disable_timing sb_2__1_/mux_top_track_16/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_2__1_/mux_top_track_32/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_17/in[1]
set_disable_timing sb_2__1_/mux_top_track_24/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_25/in[2]
set_disable_timing sb_2__1_/mux_top_track_40/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_9/in[1]
set_disable_timing sb_2__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_2__1_/mux_top_track_56/in[2]
set_disable_timing sb_2__1_/mux_bottom_track_65/in[1]
set_disable_timing sb_2__1_/mux_top_track_32/in[5]
set_disable_timing sb_2__1_/mux_bottom_track_17/in[2]
set_disable_timing sb_2__1_/mux_bottom_track_57/in[3]
set_disable_timing sb_2__1_/mux_top_track_0/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_2__1_/mux_top_track_8/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_41/in[3]
set_disable_timing sb_2__1_/mux_top_track_40/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_2__1_/mux_top_track_16/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[3]
set_disable_timing sb_2__1_/mux_top_track_24/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_2__1_/mux_top_track_48/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_1/in[2]
set_disable_timing sb_2__1_/mux_top_track_56/in[3]
set_disable_timing sb_2__1_/mux_bottom_track_65/in[2]
set_disable_timing sb_2__1_/mux_right_track_56/in[3]
set_disable_timing sb_2__1_/mux_left_track_9/in[3]
set_disable_timing sb_2__1_/mux_right_track_48/in[4]
set_disable_timing sb_2__1_/mux_left_track_17/in[3]
set_disable_timing sb_2__1_/mux_right_track_40/in[4]
set_disable_timing sb_2__1_/mux_left_track_25/in[3]
set_disable_timing sb_2__1_/mux_right_track_56/in[4]
set_disable_timing sb_2__1_/mux_left_track_9/in[4]
set_disable_timing sb_2__1_/mux_right_track_32/in[6]
set_disable_timing sb_2__1_/mux_left_track_33/in[4]
set_disable_timing sb_2__1_/mux_right_track_24/in[5]
set_disable_timing sb_2__1_/mux_left_track_41/in[4]
set_disable_timing sb_2__1_/mux_right_track_16/in[5]
set_disable_timing sb_2__1_/mux_left_track_49/in[4]
set_disable_timing sb_2__1_/mux_right_track_8/in[5]
set_disable_timing sb_2__1_/mux_left_track_57/in[4]
set_disable_timing sb_2__1_/mux_right_track_0/in[4]
set_disable_timing sb_2__1_/mux_left_track_65/in[4]
set_disable_timing sb_2__1_/mux_right_track_64/in[4]
set_disable_timing sb_2__1_/mux_right_track_40/in[5]
set_disable_timing sb_2__1_/mux_left_track_25/in[4]
set_disable_timing sb_2__1_/mux_right_track_56/in[5]
set_disable_timing sb_2__1_/mux_left_track_9/in[5]
set_disable_timing sb_2__1_/mux_right_track_48/in[6]
set_disable_timing sb_2__1_/mux_left_track_17/in[5]
set_disable_timing sb_2__1_/mux_right_track_40/in[6]
set_disable_timing sb_2__1_/mux_left_track_25/in[5]
set_disable_timing sb_2__1_/mux_right_track_32/in[7]
set_disable_timing sb_2__1_/mux_left_track_33/in[5]
set_disable_timing sb_2__1_/mux_right_track_32/in[8]
set_disable_timing sb_2__1_/mux_left_track_33/in[6]
set_disable_timing sb_2__1_/mux_right_track_24/in[6]
set_disable_timing sb_2__1_/mux_left_track_41/in[5]
set_disable_timing sb_2__1_/mux_right_track_16/in[6]
set_disable_timing sb_2__1_/mux_left_track_49/in[5]
set_disable_timing sb_2__1_/mux_right_track_24/in[7]
set_disable_timing sb_2__1_/mux_left_track_41/in[6]
set_disable_timing sb_2__1_/mux_right_track_8/in[6]
set_disable_timing sb_2__1_/mux_left_track_57/in[5]
set_disable_timing sb_2__1_/mux_right_track_0/in[5]
set_disable_timing sb_2__1_/mux_left_track_65/in[5]
set_disable_timing sb_2__1_/mux_right_track_64/in[5]
set_disable_timing sb_2__1_/mux_left_track_1/in[5]
set_disable_timing sb_2__1_/mux_right_track_16/in[7]
set_disable_timing sb_2__1_/mux_left_track_49/in[6]
set_disable_timing sb_2__1_/mux_right_track_56/in[6]
set_disable_timing sb_2__1_/mux_left_track_9/in[6]
set_disable_timing sb_2__1_/mux_right_track_48/in[7]
set_disable_timing sb_2__1_/mux_left_track_17/in[6]
set_disable_timing sb_2__1_/mux_right_track_40/in[7]
set_disable_timing sb_2__1_/mux_left_track_25/in[6]
set_disable_timing sb_2__1_/mux_right_track_8/in[7]
set_disable_timing sb_2__1_/mux_left_track_57/in[6]
set_disable_timing sb_2__1_/mux_right_track_32/in[9]
set_disable_timing sb_2__1_/mux_left_track_33/in[7]
set_disable_timing sb_2__1_/mux_right_track_24/in[8]
set_disable_timing sb_2__1_/mux_left_track_41/in[7]
set_disable_timing sb_2__1_/mux_right_track_16/in[8]
set_disable_timing sb_2__1_/mux_left_track_49/in[7]
set_disable_timing sb_2__1_/mux_right_track_0/in[6]
set_disable_timing sb_2__1_/mux_left_track_65/in[6]
set_disable_timing sb_2__1_/mux_right_track_64/in[6]
set_disable_timing sb_2__1_/mux_left_track_1/in[6]
set_disable_timing sb_2__1_/mux_top_track_0/in[8]
set_disable_timing sb_2__1_/mux_bottom_track_65/in[3]
set_disable_timing sb_2__1_/mux_top_track_64/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_1/in[3]
set_disable_timing sb_2__1_/mux_top_track_56/in[4]
set_disable_timing sb_2__1_/mux_top_track_0/in[9]
set_disable_timing sb_2__1_/mux_top_track_48/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_25/in[4]
set_disable_timing sb_2__1_/mux_top_track_32/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_2__1_/mux_top_track_64/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_2__1_/mux_top_track_24/in[5]
set_disable_timing sb_2__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_2__1_/mux_top_track_16/in[5]
set_disable_timing sb_2__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_2__1_/mux_top_track_8/in[5]
set_disable_timing sb_2__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_9/in[4]
set_disable_timing sb_2__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_2__1_/mux_top_track_64/in[8]
set_disable_timing sb_2__1_/mux_bottom_track_1/in[5]
set_disable_timing sb_2__1_/mux_top_track_56/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_2__1_/mux_top_track_48/in[5]
set_disable_timing sb_2__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_2__1_/mux_top_track_40/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_2__1_/mux_top_track_32/in[8]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[5]
set_disable_timing sb_2__1_/mux_top_track_40/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_25/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_2__1_/mux_top_track_16/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_2__1_/mux_top_track_8/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_57/in[5]
set_disable_timing sb_2__1_/mux_top_track_32/in[9]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_65/in[6]
set_disable_timing sb_2__1_/mux_top_track_64/in[9]
set_disable_timing sb_2__1_/mux_bottom_track_1/in[6]
set_disable_timing sb_2__1_/mux_top_track_56/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_2__1_/mux_top_track_24/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_41/in[6]
set_disable_timing sb_2__1_/mux_top_track_48/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_17/in[7]
set_disable_timing sb_2__1_/mux_top_track_40/in[8]
set_disable_timing sb_2__1_/mux_bottom_track_25/in[7]
set_disable_timing sb_2__1_/mux_top_track_32/in[10]
set_disable_timing sb_2__1_/mux_bottom_track_33/in[7]
set_disable_timing sb_2__1_/mux_top_track_16/in[7]
set_disable_timing sb_2__1_/mux_bottom_track_49/in[6]
set_disable_timing sb_2__1_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__2_
##################################################
set_disable_timing sb_2__2_/chany_top_out[0]
set_disable_timing sb_2__2_/chany_top_in[0]
set_disable_timing sb_2__2_/chany_top_in[1]
set_disable_timing sb_2__2_/chany_top_out[3]
set_disable_timing sb_2__2_/chany_top_out[6]
set_disable_timing sb_2__2_/chany_top_in[6]
set_disable_timing sb_2__2_/chany_top_out[7]
set_disable_timing sb_2__2_/chany_top_out[10]
set_disable_timing sb_2__2_/chany_top_out[11]
set_disable_timing sb_2__2_/chany_top_in[11]
set_disable_timing sb_2__2_/chany_top_out[15]
set_disable_timing sb_2__2_/chany_top_out[16]
set_disable_timing sb_2__2_/chany_top_out[19]
set_disable_timing sb_2__2_/chany_top_out[20]
set_disable_timing sb_2__2_/chany_top_out[23]
set_disable_timing sb_2__2_/chany_top_in[23]
set_disable_timing sb_2__2_/chany_top_in[25]
set_disable_timing sb_2__2_/chany_top_out[26]
set_disable_timing sb_2__2_/chany_top_in[27]
set_disable_timing sb_2__2_/chany_top_out[28]
set_disable_timing sb_2__2_/chany_top_in[29]
set_disable_timing sb_2__2_/chany_top_out[30]
set_disable_timing sb_2__2_/chany_top_in[31]
set_disable_timing sb_2__2_/chany_top_out[32]
set_disable_timing sb_2__2_/chanx_right_out[0]
set_disable_timing sb_2__2_/chanx_right_out[2]
set_disable_timing sb_2__2_/chanx_right_out[6]
set_disable_timing sb_2__2_/chanx_right_out[7]
set_disable_timing sb_2__2_/chanx_right_out[8]
set_disable_timing sb_2__2_/chanx_right_in[9]
set_disable_timing sb_2__2_/chanx_right_out[10]
set_disable_timing sb_2__2_/chanx_right_out[14]
set_disable_timing sb_2__2_/chanx_right_out[16]
set_disable_timing sb_2__2_/chanx_right_out[18]
set_disable_timing sb_2__2_/chanx_right_in[18]
set_disable_timing sb_2__2_/chanx_right_in[20]
set_disable_timing sb_2__2_/chanx_right_out[23]
set_disable_timing sb_2__2_/chanx_right_in[25]
set_disable_timing sb_2__2_/chanx_right_out[26]
set_disable_timing sb_2__2_/chanx_right_in[27]
set_disable_timing sb_2__2_/chanx_right_out[28]
set_disable_timing sb_2__2_/chanx_right_in[28]
set_disable_timing sb_2__2_/chanx_right_in[29]
set_disable_timing sb_2__2_/chanx_right_out[30]
set_disable_timing sb_2__2_/chanx_right_out[31]
set_disable_timing sb_2__2_/chanx_right_out[32]
set_disable_timing sb_2__2_/chanx_right_in[32]
set_disable_timing sb_2__2_/chany_bottom_out[0]
set_disable_timing sb_2__2_/chany_bottom_out[1]
set_disable_timing sb_2__2_/chany_bottom_in[2]
set_disable_timing sb_2__2_/chany_bottom_out[2]
set_disable_timing sb_2__2_/chany_bottom_in[3]
set_disable_timing sb_2__2_/chany_bottom_out[4]
set_disable_timing sb_2__2_/chany_bottom_in[5]
set_disable_timing sb_2__2_/chany_bottom_in[6]
set_disable_timing sb_2__2_/chany_bottom_out[7]
set_disable_timing sb_2__2_/chany_bottom_in[9]
set_disable_timing sb_2__2_/chany_bottom_in[10]
set_disable_timing sb_2__2_/chany_bottom_in[14]
set_disable_timing sb_2__2_/chany_bottom_in[15]
set_disable_timing sb_2__2_/chany_bottom_in[18]
set_disable_timing sb_2__2_/chany_bottom_in[19]
set_disable_timing sb_2__2_/chany_bottom_in[22]
set_disable_timing sb_2__2_/chany_bottom_in[23]
set_disable_timing sb_2__2_/chany_bottom_in[25]
set_disable_timing sb_2__2_/chany_bottom_out[26]
set_disable_timing sb_2__2_/chany_bottom_in[27]
set_disable_timing sb_2__2_/chany_bottom_in[29]
set_disable_timing sb_2__2_/chany_bottom_out[30]
set_disable_timing sb_2__2_/chany_bottom_in[31]
set_disable_timing sb_2__2_/chanx_left_in[1]
set_disable_timing sb_2__2_/chanx_left_in[3]
set_disable_timing sb_2__2_/chanx_left_in[5]
set_disable_timing sb_2__2_/chanx_left_in[6]
set_disable_timing sb_2__2_/chanx_left_in[7]
set_disable_timing sb_2__2_/chanx_left_in[9]
set_disable_timing sb_2__2_/chanx_left_out[10]
set_disable_timing sb_2__2_/chanx_left_in[11]
set_disable_timing sb_2__2_/chanx_left_in[13]
set_disable_timing sb_2__2_/chanx_left_in[15]
set_disable_timing sb_2__2_/chanx_left_in[17]
set_disable_timing sb_2__2_/chanx_left_in[19]
set_disable_timing sb_2__2_/chanx_left_out[19]
set_disable_timing sb_2__2_/chanx_left_out[21]
set_disable_timing sb_2__2_/chanx_left_in[22]
set_disable_timing sb_2__2_/chanx_left_in[23]
set_disable_timing sb_2__2_/chanx_left_in[25]
set_disable_timing sb_2__2_/chanx_left_out[26]
set_disable_timing sb_2__2_/chanx_left_in[29]
set_disable_timing sb_2__2_/chanx_left_out[29]
set_disable_timing sb_2__2_/chanx_left_in[30]
set_disable_timing sb_2__2_/chanx_left_out[30]
set_disable_timing sb_2__2_/chanx_left_in[31]
set_disable_timing sb_2__2_/chanx_left_out[32]
set_disable_timing sb_2__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_2__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_2__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_2__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_2__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_2__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_2__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_2__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_2__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_2__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_2__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_2__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_2__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_2__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_2__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_2__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_2__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_2__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_2__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_2__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_2__2_/mux_right_track_0/in[3]
set_disable_timing sb_2__2_/mux_right_track_32/in[4]
set_disable_timing sb_2__2_/mux_right_track_64/in[3]
set_disable_timing sb_2__2_/mux_right_track_0/in[4]
set_disable_timing sb_2__2_/mux_right_track_8/in[4]
set_disable_timing sb_2__2_/mux_right_track_40/in[4]
set_disable_timing sb_2__2_/mux_right_track_16/in[4]
set_disable_timing sb_2__2_/mux_right_track_24/in[4]
set_disable_timing sb_2__2_/mux_right_track_32/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_57/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_2__2_/mux_left_track_1/in[7]
set_disable_timing sb_2__2_/mux_left_track_33/in[8]
set_disable_timing sb_2__2_/mux_left_track_65/in[7]
set_disable_timing sb_2__2_/mux_left_track_1/in[8]
set_disable_timing sb_2__2_/mux_left_track_9/in[7]
set_disable_timing sb_2__2_/mux_left_track_41/in[8]
set_disable_timing sb_2__2_/mux_left_track_17/in[7]
set_disable_timing sb_2__2_/mux_left_track_25/in[7]
set_disable_timing sb_2__2_/mux_left_track_33/in[9]
set_disable_timing sb_2__2_/mux_right_track_8/in[0]
set_disable_timing sb_2__2_/mux_left_track_1/in[0]
set_disable_timing sb_2__2_/mux_right_track_16/in[0]
set_disable_timing sb_2__2_/mux_left_track_65/in[0]
set_disable_timing sb_2__2_/mux_left_track_57/in[0]
set_disable_timing sb_2__2_/mux_right_track_8/in[1]
set_disable_timing sb_2__2_/mux_left_track_1/in[1]
set_disable_timing sb_2__2_/mux_right_track_32/in[0]
set_disable_timing sb_2__2_/mux_left_track_49/in[0]
set_disable_timing sb_2__2_/mux_right_track_40/in[0]
set_disable_timing sb_2__2_/mux_right_track_48/in[0]
set_disable_timing sb_2__2_/mux_left_track_33/in[0]
set_disable_timing sb_2__2_/mux_right_track_16/in[1]
set_disable_timing sb_2__2_/mux_left_track_65/in[1]
set_disable_timing sb_2__2_/mux_right_track_56/in[0]
set_disable_timing sb_2__2_/mux_left_track_25/in[0]
set_disable_timing sb_2__2_/mux_right_track_64/in[0]
set_disable_timing sb_2__2_/mux_left_track_17/in[0]
set_disable_timing sb_2__2_/mux_right_track_0/in[0]
set_disable_timing sb_2__2_/mux_left_track_9/in[0]
set_disable_timing sb_2__2_/mux_right_track_24/in[1]
set_disable_timing sb_2__2_/mux_left_track_57/in[1]
set_disable_timing sb_2__2_/mux_right_track_8/in[2]
set_disable_timing sb_2__2_/mux_right_track_16/in[2]
set_disable_timing sb_2__2_/mux_left_track_65/in[2]
set_disable_timing sb_2__2_/mux_right_track_24/in[2]
set_disable_timing sb_2__2_/mux_left_track_57/in[2]
set_disable_timing sb_2__2_/mux_right_track_32/in[1]
set_disable_timing sb_2__2_/mux_right_track_32/in[2]
set_disable_timing sb_2__2_/mux_left_track_49/in[2]
set_disable_timing sb_2__2_/mux_right_track_40/in[1]
set_disable_timing sb_2__2_/mux_left_track_41/in[1]
set_disable_timing sb_2__2_/mux_right_track_48/in[1]
set_disable_timing sb_2__2_/mux_left_track_33/in[1]
set_disable_timing sb_2__2_/mux_left_track_41/in[2]
set_disable_timing sb_2__2_/mux_right_track_56/in[1]
set_disable_timing sb_2__2_/mux_left_track_25/in[1]
set_disable_timing sb_2__2_/mux_right_track_64/in[1]
set_disable_timing sb_2__2_/mux_left_track_17/in[1]
set_disable_timing sb_2__2_/mux_right_track_0/in[1]
set_disable_timing sb_2__2_/mux_left_track_9/in[1]
set_disable_timing sb_2__2_/mux_right_track_48/in[2]
set_disable_timing sb_2__2_/mux_left_track_33/in[2]
set_disable_timing sb_2__2_/mux_left_track_1/in[3]
set_disable_timing sb_2__2_/mux_right_track_16/in[3]
set_disable_timing sb_2__2_/mux_left_track_65/in[3]
set_disable_timing sb_2__2_/mux_right_track_24/in[3]
set_disable_timing sb_2__2_/mux_left_track_57/in[3]
set_disable_timing sb_2__2_/mux_right_track_56/in[2]
set_disable_timing sb_2__2_/mux_left_track_25/in[2]
set_disable_timing sb_2__2_/mux_right_track_32/in[3]
set_disable_timing sb_2__2_/mux_left_track_49/in[3]
set_disable_timing sb_2__2_/mux_right_track_40/in[3]
set_disable_timing sb_2__2_/mux_left_track_41/in[3]
set_disable_timing sb_2__2_/mux_right_track_48/in[3]
set_disable_timing sb_2__2_/mux_left_track_33/in[3]
set_disable_timing sb_2__2_/mux_right_track_64/in[2]
set_disable_timing sb_2__2_/mux_left_track_17/in[2]
set_disable_timing sb_2__2_/mux_right_track_0/in[2]
set_disable_timing sb_2__2_/mux_top_track_64/in[0]
set_disable_timing sb_2__2_/mux_bottom_track_57/in[0]
set_disable_timing sb_2__2_/mux_top_track_0/in[0]
set_disable_timing sb_2__2_/mux_bottom_track_49/in[0]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[0]
set_disable_timing sb_2__2_/mux_top_track_64/in[1]
set_disable_timing sb_2__2_/mux_bottom_track_57/in[1]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[0]
set_disable_timing sb_2__2_/mux_top_track_24/in[0]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[0]
set_disable_timing sb_2__2_/mux_top_track_32/in[0]
set_disable_timing sb_2__2_/mux_top_track_0/in[1]
set_disable_timing sb_2__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_2__2_/mux_top_track_40/in[0]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[0]
set_disable_timing sb_2__2_/mux_top_track_48/in[0]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[0]
set_disable_timing sb_2__2_/mux_top_track_56/in[0]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_2__2_/mux_top_track_8/in[1]
set_disable_timing sb_2__2_/mux_top_track_64/in[2]
set_disable_timing sb_2__2_/mux_bottom_track_57/in[2]
set_disable_timing sb_2__2_/mux_top_track_0/in[2]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[2]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[1]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[2]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_2__2_/mux_top_track_32/in[1]
set_disable_timing sb_2__2_/mux_bottom_track_17/in[1]
set_disable_timing sb_2__2_/mux_top_track_24/in[2]
set_disable_timing sb_2__2_/mux_top_track_40/in[1]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[1]
set_disable_timing sb_2__2_/mux_top_track_48/in[1]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_2__2_/mux_top_track_56/in[1]
set_disable_timing sb_2__2_/mux_top_track_32/in[2]
set_disable_timing sb_2__2_/mux_top_track_64/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_57/in[3]
set_disable_timing sb_2__2_/mux_top_track_0/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_49/in[3]
set_disable_timing sb_2__2_/mux_top_track_8/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[3]
set_disable_timing sb_2__2_/mux_top_track_40/in[2]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[2]
set_disable_timing sb_2__2_/mux_top_track_16/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[3]
set_disable_timing sb_2__2_/mux_top_track_24/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[3]
set_disable_timing sb_2__2_/mux_top_track_32/in[3]
set_disable_timing sb_2__2_/mux_top_track_48/in[2]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[2]
set_disable_timing sb_2__2_/mux_top_track_56/in[2]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[2]
set_disable_timing sb_2__2_/mux_right_track_56/in[3]
set_disable_timing sb_2__2_/mux_left_track_9/in[3]
set_disable_timing sb_2__2_/mux_right_track_48/in[4]
set_disable_timing sb_2__2_/mux_right_track_40/in[5]
set_disable_timing sb_2__2_/mux_left_track_25/in[3]
set_disable_timing sb_2__2_/mux_right_track_56/in[4]
set_disable_timing sb_2__2_/mux_left_track_9/in[4]
set_disable_timing sb_2__2_/mux_right_track_32/in[6]
set_disable_timing sb_2__2_/mux_right_track_24/in[5]
set_disable_timing sb_2__2_/mux_left_track_41/in[4]
set_disable_timing sb_2__2_/mux_right_track_16/in[5]
set_disable_timing sb_2__2_/mux_left_track_49/in[4]
set_disable_timing sb_2__2_/mux_left_track_17/in[4]
set_disable_timing sb_2__2_/mux_right_track_8/in[5]
set_disable_timing sb_2__2_/mux_left_track_57/in[4]
set_disable_timing sb_2__2_/mux_right_track_0/in[5]
set_disable_timing sb_2__2_/mux_left_track_65/in[4]
set_disable_timing sb_2__2_/mux_right_track_64/in[4]
set_disable_timing sb_2__2_/mux_left_track_1/in[4]
set_disable_timing sb_2__2_/mux_right_track_40/in[6]
set_disable_timing sb_2__2_/mux_left_track_25/in[4]
set_disable_timing sb_2__2_/mux_right_track_56/in[5]
set_disable_timing sb_2__2_/mux_left_track_9/in[5]
set_disable_timing sb_2__2_/mux_right_track_48/in[6]
set_disable_timing sb_2__2_/mux_left_track_17/in[5]
set_disable_timing sb_2__2_/mux_right_track_40/in[7]
set_disable_timing sb_2__2_/mux_left_track_25/in[5]
set_disable_timing sb_2__2_/mux_right_track_32/in[7]
set_disable_timing sb_2__2_/mux_left_track_33/in[5]
set_disable_timing sb_2__2_/mux_right_track_32/in[8]
set_disable_timing sb_2__2_/mux_left_track_33/in[6]
set_disable_timing sb_2__2_/mux_right_track_24/in[6]
set_disable_timing sb_2__2_/mux_left_track_41/in[5]
set_disable_timing sb_2__2_/mux_right_track_16/in[6]
set_disable_timing sb_2__2_/mux_left_track_49/in[5]
set_disable_timing sb_2__2_/mux_right_track_24/in[7]
set_disable_timing sb_2__2_/mux_left_track_41/in[6]
set_disable_timing sb_2__2_/mux_right_track_8/in[6]
set_disable_timing sb_2__2_/mux_right_track_0/in[6]
set_disable_timing sb_2__2_/mux_left_track_65/in[5]
set_disable_timing sb_2__2_/mux_right_track_64/in[5]
set_disable_timing sb_2__2_/mux_left_track_1/in[5]
set_disable_timing sb_2__2_/mux_right_track_16/in[7]
set_disable_timing sb_2__2_/mux_left_track_49/in[6]
set_disable_timing sb_2__2_/mux_right_track_56/in[6]
set_disable_timing sb_2__2_/mux_left_track_9/in[6]
set_disable_timing sb_2__2_/mux_right_track_48/in[7]
set_disable_timing sb_2__2_/mux_left_track_17/in[6]
set_disable_timing sb_2__2_/mux_right_track_40/in[8]
set_disable_timing sb_2__2_/mux_right_track_8/in[7]
set_disable_timing sb_2__2_/mux_left_track_57/in[6]
set_disable_timing sb_2__2_/mux_right_track_32/in[9]
set_disable_timing sb_2__2_/mux_left_track_33/in[7]
set_disable_timing sb_2__2_/mux_right_track_24/in[8]
set_disable_timing sb_2__2_/mux_left_track_41/in[7]
set_disable_timing sb_2__2_/mux_right_track_16/in[8]
set_disable_timing sb_2__2_/mux_left_track_49/in[7]
set_disable_timing sb_2__2_/mux_right_track_0/in[7]
set_disable_timing sb_2__2_/mux_left_track_65/in[6]
set_disable_timing sb_2__2_/mux_right_track_64/in[6]
set_disable_timing sb_2__2_/mux_top_track_0/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[5]
set_disable_timing sb_2__2_/mux_top_track_64/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[6]
set_disable_timing sb_2__2_/mux_top_track_56/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_2__2_/mux_top_track_0/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[6]
set_disable_timing sb_2__2_/mux_top_track_48/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_2__2_/mux_top_track_40/in[3]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_2__2_/mux_top_track_32/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[7]
set_disable_timing sb_2__2_/mux_top_track_64/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[7]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[6]
set_disable_timing sb_2__2_/mux_top_track_16/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_49/in[5]
set_disable_timing sb_2__2_/mux_top_track_8/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_2__2_/mux_top_track_56/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[6]
set_disable_timing sb_2__2_/mux_top_track_0/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[7]
set_disable_timing sb_2__2_/mux_top_track_64/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[8]
set_disable_timing sb_2__2_/mux_top_track_56/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[7]
set_disable_timing sb_2__2_/mux_top_track_48/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_2__2_/mux_top_track_40/in[4]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[6]
set_disable_timing sb_2__2_/mux_top_track_32/in[5]
set_disable_timing sb_2__2_/mux_top_track_40/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[7]
set_disable_timing sb_2__2_/mux_top_track_24/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[7]
set_disable_timing sb_2__2_/mux_top_track_16/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_49/in[6]
set_disable_timing sb_2__2_/mux_top_track_8/in[5]
set_disable_timing sb_2__2_/mux_bottom_track_57/in[6]
set_disable_timing sb_2__2_/mux_top_track_32/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[9]
set_disable_timing sb_2__2_/mux_top_track_0/in[7]
set_disable_timing sb_2__2_/mux_bottom_track_65/in[8]
set_disable_timing sb_2__2_/mux_top_track_64/in[7]
set_disable_timing sb_2__2_/mux_bottom_track_1/in[9]
set_disable_timing sb_2__2_/mux_top_track_56/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_9/in[8]
set_disable_timing sb_2__2_/mux_top_track_24/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_41/in[8]
set_disable_timing sb_2__2_/mux_top_track_48/in[6]
set_disable_timing sb_2__2_/mux_top_track_40/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_25/in[8]
set_disable_timing sb_2__2_/mux_top_track_32/in[7]
set_disable_timing sb_2__2_/mux_bottom_track_33/in[10]
set_disable_timing sb_2__2_/mux_top_track_16/in[6]
set_disable_timing sb_2__2_/mux_bottom_track_49/in[7]
set_disable_timing sb_2__2_/mux_top_track_8/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_2__3_/chany_top_in[0]
set_disable_timing sb_2__3_/chany_top_out[1]
set_disable_timing sb_2__3_/chany_top_in[3]
set_disable_timing sb_2__3_/chany_top_in[5]
set_disable_timing sb_2__3_/chany_top_out[7]
set_disable_timing sb_2__3_/chany_top_in[7]
set_disable_timing sb_2__3_/chany_top_in[10]
set_disable_timing sb_2__3_/chany_top_out[11]
set_disable_timing sb_2__3_/chany_top_in[11]
set_disable_timing sb_2__3_/chany_top_out[12]
set_disable_timing sb_2__3_/chany_top_in[15]
set_disable_timing sb_2__3_/chany_top_out[16]
set_disable_timing sb_2__3_/chany_top_out[17]
set_disable_timing sb_2__3_/chany_top_in[19]
set_disable_timing sb_2__3_/chany_top_out[20]
set_disable_timing sb_2__3_/chany_top_out[21]
set_disable_timing sb_2__3_/chany_top_in[22]
set_disable_timing sb_2__3_/chany_top_in[23]
set_disable_timing sb_2__3_/chany_top_in[24]
set_disable_timing sb_2__3_/chany_top_in[26]
set_disable_timing sb_2__3_/chany_top_out[27]
set_disable_timing sb_2__3_/chany_top_in[27]
set_disable_timing sb_2__3_/chany_top_in[28]
set_disable_timing sb_2__3_/chany_top_out[29]
set_disable_timing sb_2__3_/chany_top_in[30]
set_disable_timing sb_2__3_/chany_top_out[31]
set_disable_timing sb_2__3_/chany_top_in[31]
set_disable_timing sb_2__3_/chany_top_in[32]
set_disable_timing sb_2__3_/chanx_right_out[2]
set_disable_timing sb_2__3_/chanx_right_out[4]
set_disable_timing sb_2__3_/chanx_right_out[6]
set_disable_timing sb_2__3_/chanx_right_out[7]
set_disable_timing sb_2__3_/chanx_right_in[8]
set_disable_timing sb_2__3_/chanx_right_out[10]
set_disable_timing sb_2__3_/chanx_right_out[11]
set_disable_timing sb_2__3_/chanx_right_out[12]
set_disable_timing sb_2__3_/chanx_right_in[12]
set_disable_timing sb_2__3_/chanx_right_out[15]
set_disable_timing sb_2__3_/chanx_right_in[15]
set_disable_timing sb_2__3_/chanx_right_out[16]
set_disable_timing sb_2__3_/chanx_right_out[18]
set_disable_timing sb_2__3_/chanx_right_out[19]
set_disable_timing sb_2__3_/chanx_right_out[20]
set_disable_timing sb_2__3_/chanx_right_out[22]
set_disable_timing sb_2__3_/chanx_right_out[23]
set_disable_timing sb_2__3_/chanx_right_out[24]
set_disable_timing sb_2__3_/chanx_right_in[24]
set_disable_timing sb_2__3_/chanx_right_in[26]
set_disable_timing sb_2__3_/chanx_right_out[27]
set_disable_timing sb_2__3_/chanx_right_in[28]
set_disable_timing sb_2__3_/chanx_right_out[31]
set_disable_timing sb_2__3_/chanx_right_out[32]
set_disable_timing sb_2__3_/chany_bottom_in[0]
set_disable_timing sb_2__3_/chany_bottom_out[0]
set_disable_timing sb_2__3_/chany_bottom_out[1]
set_disable_timing sb_2__3_/chany_bottom_in[3]
set_disable_timing sb_2__3_/chany_bottom_in[6]
set_disable_timing sb_2__3_/chany_bottom_out[6]
set_disable_timing sb_2__3_/chany_bottom_in[7]
set_disable_timing sb_2__3_/chany_bottom_in[10]
set_disable_timing sb_2__3_/chany_bottom_in[11]
set_disable_timing sb_2__3_/chany_bottom_out[11]
set_disable_timing sb_2__3_/chany_bottom_in[15]
set_disable_timing sb_2__3_/chany_bottom_in[16]
set_disable_timing sb_2__3_/chany_bottom_in[19]
set_disable_timing sb_2__3_/chany_bottom_in[20]
set_disable_timing sb_2__3_/chany_bottom_in[23]
set_disable_timing sb_2__3_/chany_bottom_out[23]
set_disable_timing sb_2__3_/chany_bottom_out[25]
set_disable_timing sb_2__3_/chany_bottom_in[26]
set_disable_timing sb_2__3_/chany_bottom_out[27]
set_disable_timing sb_2__3_/chany_bottom_in[28]
set_disable_timing sb_2__3_/chany_bottom_out[29]
set_disable_timing sb_2__3_/chany_bottom_in[30]
set_disable_timing sb_2__3_/chany_bottom_out[31]
set_disable_timing sb_2__3_/chany_bottom_in[32]
set_disable_timing sb_2__3_/chanx_left_out[0]
set_disable_timing sb_2__3_/chanx_left_in[1]
set_disable_timing sb_2__3_/chanx_left_in[3]
set_disable_timing sb_2__3_/chanx_left_out[4]
set_disable_timing sb_2__3_/chanx_left_in[5]
set_disable_timing sb_2__3_/chanx_left_in[6]
set_disable_timing sb_2__3_/chanx_left_in[7]
set_disable_timing sb_2__3_/chanx_left_out[8]
set_disable_timing sb_2__3_/chanx_left_in[9]
set_disable_timing sb_2__3_/chanx_left_out[9]
set_disable_timing sb_2__3_/chanx_left_in[10]
set_disable_timing sb_2__3_/chanx_left_out[13]
set_disable_timing sb_2__3_/chanx_left_in[14]
set_disable_timing sb_2__3_/chanx_left_in[15]
set_disable_timing sb_2__3_/chanx_left_in[17]
set_disable_timing sb_2__3_/chanx_left_in[18]
set_disable_timing sb_2__3_/chanx_left_in[19]
set_disable_timing sb_2__3_/chanx_left_in[21]
set_disable_timing sb_2__3_/chanx_left_in[22]
set_disable_timing sb_2__3_/chanx_left_in[23]
set_disable_timing sb_2__3_/chanx_left_out[24]
set_disable_timing sb_2__3_/chanx_left_out[25]
set_disable_timing sb_2__3_/chanx_left_in[26]
set_disable_timing sb_2__3_/chanx_left_in[27]
set_disable_timing sb_2__3_/chanx_left_out[27]
set_disable_timing sb_2__3_/chanx_left_out[28]
set_disable_timing sb_2__3_/chanx_left_out[29]
set_disable_timing sb_2__3_/chanx_left_in[30]
set_disable_timing sb_2__3_/mux_right_track_8/in[0]
set_disable_timing sb_2__3_/mux_left_track_1/in[0]
set_disable_timing sb_2__3_/mux_right_track_16/in[0]
set_disable_timing sb_2__3_/mux_left_track_65/in[0]
set_disable_timing sb_2__3_/mux_right_track_24/in[0]
set_disable_timing sb_2__3_/mux_left_track_57/in[0]
set_disable_timing sb_2__3_/mux_right_track_8/in[1]
set_disable_timing sb_2__3_/mux_left_track_1/in[1]
set_disable_timing sb_2__3_/mux_right_track_32/in[0]
set_disable_timing sb_2__3_/mux_left_track_49/in[0]
set_disable_timing sb_2__3_/mux_right_track_40/in[0]
set_disable_timing sb_2__3_/mux_left_track_41/in[0]
set_disable_timing sb_2__3_/mux_right_track_48/in[0]
set_disable_timing sb_2__3_/mux_right_track_16/in[1]
set_disable_timing sb_2__3_/mux_left_track_65/in[1]
set_disable_timing sb_2__3_/mux_right_track_56/in[0]
set_disable_timing sb_2__3_/mux_left_track_25/in[0]
set_disable_timing sb_2__3_/mux_right_track_64/in[0]
set_disable_timing sb_2__3_/mux_left_track_17/in[0]
set_disable_timing sb_2__3_/mux_right_track_0/in[0]
set_disable_timing sb_2__3_/mux_left_track_9/in[0]
set_disable_timing sb_2__3_/mux_right_track_24/in[1]
set_disable_timing sb_2__3_/mux_left_track_57/in[1]
set_disable_timing sb_2__3_/mux_right_track_8/in[2]
set_disable_timing sb_2__3_/mux_left_track_1/in[2]
set_disable_timing sb_2__3_/mux_right_track_16/in[2]
set_disable_timing sb_2__3_/mux_left_track_65/in[2]
set_disable_timing sb_2__3_/mux_right_track_24/in[2]
set_disable_timing sb_2__3_/mux_left_track_57/in[2]
set_disable_timing sb_2__3_/mux_right_track_32/in[1]
set_disable_timing sb_2__3_/mux_left_track_49/in[1]
set_disable_timing sb_2__3_/mux_right_track_32/in[2]
set_disable_timing sb_2__3_/mux_left_track_49/in[2]
set_disable_timing sb_2__3_/mux_right_track_40/in[1]
set_disable_timing sb_2__3_/mux_right_track_48/in[1]
set_disable_timing sb_2__3_/mux_right_track_40/in[2]
set_disable_timing sb_2__3_/mux_left_track_41/in[2]
set_disable_timing sb_2__3_/mux_right_track_56/in[1]
set_disable_timing sb_2__3_/mux_left_track_25/in[1]
set_disable_timing sb_2__3_/mux_right_track_64/in[1]
set_disable_timing sb_2__3_/mux_left_track_17/in[1]
set_disable_timing sb_2__3_/mux_right_track_0/in[1]
set_disable_timing sb_2__3_/mux_left_track_9/in[1]
set_disable_timing sb_2__3_/mux_right_track_48/in[2]
set_disable_timing sb_2__3_/mux_left_track_33/in[2]
set_disable_timing sb_2__3_/mux_right_track_8/in[3]
set_disable_timing sb_2__3_/mux_left_track_1/in[3]
set_disable_timing sb_2__3_/mux_left_track_65/in[3]
set_disable_timing sb_2__3_/mux_right_track_24/in[3]
set_disable_timing sb_2__3_/mux_left_track_57/in[3]
set_disable_timing sb_2__3_/mux_right_track_56/in[2]
set_disable_timing sb_2__3_/mux_left_track_25/in[2]
set_disable_timing sb_2__3_/mux_right_track_32/in[3]
set_disable_timing sb_2__3_/mux_left_track_49/in[3]
set_disable_timing sb_2__3_/mux_right_track_40/in[3]
set_disable_timing sb_2__3_/mux_left_track_41/in[3]
set_disable_timing sb_2__3_/mux_right_track_48/in[3]
set_disable_timing sb_2__3_/mux_left_track_33/in[3]
set_disable_timing sb_2__3_/mux_right_track_64/in[2]
set_disable_timing sb_2__3_/mux_left_track_17/in[2]
set_disable_timing sb_2__3_/mux_right_track_0/in[2]
set_disable_timing sb_2__3_/mux_left_track_9/in[2]
set_disable_timing sb_2__3_/mux_top_track_64/in[0]
set_disable_timing sb_2__3_/mux_bottom_track_57/in[0]
set_disable_timing sb_2__3_/mux_top_track_0/in[0]
set_disable_timing sb_2__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_2__3_/mux_top_track_64/in[1]
set_disable_timing sb_2__3_/mux_bottom_track_57/in[1]
set_disable_timing sb_2__3_/mux_top_track_16/in[0]
set_disable_timing sb_2__3_/mux_bottom_track_33/in[0]
set_disable_timing sb_2__3_/mux_top_track_24/in[0]
set_disable_timing sb_2__3_/mux_top_track_32/in[0]
set_disable_timing sb_2__3_/mux_top_track_0/in[1]
set_disable_timing sb_2__3_/mux_bottom_track_49/in[1]
set_disable_timing sb_2__3_/mux_top_track_40/in[0]
set_disable_timing sb_2__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_2__3_/mux_top_track_48/in[0]
set_disable_timing sb_2__3_/mux_bottom_track_1/in[0]
set_disable_timing sb_2__3_/mux_top_track_56/in[0]
set_disable_timing sb_2__3_/mux_bottom_track_65/in[0]
set_disable_timing sb_2__3_/mux_top_track_64/in[2]
set_disable_timing sb_2__3_/mux_bottom_track_57/in[2]
set_disable_timing sb_2__3_/mux_top_track_0/in[2]
set_disable_timing sb_2__3_/mux_bottom_track_49/in[2]
set_disable_timing sb_2__3_/mux_top_track_16/in[1]
set_disable_timing sb_2__3_/mux_bottom_track_33/in[1]
set_disable_timing sb_2__3_/mux_top_track_16/in[2]
set_disable_timing sb_2__3_/mux_top_track_24/in[1]
set_disable_timing sb_2__3_/mux_bottom_track_25/in[1]
set_disable_timing sb_2__3_/mux_top_track_32/in[1]
set_disable_timing sb_2__3_/mux_top_track_24/in[2]
set_disable_timing sb_2__3_/mux_top_track_40/in[1]
set_disable_timing sb_2__3_/mux_top_track_48/in[1]
set_disable_timing sb_2__3_/mux_bottom_track_1/in[1]
set_disable_timing sb_2__3_/mux_top_track_56/in[1]
set_disable_timing sb_2__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_2__3_/mux_top_track_32/in[2]
set_disable_timing sb_2__3_/mux_bottom_track_17/in[2]
set_disable_timing sb_2__3_/mux_top_track_64/in[3]
set_disable_timing sb_2__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_2__3_/mux_top_track_0/in[3]
set_disable_timing sb_2__3_/mux_top_track_8/in[3]
set_disable_timing sb_2__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_2__3_/mux_top_track_40/in[2]
set_disable_timing sb_2__3_/mux_bottom_track_9/in[2]
set_disable_timing sb_2__3_/mux_top_track_16/in[3]
set_disable_timing sb_2__3_/mux_bottom_track_33/in[3]
set_disable_timing sb_2__3_/mux_top_track_24/in[3]
set_disable_timing sb_2__3_/mux_top_track_32/in[3]
set_disable_timing sb_2__3_/mux_top_track_48/in[2]
set_disable_timing sb_2__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_2__3_/mux_bottom_track_65/in[2]
set_disable_timing sb_2__3_/mux_right_track_56/in[3]
set_disable_timing sb_2__3_/mux_left_track_9/in[3]
set_disable_timing sb_2__3_/mux_right_track_48/in[4]
set_disable_timing sb_2__3_/mux_left_track_17/in[3]
set_disable_timing sb_2__3_/mux_right_track_40/in[4]
set_disable_timing sb_2__3_/mux_left_track_25/in[3]
set_disable_timing sb_2__3_/mux_right_track_56/in[4]
set_disable_timing sb_2__3_/mux_left_track_9/in[4]
set_disable_timing sb_2__3_/mux_right_track_32/in[4]
set_disable_timing sb_2__3_/mux_right_track_24/in[4]
set_disable_timing sb_2__3_/mux_left_track_41/in[4]
set_disable_timing sb_2__3_/mux_right_track_16/in[4]
set_disable_timing sb_2__3_/mux_left_track_49/in[4]
set_disable_timing sb_2__3_/mux_right_track_48/in[5]
set_disable_timing sb_2__3_/mux_left_track_17/in[4]
set_disable_timing sb_2__3_/mux_right_track_8/in[4]
set_disable_timing sb_2__3_/mux_left_track_57/in[4]
set_disable_timing sb_2__3_/mux_left_track_65/in[4]
set_disable_timing sb_2__3_/mux_right_track_64/in[3]
set_disable_timing sb_2__3_/mux_left_track_1/in[4]
set_disable_timing sb_2__3_/mux_right_track_40/in[5]
set_disable_timing sb_2__3_/mux_left_track_25/in[4]
set_disable_timing sb_2__3_/mux_left_track_9/in[5]
set_disable_timing sb_2__3_/mux_right_track_48/in[6]
set_disable_timing sb_2__3_/mux_left_track_17/in[5]
set_disable_timing sb_2__3_/mux_right_track_40/in[6]
set_disable_timing sb_2__3_/mux_right_track_32/in[5]
set_disable_timing sb_2__3_/mux_left_track_33/in[5]
set_disable_timing sb_2__3_/mux_right_track_32/in[6]
set_disable_timing sb_2__3_/mux_left_track_33/in[6]
set_disable_timing sb_2__3_/mux_right_track_24/in[5]
set_disable_timing sb_2__3_/mux_left_track_41/in[5]
set_disable_timing sb_2__3_/mux_right_track_16/in[5]
set_disable_timing sb_2__3_/mux_left_track_49/in[5]
set_disable_timing sb_2__3_/mux_right_track_24/in[6]
set_disable_timing sb_2__3_/mux_left_track_41/in[6]
set_disable_timing sb_2__3_/mux_right_track_8/in[5]
set_disable_timing sb_2__3_/mux_left_track_57/in[5]
set_disable_timing sb_2__3_/mux_right_track_0/in[4]
set_disable_timing sb_2__3_/mux_left_track_65/in[5]
set_disable_timing sb_2__3_/mux_right_track_64/in[4]
set_disable_timing sb_2__3_/mux_left_track_1/in[5]
set_disable_timing sb_2__3_/mux_right_track_16/in[6]
set_disable_timing sb_2__3_/mux_left_track_49/in[6]
set_disable_timing sb_2__3_/mux_right_track_56/in[6]
set_disable_timing sb_2__3_/mux_left_track_9/in[6]
set_disable_timing sb_2__3_/mux_right_track_48/in[7]
set_disable_timing sb_2__3_/mux_left_track_17/in[6]
set_disable_timing sb_2__3_/mux_right_track_40/in[7]
set_disable_timing sb_2__3_/mux_left_track_25/in[6]
set_disable_timing sb_2__3_/mux_right_track_8/in[6]
set_disable_timing sb_2__3_/mux_left_track_57/in[6]
set_disable_timing sb_2__3_/mux_right_track_32/in[7]
set_disable_timing sb_2__3_/mux_left_track_33/in[7]
set_disable_timing sb_2__3_/mux_right_track_24/in[7]
set_disable_timing sb_2__3_/mux_left_track_41/in[7]
set_disable_timing sb_2__3_/mux_right_track_16/in[7]
set_disable_timing sb_2__3_/mux_left_track_49/in[7]
set_disable_timing sb_2__3_/mux_right_track_0/in[5]
set_disable_timing sb_2__3_/mux_right_track_64/in[5]
set_disable_timing sb_2__3_/mux_left_track_1/in[6]
set_disable_timing sb_2__3_/mux_bottom_track_65/in[3]
set_disable_timing sb_2__3_/mux_top_track_64/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_1/in[3]
set_disable_timing sb_2__3_/mux_top_track_56/in[3]
set_disable_timing sb_2__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_2__3_/mux_top_track_0/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_2__3_/mux_top_track_40/in[3]
set_disable_timing sb_2__3_/mux_bottom_track_25/in[4]
set_disable_timing sb_2__3_/mux_top_track_32/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_33/in[4]
set_disable_timing sb_2__3_/mux_top_track_64/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_1/in[4]
set_disable_timing sb_2__3_/mux_top_track_24/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_41/in[4]
set_disable_timing sb_2__3_/mux_top_track_16/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_49/in[4]
set_disable_timing sb_2__3_/mux_top_track_8/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_57/in[4]
set_disable_timing sb_2__3_/mux_top_track_56/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_9/in[4]
set_disable_timing sb_2__3_/mux_top_track_0/in[6]
set_disable_timing sb_2__3_/mux_bottom_track_65/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_2__3_/mux_top_track_56/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_2__3_/mux_top_track_48/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_17/in[5]
set_disable_timing sb_2__3_/mux_top_track_40/in[4]
set_disable_timing sb_2__3_/mux_bottom_track_25/in[5]
set_disable_timing sb_2__3_/mux_top_track_32/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_33/in[5]
set_disable_timing sb_2__3_/mux_top_track_40/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_25/in[6]
set_disable_timing sb_2__3_/mux_top_track_24/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_41/in[5]
set_disable_timing sb_2__3_/mux_top_track_16/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_49/in[5]
set_disable_timing sb_2__3_/mux_top_track_8/in[5]
set_disable_timing sb_2__3_/mux_bottom_track_57/in[5]
set_disable_timing sb_2__3_/mux_top_track_32/in[6]
set_disable_timing sb_2__3_/mux_bottom_track_33/in[6]
set_disable_timing sb_2__3_/mux_top_track_0/in[7]
set_disable_timing sb_2__3_/mux_top_track_64/in[7]
set_disable_timing sb_2__3_/mux_bottom_track_1/in[6]
set_disable_timing sb_2__3_/mux_top_track_56/in[6]
set_disable_timing sb_2__3_/mux_bottom_track_9/in[6]
set_disable_timing sb_2__3_/mux_top_track_24/in[6]
set_disable_timing sb_2__3_/mux_bottom_track_41/in[6]
set_disable_timing sb_2__3_/mux_top_track_40/in[6]
set_disable_timing sb_2__3_/mux_bottom_track_25/in[7]
set_disable_timing sb_2__3_/mux_top_track_32/in[7]
set_disable_timing sb_2__3_/mux_bottom_track_33/in[7]
set_disable_timing sb_2__3_/mux_bottom_track_49/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_2__4_/chany_top_out[0]
set_disable_timing sb_2__4_/chany_top_out[2]
set_disable_timing sb_2__4_/chany_top_in[2]
set_disable_timing sb_2__4_/chany_top_in[3]
set_disable_timing sb_2__4_/chany_top_out[4]
set_disable_timing sb_2__4_/chany_top_in[4]
set_disable_timing sb_2__4_/chany_top_in[6]
set_disable_timing sb_2__4_/chany_top_in[7]
set_disable_timing sb_2__4_/chany_top_out[8]
set_disable_timing sb_2__4_/chany_top_in[9]
set_disable_timing sb_2__4_/chany_top_in[10]
set_disable_timing sb_2__4_/chany_top_in[11]
set_disable_timing sb_2__4_/chany_top_out[12]
set_disable_timing sb_2__4_/chany_top_out[13]
set_disable_timing sb_2__4_/chany_top_in[14]
set_disable_timing sb_2__4_/chany_top_in[15]
set_disable_timing sb_2__4_/chany_top_out[16]
set_disable_timing sb_2__4_/chany_top_out[17]
set_disable_timing sb_2__4_/chany_top_out[18]
set_disable_timing sb_2__4_/chany_top_in[18]
set_disable_timing sb_2__4_/chany_top_in[19]
set_disable_timing sb_2__4_/chany_top_out[21]
set_disable_timing sb_2__4_/chany_top_in[21]
set_disable_timing sb_2__4_/chany_top_out[22]
set_disable_timing sb_2__4_/chany_top_in[22]
set_disable_timing sb_2__4_/chany_top_in[23]
set_disable_timing sb_2__4_/chany_top_out[24]
set_disable_timing sb_2__4_/chany_top_in[25]
set_disable_timing sb_2__4_/chany_top_in[26]
set_disable_timing sb_2__4_/chany_top_in[27]
set_disable_timing sb_2__4_/chany_top_out[28]
set_disable_timing sb_2__4_/chany_top_in[29]
set_disable_timing sb_2__4_/chany_top_out[30]
set_disable_timing sb_2__4_/chany_top_in[30]
set_disable_timing sb_2__4_/chany_top_in[31]
set_disable_timing sb_2__4_/chanx_right_out[1]
set_disable_timing sb_2__4_/chanx_right_in[1]
set_disable_timing sb_2__4_/chanx_right_out[2]
set_disable_timing sb_2__4_/chanx_right_out[3]
set_disable_timing sb_2__4_/chanx_right_in[3]
set_disable_timing sb_2__4_/chanx_right_in[4]
set_disable_timing sb_2__4_/chanx_right_in[5]
set_disable_timing sb_2__4_/chanx_right_out[6]
set_disable_timing sb_2__4_/chanx_right_out[7]
set_disable_timing sb_2__4_/chanx_right_in[8]
set_disable_timing sb_2__4_/chanx_right_in[9]
set_disable_timing sb_2__4_/chanx_right_in[10]
set_disable_timing sb_2__4_/chanx_right_in[11]
set_disable_timing sb_2__4_/chanx_right_out[12]
set_disable_timing sb_2__4_/chanx_right_in[12]
set_disable_timing sb_2__4_/chanx_right_out[13]
set_disable_timing sb_2__4_/chanx_right_in[13]
set_disable_timing sb_2__4_/chanx_right_out[14]
set_disable_timing sb_2__4_/chanx_right_in[16]
set_disable_timing sb_2__4_/chanx_right_in[17]
set_disable_timing sb_2__4_/chanx_right_out[19]
set_disable_timing sb_2__4_/chanx_right_in[21]
set_disable_timing sb_2__4_/chanx_right_out[23]
set_disable_timing sb_2__4_/chanx_right_in[23]
set_disable_timing sb_2__4_/chanx_right_out[24]
set_disable_timing sb_2__4_/chanx_right_in[25]
set_disable_timing sb_2__4_/chanx_right_out[26]
set_disable_timing sb_2__4_/chanx_right_out[27]
set_disable_timing sb_2__4_/chanx_right_out[28]
set_disable_timing sb_2__4_/chanx_right_out[29]
set_disable_timing sb_2__4_/chanx_right_out[30]
set_disable_timing sb_2__4_/chanx_right_out[31]
set_disable_timing sb_2__4_/chanx_right_in[31]
set_disable_timing sb_2__4_/chanx_right_in[32]
set_disable_timing sb_2__4_/chany_bottom_out[0]
set_disable_timing sb_2__4_/chany_bottom_in[1]
set_disable_timing sb_2__4_/chany_bottom_out[3]
set_disable_timing sb_2__4_/chany_bottom_out[5]
set_disable_timing sb_2__4_/chany_bottom_in[7]
set_disable_timing sb_2__4_/chany_bottom_out[7]
set_disable_timing sb_2__4_/chany_bottom_out[10]
set_disable_timing sb_2__4_/chany_bottom_in[11]
set_disable_timing sb_2__4_/chany_bottom_out[11]
set_disable_timing sb_2__4_/chany_bottom_in[12]
set_disable_timing sb_2__4_/chany_bottom_out[15]
set_disable_timing sb_2__4_/chany_bottom_in[16]
set_disable_timing sb_2__4_/chany_bottom_in[17]
set_disable_timing sb_2__4_/chany_bottom_out[19]
set_disable_timing sb_2__4_/chany_bottom_in[20]
set_disable_timing sb_2__4_/chany_bottom_in[21]
set_disable_timing sb_2__4_/chany_bottom_out[22]
set_disable_timing sb_2__4_/chany_bottom_out[23]
set_disable_timing sb_2__4_/chany_bottom_out[24]
set_disable_timing sb_2__4_/chany_bottom_out[26]
set_disable_timing sb_2__4_/chany_bottom_in[27]
set_disable_timing sb_2__4_/chany_bottom_out[27]
set_disable_timing sb_2__4_/chany_bottom_out[28]
set_disable_timing sb_2__4_/chany_bottom_in[29]
set_disable_timing sb_2__4_/chany_bottom_out[30]
set_disable_timing sb_2__4_/chany_bottom_in[31]
set_disable_timing sb_2__4_/chany_bottom_out[31]
set_disable_timing sb_2__4_/chany_bottom_out[32]
set_disable_timing sb_2__4_/chanx_left_in[0]
set_disable_timing sb_2__4_/chanx_left_in[1]
set_disable_timing sb_2__4_/chanx_left_in[2]
set_disable_timing sb_2__4_/chanx_left_out[2]
set_disable_timing sb_2__4_/chanx_left_in[3]
set_disable_timing sb_2__4_/chanx_left_out[4]
set_disable_timing sb_2__4_/chanx_left_in[5]
set_disable_timing sb_2__4_/chanx_left_out[5]
set_disable_timing sb_2__4_/chanx_left_in[6]
set_disable_timing sb_2__4_/chanx_left_out[6]
set_disable_timing sb_2__4_/chanx_left_in[7]
set_disable_timing sb_2__4_/chanx_left_out[8]
set_disable_timing sb_2__4_/chanx_left_out[9]
set_disable_timing sb_2__4_/chanx_left_out[10]
set_disable_timing sb_2__4_/chanx_left_in[11]
set_disable_timing sb_2__4_/chanx_left_out[11]
set_disable_timing sb_2__4_/chanx_left_in[12]
set_disable_timing sb_2__4_/chanx_left_out[12]
set_disable_timing sb_2__4_/chanx_left_in[13]
set_disable_timing sb_2__4_/chanx_left_out[13]
set_disable_timing sb_2__4_/chanx_left_out[14]
set_disable_timing sb_2__4_/chanx_left_in[15]
set_disable_timing sb_2__4_/chanx_left_out[16]
set_disable_timing sb_2__4_/chanx_left_out[17]
set_disable_timing sb_2__4_/chanx_left_in[18]
set_disable_timing sb_2__4_/chanx_left_out[18]
set_disable_timing sb_2__4_/chanx_left_in[19]
set_disable_timing sb_2__4_/chanx_left_in[22]
set_disable_timing sb_2__4_/chanx_left_out[22]
set_disable_timing sb_2__4_/chanx_left_in[23]
set_disable_timing sb_2__4_/chanx_left_in[25]
set_disable_timing sb_2__4_/chanx_left_in[26]
set_disable_timing sb_2__4_/chanx_left_out[26]
set_disable_timing sb_2__4_/chanx_left_in[27]
set_disable_timing sb_2__4_/chanx_left_in[28]
set_disable_timing sb_2__4_/chanx_left_out[28]
set_disable_timing sb_2__4_/chanx_left_in[29]
set_disable_timing sb_2__4_/chanx_left_in[30]
set_disable_timing sb_2__4_/chanx_left_in[31]
set_disable_timing sb_2__4_/chanx_left_in[32]
set_disable_timing sb_2__4_/chanx_left_out[32]
set_disable_timing sb_2__4_/mux_right_track_16/in[0]
set_disable_timing sb_2__4_/mux_left_track_65/in[0]
set_disable_timing sb_2__4_/mux_right_track_24/in[0]
set_disable_timing sb_2__4_/mux_left_track_57/in[0]
set_disable_timing sb_2__4_/mux_right_track_8/in[1]
set_disable_timing sb_2__4_/mux_left_track_1/in[1]
set_disable_timing sb_2__4_/mux_right_track_32/in[0]
set_disable_timing sb_2__4_/mux_left_track_49/in[0]
set_disable_timing sb_2__4_/mux_left_track_41/in[0]
set_disable_timing sb_2__4_/mux_right_track_48/in[0]
set_disable_timing sb_2__4_/mux_left_track_33/in[0]
set_disable_timing sb_2__4_/mux_right_track_16/in[1]
set_disable_timing sb_2__4_/mux_left_track_65/in[1]
set_disable_timing sb_2__4_/mux_right_track_56/in[0]
set_disable_timing sb_2__4_/mux_left_track_25/in[0]
set_disable_timing sb_2__4_/mux_right_track_64/in[0]
set_disable_timing sb_2__4_/mux_left_track_17/in[0]
set_disable_timing sb_2__4_/mux_right_track_0/in[0]
set_disable_timing sb_2__4_/mux_left_track_9/in[0]
set_disable_timing sb_2__4_/mux_right_track_24/in[1]
set_disable_timing sb_2__4_/mux_left_track_57/in[1]
set_disable_timing sb_2__4_/mux_right_track_8/in[2]
set_disable_timing sb_2__4_/mux_left_track_1/in[2]
set_disable_timing sb_2__4_/mux_right_track_16/in[2]
set_disable_timing sb_2__4_/mux_left_track_65/in[2]
set_disable_timing sb_2__4_/mux_right_track_24/in[2]
set_disable_timing sb_2__4_/mux_left_track_57/in[2]
set_disable_timing sb_2__4_/mux_right_track_32/in[1]
set_disable_timing sb_2__4_/mux_left_track_49/in[1]
set_disable_timing sb_2__4_/mux_right_track_32/in[2]
set_disable_timing sb_2__4_/mux_left_track_49/in[2]
set_disable_timing sb_2__4_/mux_left_track_41/in[1]
set_disable_timing sb_2__4_/mux_right_track_48/in[1]
set_disable_timing sb_2__4_/mux_left_track_33/in[1]
set_disable_timing sb_2__4_/mux_right_track_40/in[2]
set_disable_timing sb_2__4_/mux_left_track_41/in[2]
set_disable_timing sb_2__4_/mux_right_track_56/in[1]
set_disable_timing sb_2__4_/mux_left_track_25/in[1]
set_disable_timing sb_2__4_/mux_right_track_64/in[1]
set_disable_timing sb_2__4_/mux_left_track_17/in[1]
set_disable_timing sb_2__4_/mux_right_track_0/in[1]
set_disable_timing sb_2__4_/mux_left_track_9/in[1]
set_disable_timing sb_2__4_/mux_right_track_48/in[2]
set_disable_timing sb_2__4_/mux_left_track_33/in[2]
set_disable_timing sb_2__4_/mux_right_track_8/in[3]
set_disable_timing sb_2__4_/mux_left_track_1/in[3]
set_disable_timing sb_2__4_/mux_right_track_16/in[3]
set_disable_timing sb_2__4_/mux_left_track_65/in[3]
set_disable_timing sb_2__4_/mux_right_track_24/in[3]
set_disable_timing sb_2__4_/mux_left_track_57/in[3]
set_disable_timing sb_2__4_/mux_right_track_56/in[2]
set_disable_timing sb_2__4_/mux_left_track_25/in[2]
set_disable_timing sb_2__4_/mux_left_track_49/in[3]
set_disable_timing sb_2__4_/mux_right_track_40/in[3]
set_disable_timing sb_2__4_/mux_left_track_41/in[3]
set_disable_timing sb_2__4_/mux_right_track_48/in[3]
set_disable_timing sb_2__4_/mux_left_track_33/in[3]
set_disable_timing sb_2__4_/mux_right_track_64/in[2]
set_disable_timing sb_2__4_/mux_left_track_17/in[2]
set_disable_timing sb_2__4_/mux_left_track_9/in[2]
set_disable_timing sb_2__4_/mux_top_track_64/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_57/in[0]
set_disable_timing sb_2__4_/mux_top_track_0/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_2__4_/mux_top_track_8/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_41/in[0]
set_disable_timing sb_2__4_/mux_top_track_64/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_2__4_/mux_top_track_16/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_33/in[0]
set_disable_timing sb_2__4_/mux_top_track_24/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_25/in[0]
set_disable_timing sb_2__4_/mux_top_track_32/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_17/in[0]
set_disable_timing sb_2__4_/mux_top_track_0/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_49/in[1]
set_disable_timing sb_2__4_/mux_top_track_40/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_9/in[0]
set_disable_timing sb_2__4_/mux_top_track_48/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_2__4_/mux_top_track_56/in[0]
set_disable_timing sb_2__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_2__4_/mux_top_track_8/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_41/in[1]
set_disable_timing sb_2__4_/mux_top_track_64/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_2__4_/mux_top_track_0/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_2__4_/mux_top_track_8/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_41/in[2]
set_disable_timing sb_2__4_/mux_top_track_16/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_2__4_/mux_top_track_16/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_33/in[2]
set_disable_timing sb_2__4_/mux_top_track_24/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_25/in[1]
set_disable_timing sb_2__4_/mux_top_track_32/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_2__4_/mux_top_track_24/in[2]
set_disable_timing sb_2__4_/mux_top_track_40/in[1]
set_disable_timing sb_2__4_/mux_top_track_48/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_1/in[1]
set_disable_timing sb_2__4_/mux_top_track_56/in[1]
set_disable_timing sb_2__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_2__4_/mux_top_track_32/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_2__4_/mux_top_track_0/in[3]
set_disable_timing sb_2__4_/mux_bottom_track_49/in[3]
set_disable_timing sb_2__4_/mux_top_track_8/in[3]
set_disable_timing sb_2__4_/mux_bottom_track_9/in[2]
set_disable_timing sb_2__4_/mux_top_track_16/in[3]
set_disable_timing sb_2__4_/mux_top_track_24/in[3]
set_disable_timing sb_2__4_/mux_bottom_track_25/in[3]
set_disable_timing sb_2__4_/mux_top_track_32/in[3]
set_disable_timing sb_2__4_/mux_bottom_track_17/in[3]
set_disable_timing sb_2__4_/mux_top_track_48/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_1/in[2]
set_disable_timing sb_2__4_/mux_top_track_56/in[2]
set_disable_timing sb_2__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_2__4_/mux_right_track_56/in[3]
set_disable_timing sb_2__4_/mux_left_track_9/in[3]
set_disable_timing sb_2__4_/mux_right_track_48/in[4]
set_disable_timing sb_2__4_/mux_left_track_17/in[3]
set_disable_timing sb_2__4_/mux_left_track_25/in[3]
set_disable_timing sb_2__4_/mux_right_track_56/in[4]
set_disable_timing sb_2__4_/mux_left_track_9/in[4]
set_disable_timing sb_2__4_/mux_left_track_33/in[4]
set_disable_timing sb_2__4_/mux_right_track_24/in[4]
set_disable_timing sb_2__4_/mux_left_track_41/in[4]
set_disable_timing sb_2__4_/mux_right_track_16/in[4]
set_disable_timing sb_2__4_/mux_left_track_49/in[4]
set_disable_timing sb_2__4_/mux_right_track_48/in[5]
set_disable_timing sb_2__4_/mux_left_track_17/in[4]
set_disable_timing sb_2__4_/mux_left_track_57/in[4]
set_disable_timing sb_2__4_/mux_right_track_0/in[3]
set_disable_timing sb_2__4_/mux_left_track_65/in[4]
set_disable_timing sb_2__4_/mux_right_track_64/in[3]
set_disable_timing sb_2__4_/mux_right_track_40/in[5]
set_disable_timing sb_2__4_/mux_left_track_25/in[4]
set_disable_timing sb_2__4_/mux_right_track_56/in[5]
set_disable_timing sb_2__4_/mux_left_track_9/in[5]
set_disable_timing sb_2__4_/mux_right_track_48/in[6]
set_disable_timing sb_2__4_/mux_left_track_17/in[5]
set_disable_timing sb_2__4_/mux_left_track_25/in[5]
set_disable_timing sb_2__4_/mux_right_track_32/in[5]
set_disable_timing sb_2__4_/mux_left_track_33/in[5]
set_disable_timing sb_2__4_/mux_right_track_32/in[6]
set_disable_timing sb_2__4_/mux_left_track_33/in[6]
set_disable_timing sb_2__4_/mux_right_track_24/in[5]
set_disable_timing sb_2__4_/mux_left_track_41/in[5]
set_disable_timing sb_2__4_/mux_right_track_16/in[5]
set_disable_timing sb_2__4_/mux_left_track_49/in[5]
set_disable_timing sb_2__4_/mux_right_track_24/in[6]
set_disable_timing sb_2__4_/mux_right_track_8/in[5]
set_disable_timing sb_2__4_/mux_left_track_57/in[5]
set_disable_timing sb_2__4_/mux_right_track_0/in[4]
set_disable_timing sb_2__4_/mux_left_track_65/in[5]
set_disable_timing sb_2__4_/mux_right_track_64/in[4]
set_disable_timing sb_2__4_/mux_left_track_1/in[5]
set_disable_timing sb_2__4_/mux_right_track_16/in[6]
set_disable_timing sb_2__4_/mux_right_track_56/in[6]
set_disable_timing sb_2__4_/mux_left_track_9/in[6]
set_disable_timing sb_2__4_/mux_right_track_48/in[7]
set_disable_timing sb_2__4_/mux_left_track_17/in[6]
set_disable_timing sb_2__4_/mux_left_track_25/in[6]
set_disable_timing sb_2__4_/mux_right_track_8/in[6]
set_disable_timing sb_2__4_/mux_left_track_57/in[6]
set_disable_timing sb_2__4_/mux_left_track_33/in[7]
set_disable_timing sb_2__4_/mux_right_track_24/in[7]
set_disable_timing sb_2__4_/mux_left_track_41/in[7]
set_disable_timing sb_2__4_/mux_left_track_49/in[7]
set_disable_timing sb_2__4_/mux_right_track_0/in[5]
set_disable_timing sb_2__4_/mux_left_track_65/in[6]
set_disable_timing sb_2__4_/mux_left_track_1/in[6]
set_disable_timing sb_2__4_/mux_top_track_0/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_2__4_/mux_top_track_64/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_1/in[3]
set_disable_timing sb_2__4_/mux_top_track_56/in[3]
set_disable_timing sb_2__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_2__4_/mux_top_track_0/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_2__4_/mux_top_track_48/in[3]
set_disable_timing sb_2__4_/mux_top_track_40/in[3]
set_disable_timing sb_2__4_/mux_bottom_track_25/in[4]
set_disable_timing sb_2__4_/mux_top_track_32/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_33/in[4]
set_disable_timing sb_2__4_/mux_top_track_64/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_1/in[4]
set_disable_timing sb_2__4_/mux_top_track_24/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_41/in[4]
set_disable_timing sb_2__4_/mux_top_track_16/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_49/in[4]
set_disable_timing sb_2__4_/mux_top_track_8/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_2__4_/mux_top_track_56/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_2__4_/mux_top_track_0/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_65/in[5]
set_disable_timing sb_2__4_/mux_top_track_64/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_2__4_/mux_top_track_56/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_9/in[5]
set_disable_timing sb_2__4_/mux_top_track_48/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_17/in[5]
set_disable_timing sb_2__4_/mux_top_track_48/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_17/in[6]
set_disable_timing sb_2__4_/mux_top_track_40/in[4]
set_disable_timing sb_2__4_/mux_bottom_track_25/in[5]
set_disable_timing sb_2__4_/mux_top_track_32/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_33/in[5]
set_disable_timing sb_2__4_/mux_top_track_40/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_25/in[6]
set_disable_timing sb_2__4_/mux_top_track_24/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_41/in[5]
set_disable_timing sb_2__4_/mux_top_track_16/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_49/in[5]
set_disable_timing sb_2__4_/mux_top_track_8/in[5]
set_disable_timing sb_2__4_/mux_bottom_track_57/in[5]
set_disable_timing sb_2__4_/mux_top_track_32/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_33/in[6]
set_disable_timing sb_2__4_/mux_top_track_0/in[7]
set_disable_timing sb_2__4_/mux_bottom_track_65/in[6]
set_disable_timing sb_2__4_/mux_top_track_64/in[7]
set_disable_timing sb_2__4_/mux_bottom_track_1/in[6]
set_disable_timing sb_2__4_/mux_top_track_56/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_9/in[6]
set_disable_timing sb_2__4_/mux_top_track_24/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_41/in[6]
set_disable_timing sb_2__4_/mux_top_track_48/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_17/in[7]
set_disable_timing sb_2__4_/mux_top_track_40/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_25/in[7]
set_disable_timing sb_2__4_/mux_top_track_32/in[7]
set_disable_timing sb_2__4_/mux_bottom_track_33/in[7]
set_disable_timing sb_2__4_/mux_top_track_16/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_49/in[6]
set_disable_timing sb_2__4_/mux_top_track_8/in[6]
set_disable_timing sb_2__4_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_2__5_/chany_top_out[0]
set_disable_timing sb_2__5_/chany_top_out[1]
set_disable_timing sb_2__5_/chany_top_in[1]
set_disable_timing sb_2__5_/chany_top_in[2]
set_disable_timing sb_2__5_/chany_top_out[3]
set_disable_timing sb_2__5_/chany_top_in[3]
set_disable_timing sb_2__5_/chany_top_out[4]
set_disable_timing sb_2__5_/chany_top_out[5]
set_disable_timing sb_2__5_/chany_top_in[5]
set_disable_timing sb_2__5_/chany_top_in[6]
set_disable_timing sb_2__5_/chany_top_in[7]
set_disable_timing sb_2__5_/chany_top_out[8]
set_disable_timing sb_2__5_/chany_top_in[8]
set_disable_timing sb_2__5_/chany_top_out[9]
set_disable_timing sb_2__5_/chany_top_in[9]
set_disable_timing sb_2__5_/chany_top_in[10]
set_disable_timing sb_2__5_/chany_top_in[11]
set_disable_timing sb_2__5_/chany_top_out[12]
set_disable_timing sb_2__5_/chany_top_out[13]
set_disable_timing sb_2__5_/chany_top_in[13]
set_disable_timing sb_2__5_/chany_top_out[14]
set_disable_timing sb_2__5_/chany_top_in[14]
set_disable_timing sb_2__5_/chany_top_in[15]
set_disable_timing sb_2__5_/chany_top_out[16]
set_disable_timing sb_2__5_/chany_top_out[17]
set_disable_timing sb_2__5_/chany_top_in[17]
set_disable_timing sb_2__5_/chany_top_out[18]
set_disable_timing sb_2__5_/chany_top_in[18]
set_disable_timing sb_2__5_/chany_top_out[19]
set_disable_timing sb_2__5_/chany_top_in[19]
set_disable_timing sb_2__5_/chany_top_out[20]
set_disable_timing sb_2__5_/chany_top_in[20]
set_disable_timing sb_2__5_/chany_top_in[21]
set_disable_timing sb_2__5_/chany_top_out[22]
set_disable_timing sb_2__5_/chany_top_in[22]
set_disable_timing sb_2__5_/chany_top_out[23]
set_disable_timing sb_2__5_/chany_top_in[23]
set_disable_timing sb_2__5_/chany_top_out[24]
set_disable_timing sb_2__5_/chany_top_in[24]
set_disable_timing sb_2__5_/chany_top_out[25]
set_disable_timing sb_2__5_/chany_top_in[25]
set_disable_timing sb_2__5_/chany_top_in[26]
set_disable_timing sb_2__5_/chany_top_in[27]
set_disable_timing sb_2__5_/chany_top_out[28]
set_disable_timing sb_2__5_/chany_top_in[28]
set_disable_timing sb_2__5_/chany_top_out[29]
set_disable_timing sb_2__5_/chany_top_in[29]
set_disable_timing sb_2__5_/chany_top_in[30]
set_disable_timing sb_2__5_/chany_top_out[31]
set_disable_timing sb_2__5_/chany_top_in[31]
set_disable_timing sb_2__5_/chany_top_out[32]
set_disable_timing sb_2__5_/chany_top_in[32]
set_disable_timing sb_2__5_/chanx_right_out[0]
set_disable_timing sb_2__5_/chanx_right_in[0]
set_disable_timing sb_2__5_/chanx_right_out[1]
set_disable_timing sb_2__5_/chanx_right_out[2]
set_disable_timing sb_2__5_/chanx_right_out[3]
set_disable_timing sb_2__5_/chanx_right_in[3]
set_disable_timing sb_2__5_/chanx_right_in[4]
set_disable_timing sb_2__5_/chanx_right_out[5]
set_disable_timing sb_2__5_/chanx_right_in[5]
set_disable_timing sb_2__5_/chanx_right_out[6]
set_disable_timing sb_2__5_/chanx_right_in[7]
set_disable_timing sb_2__5_/chanx_right_out[8]
set_disable_timing sb_2__5_/chanx_right_out[9]
set_disable_timing sb_2__5_/chanx_right_out[10]
set_disable_timing sb_2__5_/chanx_right_in[10]
set_disable_timing sb_2__5_/chanx_right_out[11]
set_disable_timing sb_2__5_/chanx_right_in[11]
set_disable_timing sb_2__5_/chanx_right_out[12]
set_disable_timing sb_2__5_/chanx_right_in[12]
set_disable_timing sb_2__5_/chanx_right_in[13]
set_disable_timing sb_2__5_/chanx_right_in[14]
set_disable_timing sb_2__5_/chanx_right_in[16]
set_disable_timing sb_2__5_/chanx_right_out[18]
set_disable_timing sb_2__5_/chanx_right_in[18]
set_disable_timing sb_2__5_/chanx_right_out[19]
set_disable_timing sb_2__5_/chanx_right_in[19]
set_disable_timing sb_2__5_/chanx_right_out[20]
set_disable_timing sb_2__5_/chanx_right_in[20]
set_disable_timing sb_2__5_/chanx_right_out[22]
set_disable_timing sb_2__5_/chanx_right_in[22]
set_disable_timing sb_2__5_/chanx_right_out[23]
set_disable_timing sb_2__5_/chanx_right_in[23]
set_disable_timing sb_2__5_/chanx_right_out[24]
set_disable_timing sb_2__5_/chanx_right_out[25]
set_disable_timing sb_2__5_/chanx_right_in[25]
set_disable_timing sb_2__5_/chanx_right_out[26]
set_disable_timing sb_2__5_/chanx_right_out[27]
set_disable_timing sb_2__5_/chanx_right_in[27]
set_disable_timing sb_2__5_/chanx_right_in[29]
set_disable_timing sb_2__5_/chanx_right_out[30]
set_disable_timing sb_2__5_/chanx_right_in[30]
set_disable_timing sb_2__5_/chanx_right_out[31]
set_disable_timing sb_2__5_/chanx_right_in[31]
set_disable_timing sb_2__5_/chany_bottom_in[0]
set_disable_timing sb_2__5_/chany_bottom_in[2]
set_disable_timing sb_2__5_/chany_bottom_out[2]
set_disable_timing sb_2__5_/chany_bottom_out[3]
set_disable_timing sb_2__5_/chany_bottom_in[4]
set_disable_timing sb_2__5_/chany_bottom_out[4]
set_disable_timing sb_2__5_/chany_bottom_out[6]
set_disable_timing sb_2__5_/chany_bottom_out[7]
set_disable_timing sb_2__5_/chany_bottom_in[8]
set_disable_timing sb_2__5_/chany_bottom_out[9]
set_disable_timing sb_2__5_/chany_bottom_out[10]
set_disable_timing sb_2__5_/chany_bottom_out[11]
set_disable_timing sb_2__5_/chany_bottom_in[12]
set_disable_timing sb_2__5_/chany_bottom_in[13]
set_disable_timing sb_2__5_/chany_bottom_out[14]
set_disable_timing sb_2__5_/chany_bottom_out[15]
set_disable_timing sb_2__5_/chany_bottom_in[16]
set_disable_timing sb_2__5_/chany_bottom_in[17]
set_disable_timing sb_2__5_/chany_bottom_in[18]
set_disable_timing sb_2__5_/chany_bottom_out[18]
set_disable_timing sb_2__5_/chany_bottom_out[19]
set_disable_timing sb_2__5_/chany_bottom_in[21]
set_disable_timing sb_2__5_/chany_bottom_out[21]
set_disable_timing sb_2__5_/chany_bottom_in[22]
set_disable_timing sb_2__5_/chany_bottom_out[22]
set_disable_timing sb_2__5_/chany_bottom_out[23]
set_disable_timing sb_2__5_/chany_bottom_in[24]
set_disable_timing sb_2__5_/chany_bottom_out[25]
set_disable_timing sb_2__5_/chany_bottom_out[26]
set_disable_timing sb_2__5_/chany_bottom_out[27]
set_disable_timing sb_2__5_/chany_bottom_in[28]
set_disable_timing sb_2__5_/chany_bottom_out[29]
set_disable_timing sb_2__5_/chany_bottom_in[30]
set_disable_timing sb_2__5_/chany_bottom_out[30]
set_disable_timing sb_2__5_/chany_bottom_out[31]
set_disable_timing sb_2__5_/chanx_left_in[0]
set_disable_timing sb_2__5_/chanx_left_in[1]
set_disable_timing sb_2__5_/chanx_left_out[1]
set_disable_timing sb_2__5_/chanx_left_in[2]
set_disable_timing sb_2__5_/chanx_left_in[3]
set_disable_timing sb_2__5_/chanx_left_in[4]
set_disable_timing sb_2__5_/chanx_left_out[4]
set_disable_timing sb_2__5_/chanx_left_in[5]
set_disable_timing sb_2__5_/chanx_left_out[5]
set_disable_timing sb_2__5_/chanx_left_out[6]
set_disable_timing sb_2__5_/chanx_left_in[7]
set_disable_timing sb_2__5_/chanx_left_in[8]
set_disable_timing sb_2__5_/chanx_left_out[8]
set_disable_timing sb_2__5_/chanx_left_in[9]
set_disable_timing sb_2__5_/chanx_left_in[10]
set_disable_timing sb_2__5_/chanx_left_in[11]
set_disable_timing sb_2__5_/chanx_left_out[11]
set_disable_timing sb_2__5_/chanx_left_out[13]
set_disable_timing sb_2__5_/chanx_left_out[14]
set_disable_timing sb_2__5_/chanx_left_in[15]
set_disable_timing sb_2__5_/chanx_left_out[15]
set_disable_timing sb_2__5_/chanx_left_out[16]
set_disable_timing sb_2__5_/chanx_left_in[17]
set_disable_timing sb_2__5_/chanx_left_out[17]
set_disable_timing sb_2__5_/chanx_left_in[18]
set_disable_timing sb_2__5_/chanx_left_out[19]
set_disable_timing sb_2__5_/chanx_left_in[21]
set_disable_timing sb_2__5_/chanx_left_out[21]
set_disable_timing sb_2__5_/chanx_left_in[22]
set_disable_timing sb_2__5_/chanx_left_in[23]
set_disable_timing sb_2__5_/chanx_left_out[23]
set_disable_timing sb_2__5_/chanx_left_in[24]
set_disable_timing sb_2__5_/chanx_left_out[24]
set_disable_timing sb_2__5_/chanx_left_in[25]
set_disable_timing sb_2__5_/chanx_left_in[26]
set_disable_timing sb_2__5_/chanx_left_out[26]
set_disable_timing sb_2__5_/chanx_left_in[27]
set_disable_timing sb_2__5_/chanx_left_in[29]
set_disable_timing sb_2__5_/chanx_left_in[30]
set_disable_timing sb_2__5_/chanx_left_out[30]
set_disable_timing sb_2__5_/chanx_left_in[31]
set_disable_timing sb_2__5_/chanx_left_out[31]
set_disable_timing sb_2__5_/chanx_left_in[32]
set_disable_timing sb_2__5_/chanx_left_out[32]
set_disable_timing sb_2__5_/mux_left_track_1/in[0]
set_disable_timing sb_2__5_/mux_right_track_16/in[0]
set_disable_timing sb_2__5_/mux_left_track_65/in[0]
set_disable_timing sb_2__5_/mux_right_track_24/in[0]
set_disable_timing sb_2__5_/mux_left_track_57/in[0]
set_disable_timing sb_2__5_/mux_right_track_8/in[1]
set_disable_timing sb_2__5_/mux_left_track_1/in[1]
set_disable_timing sb_2__5_/mux_left_track_49/in[0]
set_disable_timing sb_2__5_/mux_right_track_40/in[0]
set_disable_timing sb_2__5_/mux_left_track_41/in[0]
set_disable_timing sb_2__5_/mux_right_track_48/in[0]
set_disable_timing sb_2__5_/mux_left_track_33/in[0]
set_disable_timing sb_2__5_/mux_right_track_16/in[1]
set_disable_timing sb_2__5_/mux_left_track_65/in[1]
set_disable_timing sb_2__5_/mux_right_track_56/in[0]
set_disable_timing sb_2__5_/mux_left_track_25/in[0]
set_disable_timing sb_2__5_/mux_right_track_64/in[0]
set_disable_timing sb_2__5_/mux_left_track_17/in[0]
set_disable_timing sb_2__5_/mux_right_track_0/in[0]
set_disable_timing sb_2__5_/mux_left_track_9/in[0]
set_disable_timing sb_2__5_/mux_right_track_24/in[1]
set_disable_timing sb_2__5_/mux_left_track_57/in[1]
set_disable_timing sb_2__5_/mux_right_track_8/in[2]
set_disable_timing sb_2__5_/mux_left_track_1/in[2]
set_disable_timing sb_2__5_/mux_right_track_16/in[2]
set_disable_timing sb_2__5_/mux_left_track_65/in[2]
set_disable_timing sb_2__5_/mux_right_track_24/in[2]
set_disable_timing sb_2__5_/mux_left_track_57/in[2]
set_disable_timing sb_2__5_/mux_right_track_32/in[1]
set_disable_timing sb_2__5_/mux_left_track_49/in[1]
set_disable_timing sb_2__5_/mux_left_track_49/in[2]
set_disable_timing sb_2__5_/mux_right_track_40/in[1]
set_disable_timing sb_2__5_/mux_left_track_41/in[1]
set_disable_timing sb_2__5_/mux_right_track_48/in[1]
set_disable_timing sb_2__5_/mux_left_track_33/in[1]
set_disable_timing sb_2__5_/mux_right_track_40/in[2]
set_disable_timing sb_2__5_/mux_left_track_41/in[2]
set_disable_timing sb_2__5_/mux_right_track_56/in[1]
set_disable_timing sb_2__5_/mux_left_track_25/in[1]
set_disable_timing sb_2__5_/mux_right_track_64/in[1]
set_disable_timing sb_2__5_/mux_left_track_17/in[1]
set_disable_timing sb_2__5_/mux_right_track_0/in[1]
set_disable_timing sb_2__5_/mux_left_track_9/in[1]
set_disable_timing sb_2__5_/mux_right_track_48/in[2]
set_disable_timing sb_2__5_/mux_left_track_33/in[2]
set_disable_timing sb_2__5_/mux_right_track_8/in[3]
set_disable_timing sb_2__5_/mux_left_track_1/in[3]
set_disable_timing sb_2__5_/mux_right_track_16/in[3]
set_disable_timing sb_2__5_/mux_left_track_65/in[3]
set_disable_timing sb_2__5_/mux_right_track_24/in[3]
set_disable_timing sb_2__5_/mux_left_track_57/in[3]
set_disable_timing sb_2__5_/mux_right_track_56/in[2]
set_disable_timing sb_2__5_/mux_left_track_25/in[2]
set_disable_timing sb_2__5_/mux_right_track_32/in[3]
set_disable_timing sb_2__5_/mux_left_track_49/in[3]
set_disable_timing sb_2__5_/mux_right_track_40/in[3]
set_disable_timing sb_2__5_/mux_left_track_41/in[3]
set_disable_timing sb_2__5_/mux_right_track_48/in[3]
set_disable_timing sb_2__5_/mux_left_track_33/in[3]
set_disable_timing sb_2__5_/mux_right_track_64/in[2]
set_disable_timing sb_2__5_/mux_left_track_17/in[2]
set_disable_timing sb_2__5_/mux_right_track_0/in[2]
set_disable_timing sb_2__5_/mux_left_track_9/in[2]
set_disable_timing sb_2__5_/mux_top_track_64/in[0]
set_disable_timing sb_2__5_/mux_bottom_track_57/in[0]
set_disable_timing sb_2__5_/mux_top_track_0/in[0]
set_disable_timing sb_2__5_/mux_top_track_8/in[0]
set_disable_timing sb_2__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_2__5_/mux_top_track_64/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_2__5_/mux_top_track_16/in[0]
set_disable_timing sb_2__5_/mux_bottom_track_33/in[0]
set_disable_timing sb_2__5_/mux_top_track_24/in[0]
set_disable_timing sb_2__5_/mux_bottom_track_25/in[0]
set_disable_timing sb_2__5_/mux_top_track_32/in[0]
set_disable_timing sb_2__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_2__5_/mux_top_track_0/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_49/in[1]
set_disable_timing sb_2__5_/mux_top_track_40/in[0]
set_disable_timing sb_2__5_/mux_bottom_track_9/in[0]
set_disable_timing sb_2__5_/mux_top_track_48/in[0]
set_disable_timing sb_2__5_/mux_top_track_56/in[0]
set_disable_timing sb_2__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_2__5_/mux_top_track_8/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_2__5_/mux_top_track_64/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_57/in[2]
set_disable_timing sb_2__5_/mux_top_track_0/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_49/in[2]
set_disable_timing sb_2__5_/mux_top_track_8/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_2__5_/mux_top_track_16/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_33/in[1]
set_disable_timing sb_2__5_/mux_top_track_16/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_33/in[2]
set_disable_timing sb_2__5_/mux_top_track_24/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_25/in[1]
set_disable_timing sb_2__5_/mux_top_track_32/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_17/in[1]
set_disable_timing sb_2__5_/mux_top_track_24/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_2__5_/mux_top_track_40/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_9/in[1]
set_disable_timing sb_2__5_/mux_top_track_48/in[1]
set_disable_timing sb_2__5_/mux_top_track_56/in[1]
set_disable_timing sb_2__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_2__5_/mux_top_track_32/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_2__5_/mux_top_track_64/in[3]
set_disable_timing sb_2__5_/mux_top_track_0/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_49/in[3]
set_disable_timing sb_2__5_/mux_top_track_8/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_2__5_/mux_top_track_40/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_9/in[2]
set_disable_timing sb_2__5_/mux_top_track_16/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_33/in[3]
set_disable_timing sb_2__5_/mux_top_track_24/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_2__5_/mux_top_track_32/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_17/in[3]
set_disable_timing sb_2__5_/mux_top_track_48/in[2]
set_disable_timing sb_2__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_2__5_/mux_top_track_56/in[2]
set_disable_timing sb_2__5_/mux_right_track_56/in[3]
set_disable_timing sb_2__5_/mux_left_track_9/in[3]
set_disable_timing sb_2__5_/mux_right_track_48/in[4]
set_disable_timing sb_2__5_/mux_left_track_17/in[3]
set_disable_timing sb_2__5_/mux_right_track_40/in[4]
set_disable_timing sb_2__5_/mux_left_track_25/in[3]
set_disable_timing sb_2__5_/mux_left_track_9/in[4]
set_disable_timing sb_2__5_/mux_right_track_32/in[4]
set_disable_timing sb_2__5_/mux_left_track_33/in[4]
set_disable_timing sb_2__5_/mux_right_track_24/in[4]
set_disable_timing sb_2__5_/mux_left_track_41/in[4]
set_disable_timing sb_2__5_/mux_right_track_16/in[4]
set_disable_timing sb_2__5_/mux_left_track_49/in[4]
set_disable_timing sb_2__5_/mux_right_track_48/in[5]
set_disable_timing sb_2__5_/mux_left_track_17/in[4]
set_disable_timing sb_2__5_/mux_right_track_8/in[4]
set_disable_timing sb_2__5_/mux_left_track_57/in[4]
set_disable_timing sb_2__5_/mux_right_track_0/in[3]
set_disable_timing sb_2__5_/mux_left_track_65/in[4]
set_disable_timing sb_2__5_/mux_left_track_1/in[4]
set_disable_timing sb_2__5_/mux_right_track_40/in[5]
set_disable_timing sb_2__5_/mux_left_track_25/in[4]
set_disable_timing sb_2__5_/mux_right_track_56/in[5]
set_disable_timing sb_2__5_/mux_left_track_9/in[5]
set_disable_timing sb_2__5_/mux_right_track_48/in[6]
set_disable_timing sb_2__5_/mux_left_track_17/in[5]
set_disable_timing sb_2__5_/mux_right_track_40/in[6]
set_disable_timing sb_2__5_/mux_left_track_25/in[5]
set_disable_timing sb_2__5_/mux_left_track_33/in[5]
set_disable_timing sb_2__5_/mux_right_track_32/in[6]
set_disable_timing sb_2__5_/mux_left_track_33/in[6]
set_disable_timing sb_2__5_/mux_right_track_24/in[5]
set_disable_timing sb_2__5_/mux_left_track_41/in[5]
set_disable_timing sb_2__5_/mux_right_track_16/in[5]
set_disable_timing sb_2__5_/mux_left_track_49/in[5]
set_disable_timing sb_2__5_/mux_right_track_24/in[6]
set_disable_timing sb_2__5_/mux_right_track_8/in[5]
set_disable_timing sb_2__5_/mux_right_track_0/in[4]
set_disable_timing sb_2__5_/mux_left_track_65/in[5]
set_disable_timing sb_2__5_/mux_right_track_64/in[4]
set_disable_timing sb_2__5_/mux_left_track_1/in[5]
set_disable_timing sb_2__5_/mux_right_track_16/in[6]
set_disable_timing sb_2__5_/mux_left_track_49/in[6]
set_disable_timing sb_2__5_/mux_right_track_56/in[6]
set_disable_timing sb_2__5_/mux_left_track_9/in[6]
set_disable_timing sb_2__5_/mux_right_track_48/in[7]
set_disable_timing sb_2__5_/mux_left_track_17/in[6]
set_disable_timing sb_2__5_/mux_right_track_40/in[7]
set_disable_timing sb_2__5_/mux_right_track_8/in[6]
set_disable_timing sb_2__5_/mux_right_track_32/in[7]
set_disable_timing sb_2__5_/mux_left_track_33/in[7]
set_disable_timing sb_2__5_/mux_right_track_24/in[7]
set_disable_timing sb_2__5_/mux_left_track_41/in[7]
set_disable_timing sb_2__5_/mux_right_track_16/in[7]
set_disable_timing sb_2__5_/mux_left_track_49/in[7]
set_disable_timing sb_2__5_/mux_right_track_0/in[5]
set_disable_timing sb_2__5_/mux_left_track_65/in[6]
set_disable_timing sb_2__5_/mux_right_track_64/in[5]
set_disable_timing sb_2__5_/mux_top_track_0/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_2__5_/mux_top_track_64/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_1/in[3]
set_disable_timing sb_2__5_/mux_top_track_56/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_2__5_/mux_top_track_0/in[5]
set_disable_timing sb_2__5_/mux_bottom_track_65/in[4]
set_disable_timing sb_2__5_/mux_top_track_48/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_17/in[4]
set_disable_timing sb_2__5_/mux_top_track_40/in[3]
set_disable_timing sb_2__5_/mux_bottom_track_25/in[4]
set_disable_timing sb_2__5_/mux_top_track_32/in[4]
set_disable_timing sb_2__5_/mux_top_track_64/in[5]
set_disable_timing sb_2__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_2__5_/mux_top_track_24/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_41/in[4]
set_disable_timing sb_2__5_/mux_top_track_16/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_2__5_/mux_top_track_8/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_2__5_/mux_top_track_56/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_2__5_/mux_top_track_0/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_65/in[5]
set_disable_timing sb_2__5_/mux_top_track_64/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_1/in[5]
set_disable_timing sb_2__5_/mux_top_track_56/in[5]
set_disable_timing sb_2__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_2__5_/mux_top_track_48/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_17/in[5]
set_disable_timing sb_2__5_/mux_top_track_48/in[5]
set_disable_timing sb_2__5_/mux_top_track_40/in[4]
set_disable_timing sb_2__5_/mux_bottom_track_25/in[5]
set_disable_timing sb_2__5_/mux_top_track_32/in[5]
set_disable_timing sb_2__5_/mux_bottom_track_33/in[5]
set_disable_timing sb_2__5_/mux_top_track_40/in[5]
set_disable_timing sb_2__5_/mux_top_track_24/in[5]
set_disable_timing sb_2__5_/mux_top_track_16/in[5]
set_disable_timing sb_2__5_/mux_bottom_track_49/in[5]
set_disable_timing sb_2__5_/mux_top_track_8/in[5]
set_disable_timing sb_2__5_/mux_bottom_track_57/in[5]
set_disable_timing sb_2__5_/mux_top_track_32/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_33/in[6]
set_disable_timing sb_2__5_/mux_top_track_0/in[7]
set_disable_timing sb_2__5_/mux_bottom_track_65/in[6]
set_disable_timing sb_2__5_/mux_top_track_64/in[7]
set_disable_timing sb_2__5_/mux_bottom_track_1/in[6]
set_disable_timing sb_2__5_/mux_top_track_56/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_9/in[6]
set_disable_timing sb_2__5_/mux_top_track_24/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_41/in[6]
set_disable_timing sb_2__5_/mux_top_track_48/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_17/in[7]
set_disable_timing sb_2__5_/mux_top_track_40/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_25/in[7]
set_disable_timing sb_2__5_/mux_top_track_32/in[7]
set_disable_timing sb_2__5_/mux_bottom_track_33/in[7]
set_disable_timing sb_2__5_/mux_top_track_16/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_49/in[6]
set_disable_timing sb_2__5_/mux_top_track_8/in[6]
set_disable_timing sb_2__5_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_2__6_/chany_top_out[0]
set_disable_timing sb_2__6_/chany_top_in[0]
set_disable_timing sb_2__6_/chany_top_out[1]
set_disable_timing sb_2__6_/chany_top_in[1]
set_disable_timing sb_2__6_/chany_top_out[2]
set_disable_timing sb_2__6_/chany_top_in[2]
set_disable_timing sb_2__6_/chany_top_out[4]
set_disable_timing sb_2__6_/chany_top_in[4]
set_disable_timing sb_2__6_/chany_top_out[5]
set_disable_timing sb_2__6_/chany_top_in[5]
set_disable_timing sb_2__6_/chany_top_out[6]
set_disable_timing sb_2__6_/chany_top_in[6]
set_disable_timing sb_2__6_/chany_top_in[7]
set_disable_timing sb_2__6_/chany_top_out[8]
set_disable_timing sb_2__6_/chany_top_in[8]
set_disable_timing sb_2__6_/chany_top_out[9]
set_disable_timing sb_2__6_/chany_top_in[9]
set_disable_timing sb_2__6_/chany_top_out[10]
set_disable_timing sb_2__6_/chany_top_in[10]
set_disable_timing sb_2__6_/chany_top_in[11]
set_disable_timing sb_2__6_/chany_top_in[12]
set_disable_timing sb_2__6_/chany_top_out[13]
set_disable_timing sb_2__6_/chany_top_in[13]
set_disable_timing sb_2__6_/chany_top_out[14]
set_disable_timing sb_2__6_/chany_top_in[14]
set_disable_timing sb_2__6_/chany_top_out[15]
set_disable_timing sb_2__6_/chany_top_in[15]
set_disable_timing sb_2__6_/chany_top_in[16]
set_disable_timing sb_2__6_/chany_top_out[17]
set_disable_timing sb_2__6_/chany_top_in[17]
set_disable_timing sb_2__6_/chany_top_out[18]
set_disable_timing sb_2__6_/chany_top_in[18]
set_disable_timing sb_2__6_/chany_top_out[19]
set_disable_timing sb_2__6_/chany_top_in[19]
set_disable_timing sb_2__6_/chany_top_out[20]
set_disable_timing sb_2__6_/chany_top_in[20]
set_disable_timing sb_2__6_/chany_top_out[21]
set_disable_timing sb_2__6_/chany_top_in[21]
set_disable_timing sb_2__6_/chany_top_in[22]
set_disable_timing sb_2__6_/chany_top_out[23]
set_disable_timing sb_2__6_/chany_top_in[23]
set_disable_timing sb_2__6_/chany_top_out[24]
set_disable_timing sb_2__6_/chany_top_in[24]
set_disable_timing sb_2__6_/chany_top_out[25]
set_disable_timing sb_2__6_/chany_top_in[25]
set_disable_timing sb_2__6_/chany_top_out[26]
set_disable_timing sb_2__6_/chany_top_in[26]
set_disable_timing sb_2__6_/chany_top_in[27]
set_disable_timing sb_2__6_/chany_top_out[28]
set_disable_timing sb_2__6_/chany_top_in[28]
set_disable_timing sb_2__6_/chany_top_out[29]
set_disable_timing sb_2__6_/chany_top_in[29]
set_disable_timing sb_2__6_/chany_top_out[30]
set_disable_timing sb_2__6_/chany_top_in[30]
set_disable_timing sb_2__6_/chany_top_in[31]
set_disable_timing sb_2__6_/chany_top_in[32]
set_disable_timing sb_2__6_/chanx_right_out[0]
set_disable_timing sb_2__6_/chanx_right_in[0]
set_disable_timing sb_2__6_/chanx_right_out[1]
set_disable_timing sb_2__6_/chanx_right_in[1]
set_disable_timing sb_2__6_/chanx_right_out[2]
set_disable_timing sb_2__6_/chanx_right_in[2]
set_disable_timing sb_2__6_/chanx_right_out[3]
set_disable_timing sb_2__6_/chanx_right_in[3]
set_disable_timing sb_2__6_/chanx_right_out[4]
set_disable_timing sb_2__6_/chanx_right_in[4]
set_disable_timing sb_2__6_/chanx_right_in[5]
set_disable_timing sb_2__6_/chanx_right_out[6]
set_disable_timing sb_2__6_/chanx_right_in[6]
set_disable_timing sb_2__6_/chanx_right_in[7]
set_disable_timing sb_2__6_/chanx_right_in[8]
set_disable_timing sb_2__6_/chanx_right_in[9]
set_disable_timing sb_2__6_/chanx_right_in[10]
set_disable_timing sb_2__6_/chanx_right_out[11]
set_disable_timing sb_2__6_/chanx_right_in[11]
set_disable_timing sb_2__6_/chanx_right_out[12]
set_disable_timing sb_2__6_/chanx_right_out[13]
set_disable_timing sb_2__6_/chanx_right_in[13]
set_disable_timing sb_2__6_/chanx_right_out[14]
set_disable_timing sb_2__6_/chanx_right_in[14]
set_disable_timing sb_2__6_/chanx_right_in[15]
set_disable_timing sb_2__6_/chanx_right_out[16]
set_disable_timing sb_2__6_/chanx_right_in[16]
set_disable_timing sb_2__6_/chanx_right_out[17]
set_disable_timing sb_2__6_/chanx_right_in[17]
set_disable_timing sb_2__6_/chanx_right_out[18]
set_disable_timing sb_2__6_/chanx_right_in[18]
set_disable_timing sb_2__6_/chanx_right_out[19]
set_disable_timing sb_2__6_/chanx_right_in[19]
set_disable_timing sb_2__6_/chanx_right_in[20]
set_disable_timing sb_2__6_/chanx_right_out[21]
set_disable_timing sb_2__6_/chanx_right_in[21]
set_disable_timing sb_2__6_/chanx_right_in[22]
set_disable_timing sb_2__6_/chanx_right_in[23]
set_disable_timing sb_2__6_/chanx_right_in[24]
set_disable_timing sb_2__6_/chanx_right_out[25]
set_disable_timing sb_2__6_/chanx_right_in[25]
set_disable_timing sb_2__6_/chanx_right_in[26]
set_disable_timing sb_2__6_/chanx_right_out[27]
set_disable_timing sb_2__6_/chanx_right_in[27]
set_disable_timing sb_2__6_/chanx_right_out[28]
set_disable_timing sb_2__6_/chanx_right_out[29]
set_disable_timing sb_2__6_/chanx_right_in[30]
set_disable_timing sb_2__6_/chanx_right_out[31]
set_disable_timing sb_2__6_/chanx_right_in[31]
set_disable_timing sb_2__6_/chanx_right_out[32]
set_disable_timing sb_2__6_/chanx_right_in[32]
set_disable_timing sb_2__6_/chany_bottom_in[0]
set_disable_timing sb_2__6_/chany_bottom_in[1]
set_disable_timing sb_2__6_/chany_bottom_out[1]
set_disable_timing sb_2__6_/chany_bottom_out[2]
set_disable_timing sb_2__6_/chany_bottom_in[3]
set_disable_timing sb_2__6_/chany_bottom_out[3]
set_disable_timing sb_2__6_/chany_bottom_in[4]
set_disable_timing sb_2__6_/chany_bottom_in[5]
set_disable_timing sb_2__6_/chany_bottom_out[5]
set_disable_timing sb_2__6_/chany_bottom_out[6]
set_disable_timing sb_2__6_/chany_bottom_out[7]
set_disable_timing sb_2__6_/chany_bottom_in[8]
set_disable_timing sb_2__6_/chany_bottom_out[8]
set_disable_timing sb_2__6_/chany_bottom_in[9]
set_disable_timing sb_2__6_/chany_bottom_out[9]
set_disable_timing sb_2__6_/chany_bottom_out[10]
set_disable_timing sb_2__6_/chany_bottom_out[11]
set_disable_timing sb_2__6_/chany_bottom_in[12]
set_disable_timing sb_2__6_/chany_bottom_in[13]
set_disable_timing sb_2__6_/chany_bottom_out[13]
set_disable_timing sb_2__6_/chany_bottom_in[14]
set_disable_timing sb_2__6_/chany_bottom_out[14]
set_disable_timing sb_2__6_/chany_bottom_out[15]
set_disable_timing sb_2__6_/chany_bottom_in[16]
set_disable_timing sb_2__6_/chany_bottom_in[17]
set_disable_timing sb_2__6_/chany_bottom_out[17]
set_disable_timing sb_2__6_/chany_bottom_in[18]
set_disable_timing sb_2__6_/chany_bottom_out[18]
set_disable_timing sb_2__6_/chany_bottom_in[19]
set_disable_timing sb_2__6_/chany_bottom_out[19]
set_disable_timing sb_2__6_/chany_bottom_in[20]
set_disable_timing sb_2__6_/chany_bottom_out[20]
set_disable_timing sb_2__6_/chany_bottom_out[21]
set_disable_timing sb_2__6_/chany_bottom_in[22]
set_disable_timing sb_2__6_/chany_bottom_out[22]
set_disable_timing sb_2__6_/chany_bottom_in[23]
set_disable_timing sb_2__6_/chany_bottom_out[23]
set_disable_timing sb_2__6_/chany_bottom_in[24]
set_disable_timing sb_2__6_/chany_bottom_out[24]
set_disable_timing sb_2__6_/chany_bottom_in[25]
set_disable_timing sb_2__6_/chany_bottom_out[25]
set_disable_timing sb_2__6_/chany_bottom_out[26]
set_disable_timing sb_2__6_/chany_bottom_out[27]
set_disable_timing sb_2__6_/chany_bottom_in[28]
set_disable_timing sb_2__6_/chany_bottom_out[28]
set_disable_timing sb_2__6_/chany_bottom_in[29]
set_disable_timing sb_2__6_/chany_bottom_out[29]
set_disable_timing sb_2__6_/chany_bottom_out[30]
set_disable_timing sb_2__6_/chany_bottom_in[31]
set_disable_timing sb_2__6_/chany_bottom_out[31]
set_disable_timing sb_2__6_/chany_bottom_in[32]
set_disable_timing sb_2__6_/chany_bottom_out[32]
set_disable_timing sb_2__6_/chanx_left_in[0]
set_disable_timing sb_2__6_/chanx_left_in[1]
set_disable_timing sb_2__6_/chanx_left_out[1]
set_disable_timing sb_2__6_/chanx_left_in[2]
set_disable_timing sb_2__6_/chanx_left_out[2]
set_disable_timing sb_2__6_/chanx_left_in[3]
set_disable_timing sb_2__6_/chanx_left_out[3]
set_disable_timing sb_2__6_/chanx_left_out[4]
set_disable_timing sb_2__6_/chanx_left_in[5]
set_disable_timing sb_2__6_/chanx_left_out[5]
set_disable_timing sb_2__6_/chanx_left_out[6]
set_disable_timing sb_2__6_/chanx_left_out[7]
set_disable_timing sb_2__6_/chanx_left_out[8]
set_disable_timing sb_2__6_/chanx_left_out[9]
set_disable_timing sb_2__6_/chanx_left_in[10]
set_disable_timing sb_2__6_/chanx_left_out[10]
set_disable_timing sb_2__6_/chanx_left_in[11]
set_disable_timing sb_2__6_/chanx_left_out[11]
set_disable_timing sb_2__6_/chanx_left_in[12]
set_disable_timing sb_2__6_/chanx_left_out[12]
set_disable_timing sb_2__6_/chanx_left_in[13]
set_disable_timing sb_2__6_/chanx_left_out[14]
set_disable_timing sb_2__6_/chanx_left_out[15]
set_disable_timing sb_2__6_/chanx_left_in[16]
set_disable_timing sb_2__6_/chanx_left_out[16]
set_disable_timing sb_2__6_/chanx_left_in[17]
set_disable_timing sb_2__6_/chanx_left_out[17]
set_disable_timing sb_2__6_/chanx_left_in[18]
set_disable_timing sb_2__6_/chanx_left_out[18]
set_disable_timing sb_2__6_/chanx_left_out[19]
set_disable_timing sb_2__6_/chanx_left_in[20]
set_disable_timing sb_2__6_/chanx_left_out[20]
set_disable_timing sb_2__6_/chanx_left_out[21]
set_disable_timing sb_2__6_/chanx_left_out[22]
set_disable_timing sb_2__6_/chanx_left_out[23]
set_disable_timing sb_2__6_/chanx_left_in[24]
set_disable_timing sb_2__6_/chanx_left_out[24]
set_disable_timing sb_2__6_/chanx_left_out[25]
set_disable_timing sb_2__6_/chanx_left_in[26]
set_disable_timing sb_2__6_/chanx_left_out[26]
set_disable_timing sb_2__6_/chanx_left_out[27]
set_disable_timing sb_2__6_/chanx_left_in[28]
set_disable_timing sb_2__6_/chanx_left_out[28]
set_disable_timing sb_2__6_/chanx_left_in[30]
set_disable_timing sb_2__6_/chanx_left_in[31]
set_disable_timing sb_2__6_/chanx_left_out[31]
set_disable_timing sb_2__6_/chanx_left_in[32]
set_disable_timing sb_2__6_/chanx_left_out[32]
set_disable_timing sb_2__6_/mux_right_track_8/in[0]
set_disable_timing sb_2__6_/mux_left_track_1/in[0]
set_disable_timing sb_2__6_/mux_right_track_16/in[0]
set_disable_timing sb_2__6_/mux_left_track_65/in[0]
set_disable_timing sb_2__6_/mux_right_track_24/in[0]
set_disable_timing sb_2__6_/mux_left_track_57/in[0]
set_disable_timing sb_2__6_/mux_right_track_8/in[1]
set_disable_timing sb_2__6_/mux_right_track_32/in[0]
set_disable_timing sb_2__6_/mux_left_track_49/in[0]
set_disable_timing sb_2__6_/mux_right_track_40/in[0]
set_disable_timing sb_2__6_/mux_left_track_41/in[0]
set_disable_timing sb_2__6_/mux_right_track_48/in[0]
set_disable_timing sb_2__6_/mux_left_track_33/in[0]
set_disable_timing sb_2__6_/mux_right_track_16/in[1]
set_disable_timing sb_2__6_/mux_left_track_65/in[1]
set_disable_timing sb_2__6_/mux_right_track_56/in[0]
set_disable_timing sb_2__6_/mux_left_track_25/in[0]
set_disable_timing sb_2__6_/mux_right_track_64/in[0]
set_disable_timing sb_2__6_/mux_left_track_17/in[0]
set_disable_timing sb_2__6_/mux_right_track_0/in[0]
set_disable_timing sb_2__6_/mux_left_track_9/in[0]
set_disable_timing sb_2__6_/mux_right_track_24/in[1]
set_disable_timing sb_2__6_/mux_left_track_57/in[1]
set_disable_timing sb_2__6_/mux_right_track_8/in[2]
set_disable_timing sb_2__6_/mux_left_track_1/in[2]
set_disable_timing sb_2__6_/mux_right_track_16/in[2]
set_disable_timing sb_2__6_/mux_left_track_65/in[2]
set_disable_timing sb_2__6_/mux_right_track_24/in[2]
set_disable_timing sb_2__6_/mux_left_track_57/in[2]
set_disable_timing sb_2__6_/mux_right_track_32/in[1]
set_disable_timing sb_2__6_/mux_left_track_49/in[1]
set_disable_timing sb_2__6_/mux_right_track_32/in[2]
set_disable_timing sb_2__6_/mux_left_track_49/in[2]
set_disable_timing sb_2__6_/mux_right_track_40/in[1]
set_disable_timing sb_2__6_/mux_left_track_41/in[1]
set_disable_timing sb_2__6_/mux_right_track_48/in[1]
set_disable_timing sb_2__6_/mux_left_track_33/in[1]
set_disable_timing sb_2__6_/mux_right_track_40/in[2]
set_disable_timing sb_2__6_/mux_left_track_41/in[2]
set_disable_timing sb_2__6_/mux_right_track_56/in[1]
set_disable_timing sb_2__6_/mux_left_track_25/in[1]
set_disable_timing sb_2__6_/mux_right_track_64/in[1]
set_disable_timing sb_2__6_/mux_left_track_17/in[1]
set_disable_timing sb_2__6_/mux_right_track_0/in[1]
set_disable_timing sb_2__6_/mux_left_track_9/in[1]
set_disable_timing sb_2__6_/mux_right_track_48/in[2]
set_disable_timing sb_2__6_/mux_left_track_33/in[2]
set_disable_timing sb_2__6_/mux_right_track_8/in[3]
set_disable_timing sb_2__6_/mux_left_track_1/in[3]
set_disable_timing sb_2__6_/mux_right_track_16/in[3]
set_disable_timing sb_2__6_/mux_left_track_65/in[3]
set_disable_timing sb_2__6_/mux_right_track_24/in[3]
set_disable_timing sb_2__6_/mux_left_track_57/in[3]
set_disable_timing sb_2__6_/mux_right_track_56/in[2]
set_disable_timing sb_2__6_/mux_left_track_25/in[2]
set_disable_timing sb_2__6_/mux_right_track_32/in[3]
set_disable_timing sb_2__6_/mux_left_track_49/in[3]
set_disable_timing sb_2__6_/mux_right_track_40/in[3]
set_disable_timing sb_2__6_/mux_left_track_41/in[3]
set_disable_timing sb_2__6_/mux_right_track_48/in[3]
set_disable_timing sb_2__6_/mux_left_track_33/in[3]
set_disable_timing sb_2__6_/mux_right_track_64/in[2]
set_disable_timing sb_2__6_/mux_left_track_17/in[2]
set_disable_timing sb_2__6_/mux_right_track_0/in[2]
set_disable_timing sb_2__6_/mux_left_track_9/in[2]
set_disable_timing sb_2__6_/mux_top_track_64/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_57/in[0]
set_disable_timing sb_2__6_/mux_top_track_0/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_49/in[0]
set_disable_timing sb_2__6_/mux_top_track_8/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_41/in[0]
set_disable_timing sb_2__6_/mux_top_track_64/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_2__6_/mux_top_track_16/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_2__6_/mux_top_track_24/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_2__6_/mux_top_track_32/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_2__6_/mux_top_track_0/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_2__6_/mux_top_track_40/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_2__6_/mux_top_track_48/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_2__6_/mux_top_track_56/in[0]
set_disable_timing sb_2__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_2__6_/mux_top_track_8/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_2__6_/mux_top_track_64/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_2__6_/mux_top_track_0/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_2__6_/mux_top_track_8/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_41/in[2]
set_disable_timing sb_2__6_/mux_top_track_16/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_33/in[1]
set_disable_timing sb_2__6_/mux_top_track_16/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_2__6_/mux_top_track_24/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_2__6_/mux_top_track_32/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[1]
set_disable_timing sb_2__6_/mux_top_track_24/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_25/in[2]
set_disable_timing sb_2__6_/mux_top_track_40/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_2__6_/mux_top_track_48/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_2__6_/mux_top_track_56/in[1]
set_disable_timing sb_2__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_2__6_/mux_top_track_32/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[2]
set_disable_timing sb_2__6_/mux_top_track_64/in[3]
set_disable_timing sb_2__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_2__6_/mux_top_track_0/in[3]
set_disable_timing sb_2__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_2__6_/mux_top_track_8/in[3]
set_disable_timing sb_2__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_2__6_/mux_top_track_40/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_9/in[2]
set_disable_timing sb_2__6_/mux_top_track_16/in[3]
set_disable_timing sb_2__6_/mux_top_track_24/in[3]
set_disable_timing sb_2__6_/mux_top_track_32/in[3]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_2__6_/mux_top_track_48/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_2__6_/mux_top_track_56/in[2]
set_disable_timing sb_2__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_2__6_/mux_right_track_56/in[3]
set_disable_timing sb_2__6_/mux_left_track_9/in[3]
set_disable_timing sb_2__6_/mux_right_track_48/in[4]
set_disable_timing sb_2__6_/mux_left_track_17/in[3]
set_disable_timing sb_2__6_/mux_right_track_40/in[4]
set_disable_timing sb_2__6_/mux_left_track_25/in[3]
set_disable_timing sb_2__6_/mux_right_track_56/in[4]
set_disable_timing sb_2__6_/mux_left_track_9/in[4]
set_disable_timing sb_2__6_/mux_right_track_32/in[4]
set_disable_timing sb_2__6_/mux_left_track_33/in[4]
set_disable_timing sb_2__6_/mux_right_track_24/in[4]
set_disable_timing sb_2__6_/mux_left_track_41/in[4]
set_disable_timing sb_2__6_/mux_left_track_49/in[4]
set_disable_timing sb_2__6_/mux_left_track_17/in[4]
set_disable_timing sb_2__6_/mux_right_track_8/in[4]
set_disable_timing sb_2__6_/mux_left_track_57/in[4]
set_disable_timing sb_2__6_/mux_right_track_0/in[3]
set_disable_timing sb_2__6_/mux_left_track_65/in[4]
set_disable_timing sb_2__6_/mux_right_track_64/in[3]
set_disable_timing sb_2__6_/mux_left_track_1/in[4]
set_disable_timing sb_2__6_/mux_left_track_25/in[4]
set_disable_timing sb_2__6_/mux_right_track_56/in[5]
set_disable_timing sb_2__6_/mux_left_track_9/in[5]
set_disable_timing sb_2__6_/mux_right_track_48/in[6]
set_disable_timing sb_2__6_/mux_left_track_17/in[5]
set_disable_timing sb_2__6_/mux_right_track_40/in[6]
set_disable_timing sb_2__6_/mux_left_track_25/in[5]
set_disable_timing sb_2__6_/mux_right_track_32/in[5]
set_disable_timing sb_2__6_/mux_left_track_33/in[5]
set_disable_timing sb_2__6_/mux_right_track_32/in[6]
set_disable_timing sb_2__6_/mux_left_track_33/in[6]
set_disable_timing sb_2__6_/mux_right_track_24/in[5]
set_disable_timing sb_2__6_/mux_left_track_41/in[5]
set_disable_timing sb_2__6_/mux_right_track_16/in[5]
set_disable_timing sb_2__6_/mux_left_track_49/in[5]
set_disable_timing sb_2__6_/mux_right_track_24/in[6]
set_disable_timing sb_2__6_/mux_left_track_41/in[6]
set_disable_timing sb_2__6_/mux_right_track_8/in[5]
set_disable_timing sb_2__6_/mux_left_track_57/in[5]
set_disable_timing sb_2__6_/mux_right_track_0/in[4]
set_disable_timing sb_2__6_/mux_left_track_65/in[5]
set_disable_timing sb_2__6_/mux_right_track_64/in[4]
set_disable_timing sb_2__6_/mux_left_track_1/in[5]
set_disable_timing sb_2__6_/mux_right_track_16/in[6]
set_disable_timing sb_2__6_/mux_left_track_49/in[6]
set_disable_timing sb_2__6_/mux_right_track_56/in[6]
set_disable_timing sb_2__6_/mux_left_track_9/in[6]
set_disable_timing sb_2__6_/mux_right_track_48/in[7]
set_disable_timing sb_2__6_/mux_left_track_17/in[6]
set_disable_timing sb_2__6_/mux_left_track_25/in[6]
set_disable_timing sb_2__6_/mux_right_track_8/in[6]
set_disable_timing sb_2__6_/mux_left_track_57/in[6]
set_disable_timing sb_2__6_/mux_right_track_32/in[7]
set_disable_timing sb_2__6_/mux_left_track_33/in[7]
set_disable_timing sb_2__6_/mux_right_track_24/in[7]
set_disable_timing sb_2__6_/mux_left_track_41/in[7]
set_disable_timing sb_2__6_/mux_left_track_49/in[7]
set_disable_timing sb_2__6_/mux_right_track_0/in[5]
set_disable_timing sb_2__6_/mux_left_track_65/in[6]
set_disable_timing sb_2__6_/mux_right_track_64/in[5]
set_disable_timing sb_2__6_/mux_left_track_1/in[6]
set_disable_timing sb_2__6_/mux_top_track_0/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_2__6_/mux_top_track_64/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_1/in[3]
set_disable_timing sb_2__6_/mux_top_track_56/in[3]
set_disable_timing sb_2__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_2__6_/mux_top_track_0/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_2__6_/mux_top_track_48/in[3]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_2__6_/mux_top_track_40/in[3]
set_disable_timing sb_2__6_/mux_bottom_track_25/in[4]
set_disable_timing sb_2__6_/mux_top_track_32/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_2__6_/mux_top_track_64/in[5]
set_disable_timing sb_2__6_/mux_top_track_24/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_2__6_/mux_top_track_16/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_49/in[4]
set_disable_timing sb_2__6_/mux_top_track_8/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_2__6_/mux_top_track_56/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_9/in[4]
set_disable_timing sb_2__6_/mux_top_track_0/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_65/in[5]
set_disable_timing sb_2__6_/mux_top_track_64/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_1/in[5]
set_disable_timing sb_2__6_/mux_top_track_56/in[5]
set_disable_timing sb_2__6_/mux_top_track_48/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_2__6_/mux_top_track_48/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_2__6_/mux_top_track_40/in[4]
set_disable_timing sb_2__6_/mux_bottom_track_25/in[5]
set_disable_timing sb_2__6_/mux_top_track_32/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_33/in[5]
set_disable_timing sb_2__6_/mux_top_track_40/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_25/in[6]
set_disable_timing sb_2__6_/mux_top_track_24/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_2__6_/mux_top_track_16/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_49/in[5]
set_disable_timing sb_2__6_/mux_top_track_8/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_57/in[5]
set_disable_timing sb_2__6_/mux_bottom_track_33/in[6]
set_disable_timing sb_2__6_/mux_top_track_0/in[7]
set_disable_timing sb_2__6_/mux_bottom_track_65/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_1/in[6]
set_disable_timing sb_2__6_/mux_top_track_56/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_9/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_41/in[6]
set_disable_timing sb_2__6_/mux_top_track_48/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_17/in[7]
set_disable_timing sb_2__6_/mux_top_track_40/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_25/in[7]
set_disable_timing sb_2__6_/mux_top_track_32/in[7]
set_disable_timing sb_2__6_/mux_bottom_track_33/in[7]
set_disable_timing sb_2__6_/mux_top_track_16/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_49/in[6]
set_disable_timing sb_2__6_/mux_top_track_8/in[6]
set_disable_timing sb_2__6_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__7_
##################################################
set_disable_timing sb_2__7_/chanx_right_in[0]
set_disable_timing sb_2__7_/chanx_right_out[1]
set_disable_timing sb_2__7_/chanx_right_in[1]
set_disable_timing sb_2__7_/chanx_right_out[2]
set_disable_timing sb_2__7_/chanx_right_in[2]
set_disable_timing sb_2__7_/chanx_right_out[3]
set_disable_timing sb_2__7_/chanx_right_in[3]
set_disable_timing sb_2__7_/chanx_right_out[4]
set_disable_timing sb_2__7_/chanx_right_in[4]
set_disable_timing sb_2__7_/chanx_right_out[5]
set_disable_timing sb_2__7_/chanx_right_in[5]
set_disable_timing sb_2__7_/chanx_right_out[6]
set_disable_timing sb_2__7_/chanx_right_in[6]
set_disable_timing sb_2__7_/chanx_right_in[7]
set_disable_timing sb_2__7_/chanx_right_out[8]
set_disable_timing sb_2__7_/chanx_right_in[8]
set_disable_timing sb_2__7_/chanx_right_out[9]
set_disable_timing sb_2__7_/chanx_right_in[9]
set_disable_timing sb_2__7_/chanx_right_out[10]
set_disable_timing sb_2__7_/chanx_right_out[11]
set_disable_timing sb_2__7_/chanx_right_out[12]
set_disable_timing sb_2__7_/chanx_right_in[12]
set_disable_timing sb_2__7_/chanx_right_out[13]
set_disable_timing sb_2__7_/chanx_right_in[13]
set_disable_timing sb_2__7_/chanx_right_in[14]
set_disable_timing sb_2__7_/chanx_right_out[15]
set_disable_timing sb_2__7_/chanx_right_in[15]
set_disable_timing sb_2__7_/chanx_right_in[16]
set_disable_timing sb_2__7_/chanx_right_out[17]
set_disable_timing sb_2__7_/chanx_right_in[17]
set_disable_timing sb_2__7_/chanx_right_out[18]
set_disable_timing sb_2__7_/chanx_right_in[18]
set_disable_timing sb_2__7_/chanx_right_out[19]
set_disable_timing sb_2__7_/chanx_right_in[19]
set_disable_timing sb_2__7_/chanx_right_out[20]
set_disable_timing sb_2__7_/chanx_right_in[20]
set_disable_timing sb_2__7_/chanx_right_in[21]
set_disable_timing sb_2__7_/chanx_right_in[22]
set_disable_timing sb_2__7_/chanx_right_out[23]
set_disable_timing sb_2__7_/chanx_right_in[23]
set_disable_timing sb_2__7_/chanx_right_out[24]
set_disable_timing sb_2__7_/chanx_right_in[24]
set_disable_timing sb_2__7_/chanx_right_out[25]
set_disable_timing sb_2__7_/chanx_right_in[25]
set_disable_timing sb_2__7_/chanx_right_out[26]
set_disable_timing sb_2__7_/chanx_right_in[26]
set_disable_timing sb_2__7_/chanx_right_out[27]
set_disable_timing sb_2__7_/chanx_right_in[27]
set_disable_timing sb_2__7_/chanx_right_in[28]
set_disable_timing sb_2__7_/chanx_right_out[29]
set_disable_timing sb_2__7_/chanx_right_in[29]
set_disable_timing sb_2__7_/chanx_right_out[30]
set_disable_timing sb_2__7_/chanx_right_out[31]
set_disable_timing sb_2__7_/chanx_right_in[31]
set_disable_timing sb_2__7_/chanx_right_out[32]
set_disable_timing sb_2__7_/chanx_right_in[32]
set_disable_timing sb_2__7_/chany_bottom_in[0]
set_disable_timing sb_2__7_/chany_bottom_out[0]
set_disable_timing sb_2__7_/chany_bottom_in[1]
set_disable_timing sb_2__7_/chany_bottom_out[1]
set_disable_timing sb_2__7_/chany_bottom_in[2]
set_disable_timing sb_2__7_/chany_bottom_out[2]
set_disable_timing sb_2__7_/chany_bottom_in[4]
set_disable_timing sb_2__7_/chany_bottom_out[4]
set_disable_timing sb_2__7_/chany_bottom_in[5]
set_disable_timing sb_2__7_/chany_bottom_out[5]
set_disable_timing sb_2__7_/chany_bottom_in[6]
set_disable_timing sb_2__7_/chany_bottom_out[6]
set_disable_timing sb_2__7_/chany_bottom_out[7]
set_disable_timing sb_2__7_/chany_bottom_in[8]
set_disable_timing sb_2__7_/chany_bottom_out[8]
set_disable_timing sb_2__7_/chany_bottom_in[9]
set_disable_timing sb_2__7_/chany_bottom_out[9]
set_disable_timing sb_2__7_/chany_bottom_in[10]
set_disable_timing sb_2__7_/chany_bottom_out[10]
set_disable_timing sb_2__7_/chany_bottom_out[11]
set_disable_timing sb_2__7_/chany_bottom_out[12]
set_disable_timing sb_2__7_/chany_bottom_in[13]
set_disable_timing sb_2__7_/chany_bottom_out[13]
set_disable_timing sb_2__7_/chany_bottom_in[14]
set_disable_timing sb_2__7_/chany_bottom_out[14]
set_disable_timing sb_2__7_/chany_bottom_in[15]
set_disable_timing sb_2__7_/chany_bottom_out[15]
set_disable_timing sb_2__7_/chany_bottom_out[16]
set_disable_timing sb_2__7_/chany_bottom_in[17]
set_disable_timing sb_2__7_/chany_bottom_out[17]
set_disable_timing sb_2__7_/chany_bottom_in[18]
set_disable_timing sb_2__7_/chany_bottom_out[18]
set_disable_timing sb_2__7_/chany_bottom_in[19]
set_disable_timing sb_2__7_/chany_bottom_out[19]
set_disable_timing sb_2__7_/chany_bottom_in[20]
set_disable_timing sb_2__7_/chany_bottom_out[20]
set_disable_timing sb_2__7_/chany_bottom_in[21]
set_disable_timing sb_2__7_/chany_bottom_out[21]
set_disable_timing sb_2__7_/chany_bottom_out[22]
set_disable_timing sb_2__7_/chany_bottom_in[23]
set_disable_timing sb_2__7_/chany_bottom_out[23]
set_disable_timing sb_2__7_/chany_bottom_in[24]
set_disable_timing sb_2__7_/chany_bottom_out[24]
set_disable_timing sb_2__7_/chany_bottom_in[25]
set_disable_timing sb_2__7_/chany_bottom_out[25]
set_disable_timing sb_2__7_/chany_bottom_in[26]
set_disable_timing sb_2__7_/chany_bottom_out[26]
set_disable_timing sb_2__7_/chany_bottom_out[27]
set_disable_timing sb_2__7_/chany_bottom_in[28]
set_disable_timing sb_2__7_/chany_bottom_out[28]
set_disable_timing sb_2__7_/chany_bottom_in[29]
set_disable_timing sb_2__7_/chany_bottom_out[29]
set_disable_timing sb_2__7_/chany_bottom_in[30]
set_disable_timing sb_2__7_/chany_bottom_out[30]
set_disable_timing sb_2__7_/chany_bottom_out[31]
set_disable_timing sb_2__7_/chany_bottom_out[32]
set_disable_timing sb_2__7_/chanx_left_in[0]
set_disable_timing sb_2__7_/chanx_left_out[0]
set_disable_timing sb_2__7_/chanx_left_in[1]
set_disable_timing sb_2__7_/chanx_left_out[1]
set_disable_timing sb_2__7_/chanx_left_in[2]
set_disable_timing sb_2__7_/chanx_left_out[2]
set_disable_timing sb_2__7_/chanx_left_in[3]
set_disable_timing sb_2__7_/chanx_left_out[3]
set_disable_timing sb_2__7_/chanx_left_in[4]
set_disable_timing sb_2__7_/chanx_left_out[4]
set_disable_timing sb_2__7_/chanx_left_in[5]
set_disable_timing sb_2__7_/chanx_left_out[5]
set_disable_timing sb_2__7_/chanx_left_out[6]
set_disable_timing sb_2__7_/chanx_left_in[7]
set_disable_timing sb_2__7_/chanx_left_out[7]
set_disable_timing sb_2__7_/chanx_left_in[8]
set_disable_timing sb_2__7_/chanx_left_out[8]
set_disable_timing sb_2__7_/chanx_left_in[9]
set_disable_timing sb_2__7_/chanx_left_out[9]
set_disable_timing sb_2__7_/chanx_left_in[10]
set_disable_timing sb_2__7_/chanx_left_out[10]
set_disable_timing sb_2__7_/chanx_left_in[11]
set_disable_timing sb_2__7_/chanx_left_in[12]
set_disable_timing sb_2__7_/chanx_left_out[12]
set_disable_timing sb_2__7_/chanx_left_out[13]
set_disable_timing sb_2__7_/chanx_left_in[14]
set_disable_timing sb_2__7_/chanx_left_out[14]
set_disable_timing sb_2__7_/chanx_left_out[15]
set_disable_timing sb_2__7_/chanx_left_in[16]
set_disable_timing sb_2__7_/chanx_left_in[17]
set_disable_timing sb_2__7_/chanx_left_out[17]
set_disable_timing sb_2__7_/chanx_left_in[18]
set_disable_timing sb_2__7_/chanx_left_out[18]
set_disable_timing sb_2__7_/chanx_left_out[19]
set_disable_timing sb_2__7_/chanx_left_out[20]
set_disable_timing sb_2__7_/chanx_left_out[21]
set_disable_timing sb_2__7_/chanx_left_in[22]
set_disable_timing sb_2__7_/chanx_left_out[22]
set_disable_timing sb_2__7_/chanx_left_in[23]
set_disable_timing sb_2__7_/chanx_left_out[23]
set_disable_timing sb_2__7_/chanx_left_in[24]
set_disable_timing sb_2__7_/chanx_left_in[25]
set_disable_timing sb_2__7_/chanx_left_out[25]
set_disable_timing sb_2__7_/chanx_left_in[26]
set_disable_timing sb_2__7_/chanx_left_out[26]
set_disable_timing sb_2__7_/chanx_left_in[27]
set_disable_timing sb_2__7_/chanx_left_out[27]
set_disable_timing sb_2__7_/chanx_left_in[28]
set_disable_timing sb_2__7_/chanx_left_out[28]
set_disable_timing sb_2__7_/chanx_left_in[29]
set_disable_timing sb_2__7_/chanx_left_out[29]
set_disable_timing sb_2__7_/chanx_left_in[30]
set_disable_timing sb_2__7_/chanx_left_out[30]
set_disable_timing sb_2__7_/chanx_left_in[31]
set_disable_timing sb_2__7_/chanx_left_in[32]
set_disable_timing sb_2__7_/chanx_left_out[32]
set_disable_timing sb_2__7_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_2__7_/right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_2__7_/right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_2__7_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_2__7_/right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_2__7_/right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_2__7_/right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_2__7_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_2__7_/mux_right_track_0/in[0]
set_disable_timing sb_2__7_/mux_right_track_32/in[0]
set_disable_timing sb_2__7_/mux_right_track_64/in[0]
set_disable_timing sb_2__7_/mux_right_track_0/in[1]
set_disable_timing sb_2__7_/mux_right_track_8/in[0]
set_disable_timing sb_2__7_/mux_right_track_40/in[0]
set_disable_timing sb_2__7_/mux_right_track_8/in[1]
set_disable_timing sb_2__7_/mux_right_track_16/in[0]
set_disable_timing sb_2__7_/mux_right_track_48/in[0]
set_disable_timing sb_2__7_/mux_right_track_16/in[1]
set_disable_timing sb_2__7_/mux_right_track_24/in[0]
set_disable_timing sb_2__7_/mux_right_track_24/in[1]
set_disable_timing sb_2__7_/mux_right_track_32/in[1]
set_disable_timing sb_2__7_/mux_right_track_64/in[1]
set_disable_timing sb_2__7_/mux_right_track_0/in[2]
set_disable_timing sb_2__7_/mux_right_track_32/in[2]
set_disable_timing sb_2__7_/mux_right_track_40/in[1]
set_disable_timing sb_2__7_/mux_right_track_8/in[2]
set_disable_timing sb_2__7_/mux_right_track_40/in[2]
set_disable_timing sb_2__7_/mux_right_track_48/in[1]
set_disable_timing sb_2__7_/mux_right_track_16/in[2]
set_disable_timing sb_2__7_/mux_right_track_48/in[2]
set_disable_timing sb_2__7_/mux_right_track_56/in[1]
set_disable_timing sb_2__7_/mux_left_track_1/in[3]
set_disable_timing sb_2__7_/mux_left_track_33/in[4]
set_disable_timing sb_2__7_/mux_left_track_65/in[3]
set_disable_timing sb_2__7_/mux_left_track_1/in[4]
set_disable_timing sb_2__7_/mux_left_track_9/in[4]
set_disable_timing sb_2__7_/mux_left_track_41/in[4]
set_disable_timing sb_2__7_/mux_left_track_9/in[5]
set_disable_timing sb_2__7_/mux_left_track_17/in[4]
set_disable_timing sb_2__7_/mux_left_track_49/in[4]
set_disable_timing sb_2__7_/mux_left_track_17/in[5]
set_disable_timing sb_2__7_/mux_left_track_25/in[4]
set_disable_timing sb_2__7_/mux_left_track_57/in[3]
set_disable_timing sb_2__7_/mux_left_track_25/in[5]
set_disable_timing sb_2__7_/mux_left_track_33/in[5]
set_disable_timing sb_2__7_/mux_left_track_65/in[4]
set_disable_timing sb_2__7_/mux_left_track_1/in[5]
set_disable_timing sb_2__7_/mux_left_track_33/in[6]
set_disable_timing sb_2__7_/mux_left_track_41/in[5]
set_disable_timing sb_2__7_/mux_left_track_9/in[6]
set_disable_timing sb_2__7_/mux_left_track_41/in[6]
set_disable_timing sb_2__7_/mux_left_track_49/in[5]
set_disable_timing sb_2__7_/mux_left_track_17/in[6]
set_disable_timing sb_2__7_/mux_left_track_49/in[6]
set_disable_timing sb_2__7_/mux_left_track_57/in[4]
set_disable_timing sb_2__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_63/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_49/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_47/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_39/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_29/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_27/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_49/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_2__7_/mux_right_track_56/in[2]
set_disable_timing sb_2__7_/mux_left_track_9/in[0]
set_disable_timing sb_2__7_/mux_right_track_48/in[3]
set_disable_timing sb_2__7_/mux_left_track_17/in[0]
set_disable_timing sb_2__7_/mux_right_track_40/in[3]
set_disable_timing sb_2__7_/mux_left_track_25/in[0]
set_disable_timing sb_2__7_/mux_right_track_32/in[3]
set_disable_timing sb_2__7_/mux_right_track_24/in[2]
set_disable_timing sb_2__7_/mux_left_track_41/in[0]
set_disable_timing sb_2__7_/mux_right_track_16/in[3]
set_disable_timing sb_2__7_/mux_left_track_49/in[0]
set_disable_timing sb_2__7_/mux_right_track_8/in[3]
set_disable_timing sb_2__7_/mux_left_track_57/in[0]
set_disable_timing sb_2__7_/mux_right_track_0/in[3]
set_disable_timing sb_2__7_/mux_left_track_65/in[0]
set_disable_timing sb_2__7_/mux_right_track_64/in[2]
set_disable_timing sb_2__7_/mux_left_track_1/in[0]
set_disable_timing sb_2__7_/mux_right_track_56/in[3]
set_disable_timing sb_2__7_/mux_left_track_9/in[1]
set_disable_timing sb_2__7_/mux_right_track_48/in[4]
set_disable_timing sb_2__7_/mux_left_track_17/in[1]
set_disable_timing sb_2__7_/mux_right_track_40/in[4]
set_disable_timing sb_2__7_/mux_left_track_25/in[1]
set_disable_timing sb_2__7_/mux_left_track_33/in[1]
set_disable_timing sb_2__7_/mux_right_track_24/in[3]
set_disable_timing sb_2__7_/mux_left_track_41/in[1]
set_disable_timing sb_2__7_/mux_right_track_16/in[4]
set_disable_timing sb_2__7_/mux_left_track_49/in[1]
set_disable_timing sb_2__7_/mux_right_track_8/in[4]
set_disable_timing sb_2__7_/mux_left_track_57/in[1]
set_disable_timing sb_2__7_/mux_left_track_65/in[1]
set_disable_timing sb_2__7_/mux_right_track_64/in[3]
set_disable_timing sb_2__7_/mux_left_track_1/in[1]
set_disable_timing sb_2__7_/mux_right_track_56/in[4]
set_disable_timing sb_2__7_/mux_left_track_9/in[2]
set_disable_timing sb_2__7_/mux_right_track_48/in[5]
set_disable_timing sb_2__7_/mux_left_track_17/in[2]
set_disable_timing sb_2__7_/mux_right_track_40/in[5]
set_disable_timing sb_2__7_/mux_left_track_25/in[2]
set_disable_timing sb_2__7_/mux_right_track_32/in[5]
set_disable_timing sb_2__7_/mux_left_track_33/in[2]
set_disable_timing sb_2__7_/mux_right_track_24/in[4]
set_disable_timing sb_2__7_/mux_left_track_41/in[2]
set_disable_timing sb_2__7_/mux_right_track_16/in[5]
set_disable_timing sb_2__7_/mux_left_track_49/in[2]
set_disable_timing sb_2__7_/mux_right_track_8/in[5]
set_disable_timing sb_2__7_/mux_left_track_57/in[2]
set_disable_timing sb_2__7_/mux_right_track_0/in[5]
set_disable_timing sb_2__7_/mux_left_track_65/in[2]
set_disable_timing sb_2__7_/mux_right_track_64/in[4]
set_disable_timing sb_2__7_/mux_left_track_1/in[2]
set_disable_timing sb_2__7_/mux_right_track_56/in[5]
set_disable_timing sb_2__7_/mux_left_track_9/in[3]
set_disable_timing sb_2__7_/mux_right_track_48/in[6]
set_disable_timing sb_2__7_/mux_left_track_17/in[3]
set_disable_timing sb_2__7_/mux_right_track_40/in[6]
set_disable_timing sb_2__7_/mux_left_track_25/in[3]
set_disable_timing sb_2__7_/mux_right_track_32/in[6]
set_disable_timing sb_2__7_/mux_left_track_33/in[3]
set_disable_timing sb_2__7_/mux_right_track_24/in[5]
set_disable_timing sb_2__7_/mux_left_track_41/in[3]
set_disable_timing sb_2__7_/mux_right_track_16/in[6]
set_disable_timing sb_2__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_1/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_1/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_2__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_21/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_23/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_25/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_27/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_33/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_37/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_39/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_41/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_45/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_13/in[1]
set_disable_timing sb_2__7_/mux_bottom_track_15/in[1]
##################################################
# Disable timing for Switch block sb_2__0_
##################################################
set_disable_timing sb_3__0_/chany_top_out[1]
set_disable_timing sb_3__0_/chany_top_in[1]
set_disable_timing sb_3__0_/chany_top_out[2]
set_disable_timing sb_3__0_/chany_top_out[3]
set_disable_timing sb_3__0_/chany_top_out[4]
set_disable_timing sb_3__0_/chany_top_in[4]
set_disable_timing sb_3__0_/chany_top_out[5]
set_disable_timing sb_3__0_/chany_top_out[6]
set_disable_timing sb_3__0_/chany_top_in[7]
set_disable_timing sb_3__0_/chany_top_out[8]
set_disable_timing sb_3__0_/chany_top_in[8]
set_disable_timing sb_3__0_/chany_top_out[9]
set_disable_timing sb_3__0_/chany_top_in[9]
set_disable_timing sb_3__0_/chany_top_out[11]
set_disable_timing sb_3__0_/chany_top_out[13]
set_disable_timing sb_3__0_/chany_top_out[14]
set_disable_timing sb_3__0_/chany_top_out[16]
set_disable_timing sb_3__0_/chany_top_out[17]
set_disable_timing sb_3__0_/chany_top_out[19]
set_disable_timing sb_3__0_/chany_top_out[20]
set_disable_timing sb_3__0_/chany_top_in[20]
set_disable_timing sb_3__0_/chany_top_in[22]
set_disable_timing sb_3__0_/chany_top_out[23]
set_disable_timing sb_3__0_/chany_top_out[24]
set_disable_timing sb_3__0_/chany_top_out[25]
set_disable_timing sb_3__0_/chany_top_out[26]
set_disable_timing sb_3__0_/chany_top_out[27]
set_disable_timing sb_3__0_/chany_top_out[28]
set_disable_timing sb_3__0_/chany_top_out[29]
set_disable_timing sb_3__0_/chany_top_out[30]
set_disable_timing sb_3__0_/chany_top_out[31]
set_disable_timing sb_3__0_/chany_top_out[32]
set_disable_timing sb_3__0_/chany_top_in[32]
set_disable_timing sb_3__0_/chanx_right_out[3]
set_disable_timing sb_3__0_/chanx_right_in[23]
set_disable_timing sb_3__0_/chanx_right_out[27]
set_disable_timing sb_3__0_/chanx_left_in[2]
set_disable_timing sb_3__0_/chanx_left_in[3]
set_disable_timing sb_3__0_/chanx_left_in[26]
set_disable_timing sb_3__0_/chanx_left_in[27]
set_disable_timing sb_3__0_/chanx_left_in[31]
set_disable_timing sb_3__0_/chanx_left_in[32]
set_disable_timing sb_3__0_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_3__0_/right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_3__0_/right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_3__0_/right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_3__0_/right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_3__0_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_3__0_/left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_3__0_/left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_3__0_/left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_3__0_/left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_3__0_/left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_3__0_/mux_right_track_0/in[3]
set_disable_timing sb_3__0_/mux_right_track_32/in[4]
set_disable_timing sb_3__0_/mux_right_track_64/in[3]
set_disable_timing sb_3__0_/mux_right_track_0/in[4]
set_disable_timing sb_3__0_/mux_right_track_8/in[4]
set_disable_timing sb_3__0_/mux_right_track_40/in[4]
set_disable_timing sb_3__0_/mux_right_track_8/in[5]
set_disable_timing sb_3__0_/mux_right_track_16/in[4]
set_disable_timing sb_3__0_/mux_right_track_48/in[4]
set_disable_timing sb_3__0_/mux_right_track_16/in[5]
set_disable_timing sb_3__0_/mux_right_track_24/in[4]
set_disable_timing sb_3__0_/mux_right_track_56/in[3]
set_disable_timing sb_3__0_/mux_right_track_24/in[5]
set_disable_timing sb_3__0_/mux_right_track_32/in[5]
set_disable_timing sb_3__0_/mux_right_track_64/in[4]
set_disable_timing sb_3__0_/mux_right_track_32/in[6]
set_disable_timing sb_3__0_/mux_right_track_40/in[5]
set_disable_timing sb_3__0_/mux_right_track_8/in[6]
set_disable_timing sb_3__0_/mux_right_track_40/in[6]
set_disable_timing sb_3__0_/mux_right_track_48/in[5]
set_disable_timing sb_3__0_/mux_right_track_16/in[6]
set_disable_timing sb_3__0_/mux_right_track_48/in[6]
set_disable_timing sb_3__0_/mux_right_track_56/in[4]
set_disable_timing sb_3__0_/mux_left_track_1/in[4]
set_disable_timing sb_3__0_/mux_left_track_33/in[4]
set_disable_timing sb_3__0_/mux_left_track_65/in[4]
set_disable_timing sb_3__0_/mux_left_track_1/in[5]
set_disable_timing sb_3__0_/mux_left_track_9/in[3]
set_disable_timing sb_3__0_/mux_left_track_41/in[4]
set_disable_timing sb_3__0_/mux_left_track_9/in[4]
set_disable_timing sb_3__0_/mux_left_track_17/in[3]
set_disable_timing sb_3__0_/mux_left_track_49/in[4]
set_disable_timing sb_3__0_/mux_left_track_17/in[4]
set_disable_timing sb_3__0_/mux_left_track_25/in[3]
set_disable_timing sb_3__0_/mux_left_track_57/in[4]
set_disable_timing sb_3__0_/mux_left_track_25/in[4]
set_disable_timing sb_3__0_/mux_left_track_33/in[5]
set_disable_timing sb_3__0_/mux_left_track_65/in[5]
set_disable_timing sb_3__0_/mux_left_track_1/in[6]
set_disable_timing sb_3__0_/mux_left_track_33/in[6]
set_disable_timing sb_3__0_/mux_left_track_41/in[5]
set_disable_timing sb_3__0_/mux_left_track_9/in[5]
set_disable_timing sb_3__0_/mux_left_track_41/in[6]
set_disable_timing sb_3__0_/mux_left_track_49/in[5]
set_disable_timing sb_3__0_/mux_left_track_17/in[5]
set_disable_timing sb_3__0_/mux_left_track_49/in[6]
set_disable_timing sb_3__0_/mux_left_track_57/in[5]
set_disable_timing sb_3__0_/mux_left_track_1/in[0]
set_disable_timing sb_3__0_/mux_right_track_16/in[0]
set_disable_timing sb_3__0_/mux_left_track_65/in[0]
set_disable_timing sb_3__0_/mux_left_track_57/in[0]
set_disable_timing sb_3__0_/mux_right_track_32/in[0]
set_disable_timing sb_3__0_/mux_left_track_49/in[0]
set_disable_timing sb_3__0_/mux_right_track_40/in[0]
set_disable_timing sb_3__0_/mux_left_track_41/in[0]
set_disable_timing sb_3__0_/mux_right_track_48/in[0]
set_disable_timing sb_3__0_/mux_right_track_56/in[0]
set_disable_timing sb_3__0_/mux_right_track_64/in[0]
set_disable_timing sb_3__0_/mux_left_track_17/in[0]
set_disable_timing sb_3__0_/mux_right_track_0/in[0]
set_disable_timing sb_3__0_/mux_left_track_9/in[0]
set_disable_timing sb_3__0_/mux_right_track_8/in[1]
set_disable_timing sb_3__0_/mux_left_track_1/in[1]
set_disable_timing sb_3__0_/mux_right_track_24/in[1]
set_disable_timing sb_3__0_/mux_left_track_57/in[1]
set_disable_timing sb_3__0_/mux_right_track_32/in[1]
set_disable_timing sb_3__0_/mux_left_track_41/in[1]
set_disable_timing sb_3__0_/mux_left_track_33/in[1]
set_disable_timing sb_3__0_/mux_right_track_56/in[1]
set_disable_timing sb_3__0_/mux_right_track_64/in[1]
set_disable_timing sb_3__0_/mux_right_track_0/in[1]
set_disable_timing sb_3__0_/mux_right_track_8/in[2]
set_disable_timing sb_3__0_/mux_right_track_16/in[2]
set_disable_timing sb_3__0_/mux_left_track_65/in[2]
set_disable_timing sb_3__0_/mux_right_track_24/in[2]
set_disable_timing sb_3__0_/mux_left_track_57/in[2]
set_disable_timing sb_3__0_/mux_right_track_32/in[2]
set_disable_timing sb_3__0_/mux_left_track_49/in[2]
set_disable_timing sb_3__0_/mux_right_track_40/in[2]
set_disable_timing sb_3__0_/mux_left_track_41/in[2]
set_disable_timing sb_3__0_/mux_left_track_33/in[2]
set_disable_timing sb_3__0_/mux_left_track_25/in[2]
set_disable_timing sb_3__0_/mux_left_track_17/in[2]
set_disable_timing sb_3__0_/mux_right_track_0/in[2]
set_disable_timing sb_3__0_/mux_left_track_9/in[2]
set_disable_timing sb_3__0_/mux_right_track_8/in[3]
set_disable_timing sb_3__0_/mux_left_track_1/in[3]
set_disable_timing sb_3__0_/mux_right_track_24/in[3]
set_disable_timing sb_3__0_/mux_left_track_49/in[3]
set_disable_timing sb_3__0_/mux_right_track_40/in[3]
set_disable_timing sb_3__0_/mux_right_track_48/in[3]
set_disable_timing sb_3__0_/mux_left_track_33/in[3]
set_disable_timing sb_3__0_/mux_top_track_64/in[0]
set_disable_timing sb_3__0_/mux_top_track_2/in[0]
set_disable_timing sb_3__0_/mux_top_track_64/in[1]
set_disable_timing sb_3__0_/mux_top_track_4/in[0]
set_disable_timing sb_3__0_/mux_top_track_6/in[0]
set_disable_timing sb_3__0_/mux_top_track_8/in[0]
set_disable_timing sb_3__0_/mux_top_track_0/in[1]
set_disable_timing sb_3__0_/mux_top_track_10/in[0]
set_disable_timing sb_3__0_/mux_top_track_12/in[0]
set_disable_timing sb_3__0_/mux_top_track_14/in[0]
set_disable_timing sb_3__0_/mux_top_track_2/in[1]
set_disable_timing sb_3__0_/mux_top_track_20/in[0]
set_disable_timing sb_3__0_/mux_top_track_4/in[1]
set_disable_timing sb_3__0_/mux_top_track_22/in[0]
set_disable_timing sb_3__0_/mux_top_track_26/in[0]
set_disable_timing sb_3__0_/mux_top_track_6/in[1]
set_disable_timing sb_3__0_/mux_top_track_28/in[0]
set_disable_timing sb_3__0_/mux_top_track_32/in[0]
set_disable_timing sb_3__0_/mux_top_track_8/in[1]
set_disable_timing sb_3__0_/mux_top_track_34/in[0]
set_disable_timing sb_3__0_/mux_top_track_38/in[0]
set_disable_timing sb_3__0_/mux_top_track_10/in[1]
set_disable_timing sb_3__0_/mux_top_track_40/in[0]
set_disable_timing sb_3__0_/mux_top_track_44/in[0]
set_disable_timing sb_3__0_/mux_top_track_12/in[1]
set_disable_timing sb_3__0_/mux_top_track_0/in[2]
set_disable_timing sb_3__0_/mux_top_track_64/in[2]
set_disable_timing sb_3__0_/mux_top_track_62/in[0]
set_disable_timing sb_3__0_/mux_top_track_0/in[3]
set_disable_timing sb_3__0_/mux_top_track_60/in[0]
set_disable_timing sb_3__0_/mux_top_track_58/in[0]
set_disable_timing sb_3__0_/mux_top_track_56/in[0]
set_disable_timing sb_3__0_/mux_top_track_64/in[3]
set_disable_timing sb_3__0_/mux_top_track_54/in[0]
set_disable_timing sb_3__0_/mux_top_track_52/in[0]
set_disable_timing sb_3__0_/mux_top_track_50/in[0]
set_disable_timing sb_3__0_/mux_top_track_62/in[1]
set_disable_timing sb_3__0_/mux_top_track_60/in[1]
set_disable_timing sb_3__0_/mux_top_track_42/in[1]
set_disable_timing sb_3__0_/mux_top_track_40/in[1]
set_disable_timing sb_3__0_/mux_top_track_38/in[1]
set_disable_timing sb_3__0_/mux_top_track_58/in[1]
set_disable_timing sb_3__0_/mux_top_track_36/in[1]
set_disable_timing sb_3__0_/mux_top_track_34/in[1]
set_disable_timing sb_3__0_/mux_top_track_32/in[1]
set_disable_timing sb_3__0_/mux_top_track_56/in[1]
set_disable_timing sb_3__0_/mux_top_track_30/in[1]
set_disable_timing sb_3__0_/mux_top_track_28/in[1]
set_disable_timing sb_3__0_/mux_top_track_26/in[1]
set_disable_timing sb_3__0_/mux_top_track_54/in[1]
set_disable_timing sb_3__0_/mux_top_track_24/in[1]
set_disable_timing sb_3__0_/mux_top_track_22/in[1]
set_disable_timing sb_3__0_/mux_top_track_52/in[1]
set_disable_timing sb_3__0_/mux_top_track_50/in[1]
##################################################
# Disable timing for Switch block sb_2__1_
##################################################
set_disable_timing sb_3__1_/chany_top_in[0]
set_disable_timing sb_3__1_/chany_top_out[2]
set_disable_timing sb_3__1_/chany_top_out[3]
set_disable_timing sb_3__1_/chany_top_out[4]
set_disable_timing sb_3__1_/chany_top_out[5]
set_disable_timing sb_3__1_/chany_top_out[6]
set_disable_timing sb_3__1_/chany_top_in[6]
set_disable_timing sb_3__1_/chany_top_out[7]
set_disable_timing sb_3__1_/chany_top_in[8]
set_disable_timing sb_3__1_/chany_top_out[9]
set_disable_timing sb_3__1_/chany_top_out[10]
set_disable_timing sb_3__1_/chany_top_in[11]
set_disable_timing sb_3__1_/chany_top_out[12]
set_disable_timing sb_3__1_/chany_top_out[14]
set_disable_timing sb_3__1_/chany_top_out[15]
set_disable_timing sb_3__1_/chany_top_out[17]
set_disable_timing sb_3__1_/chany_top_out[18]
set_disable_timing sb_3__1_/chany_top_out[21]
set_disable_timing sb_3__1_/chany_top_in[21]
set_disable_timing sb_3__1_/chany_top_in[23]
set_disable_timing sb_3__1_/chany_top_out[24]
set_disable_timing sb_3__1_/chany_top_out[25]
set_disable_timing sb_3__1_/chany_top_out[26]
set_disable_timing sb_3__1_/chany_top_out[27]
set_disable_timing sb_3__1_/chany_top_out[29]
set_disable_timing sb_3__1_/chany_top_out[30]
set_disable_timing sb_3__1_/chany_top_out[31]
set_disable_timing sb_3__1_/chany_top_out[32]
set_disable_timing sb_3__1_/chanx_right_in[0]
set_disable_timing sb_3__1_/chanx_right_out[1]
set_disable_timing sb_3__1_/chanx_right_out[2]
set_disable_timing sb_3__1_/chanx_right_out[3]
set_disable_timing sb_3__1_/chanx_right_out[4]
set_disable_timing sb_3__1_/chanx_right_in[7]
set_disable_timing sb_3__1_/chanx_right_out[15]
set_disable_timing sb_3__1_/chanx_right_in[15]
set_disable_timing sb_3__1_/chanx_right_out[17]
set_disable_timing sb_3__1_/chanx_right_in[23]
set_disable_timing sb_3__1_/chanx_right_in[27]
set_disable_timing sb_3__1_/chanx_right_in[28]
set_disable_timing sb_3__1_/chanx_right_out[30]
set_disable_timing sb_3__1_/chanx_right_in[31]
set_disable_timing sb_3__1_/chanx_right_out[32]
set_disable_timing sb_3__1_/chany_bottom_in[1]
set_disable_timing sb_3__1_/chany_bottom_out[1]
set_disable_timing sb_3__1_/chany_bottom_in[2]
set_disable_timing sb_3__1_/chany_bottom_in[3]
set_disable_timing sb_3__1_/chany_bottom_in[4]
set_disable_timing sb_3__1_/chany_bottom_out[4]
set_disable_timing sb_3__1_/chany_bottom_in[5]
set_disable_timing sb_3__1_/chany_bottom_in[6]
set_disable_timing sb_3__1_/chany_bottom_out[7]
set_disable_timing sb_3__1_/chany_bottom_in[8]
set_disable_timing sb_3__1_/chany_bottom_out[8]
set_disable_timing sb_3__1_/chany_bottom_in[9]
set_disable_timing sb_3__1_/chany_bottom_out[9]
set_disable_timing sb_3__1_/chany_bottom_in[11]
set_disable_timing sb_3__1_/chany_bottom_in[13]
set_disable_timing sb_3__1_/chany_bottom_in[14]
set_disable_timing sb_3__1_/chany_bottom_in[16]
set_disable_timing sb_3__1_/chany_bottom_in[17]
set_disable_timing sb_3__1_/chany_bottom_in[19]
set_disable_timing sb_3__1_/chany_bottom_in[20]
set_disable_timing sb_3__1_/chany_bottom_out[20]
set_disable_timing sb_3__1_/chany_bottom_out[22]
set_disable_timing sb_3__1_/chany_bottom_in[23]
set_disable_timing sb_3__1_/chany_bottom_in[24]
set_disable_timing sb_3__1_/chany_bottom_in[25]
set_disable_timing sb_3__1_/chany_bottom_in[26]
set_disable_timing sb_3__1_/chany_bottom_in[27]
set_disable_timing sb_3__1_/chany_bottom_in[28]
set_disable_timing sb_3__1_/chany_bottom_in[29]
set_disable_timing sb_3__1_/chany_bottom_in[30]
set_disable_timing sb_3__1_/chany_bottom_in[31]
set_disable_timing sb_3__1_/chany_bottom_in[32]
set_disable_timing sb_3__1_/chany_bottom_out[32]
set_disable_timing sb_3__1_/chanx_left_in[0]
set_disable_timing sb_3__1_/chanx_left_in[1]
set_disable_timing sb_3__1_/chanx_left_out[1]
set_disable_timing sb_3__1_/chanx_left_in[2]
set_disable_timing sb_3__1_/chanx_left_out[8]
set_disable_timing sb_3__1_/chanx_left_in[11]
set_disable_timing sb_3__1_/chanx_left_in[14]
set_disable_timing sb_3__1_/chanx_left_in[15]
set_disable_timing sb_3__1_/chanx_left_in[16]
set_disable_timing sb_3__1_/chanx_left_out[20]
set_disable_timing sb_3__1_/chanx_left_in[23]
set_disable_timing sb_3__1_/chanx_left_out[28]
set_disable_timing sb_3__1_/chanx_left_in[29]
set_disable_timing sb_3__1_/chanx_left_out[29]
set_disable_timing sb_3__1_/chanx_left_in[31]
set_disable_timing sb_3__1_/chanx_left_out[32]
set_disable_timing sb_3__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_3__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_3__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_3__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_3__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_3__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_3__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_3__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_3__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_3__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_3__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_3__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_3__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_3__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_3__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_3__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_3__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_3__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_3__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_3__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_3__1_/mux_top_track_0/in[0]
set_disable_timing sb_3__1_/mux_top_track_32/in[0]
set_disable_timing sb_3__1_/mux_top_track_64/in[0]
set_disable_timing sb_3__1_/mux_top_track_0/in[1]
set_disable_timing sb_3__1_/mux_top_track_8/in[0]
set_disable_timing sb_3__1_/mux_top_track_40/in[0]
set_disable_timing sb_3__1_/mux_top_track_16/in[0]
set_disable_timing sb_3__1_/mux_top_track_24/in[0]
set_disable_timing sb_3__1_/mux_top_track_32/in[1]
set_disable_timing sb_3__1_/mux_top_track_0/in[2]
set_disable_timing sb_3__1_/mux_top_track_32/in[2]
set_disable_timing sb_3__1_/mux_top_track_40/in[1]
set_disable_timing sb_3__1_/mux_top_track_48/in[0]
set_disable_timing sb_3__1_/mux_top_track_56/in[0]
set_disable_timing sb_3__1_/mux_top_track_64/in[1]
set_disable_timing sb_3__1_/mux_top_track_0/in[3]
set_disable_timing sb_3__1_/mux_right_track_0/in[3]
set_disable_timing sb_3__1_/mux_right_track_32/in[4]
set_disable_timing sb_3__1_/mux_right_track_64/in[3]
set_disable_timing sb_3__1_/mux_right_track_8/in[4]
set_disable_timing sb_3__1_/mux_right_track_16/in[4]
set_disable_timing sb_3__1_/mux_right_track_24/in[4]
set_disable_timing sb_3__1_/mux_right_track_32/in[5]
set_disable_timing sb_3__1_/mux_left_track_1/in[7]
set_disable_timing sb_3__1_/mux_left_track_33/in[8]
set_disable_timing sb_3__1_/mux_left_track_65/in[7]
set_disable_timing sb_3__1_/mux_left_track_9/in[7]
set_disable_timing sb_3__1_/mux_left_track_17/in[7]
set_disable_timing sb_3__1_/mux_left_track_25/in[7]
set_disable_timing sb_3__1_/mux_left_track_33/in[9]
set_disable_timing sb_3__1_/mux_right_track_8/in[0]
set_disable_timing sb_3__1_/mux_left_track_1/in[0]
set_disable_timing sb_3__1_/mux_right_track_16/in[0]
set_disable_timing sb_3__1_/mux_left_track_65/in[0]
set_disable_timing sb_3__1_/mux_left_track_57/in[0]
set_disable_timing sb_3__1_/mux_right_track_8/in[1]
set_disable_timing sb_3__1_/mux_right_track_32/in[0]
set_disable_timing sb_3__1_/mux_left_track_49/in[0]
set_disable_timing sb_3__1_/mux_left_track_41/in[0]
set_disable_timing sb_3__1_/mux_right_track_48/in[0]
set_disable_timing sb_3__1_/mux_left_track_33/in[0]
set_disable_timing sb_3__1_/mux_right_track_16/in[1]
set_disable_timing sb_3__1_/mux_left_track_65/in[1]
set_disable_timing sb_3__1_/mux_right_track_56/in[0]
set_disable_timing sb_3__1_/mux_left_track_25/in[0]
set_disable_timing sb_3__1_/mux_right_track_64/in[0]
set_disable_timing sb_3__1_/mux_left_track_17/in[0]
set_disable_timing sb_3__1_/mux_right_track_0/in[0]
set_disable_timing sb_3__1_/mux_left_track_9/in[0]
set_disable_timing sb_3__1_/mux_right_track_24/in[1]
set_disable_timing sb_3__1_/mux_left_track_57/in[1]
set_disable_timing sb_3__1_/mux_right_track_8/in[2]
set_disable_timing sb_3__1_/mux_left_track_1/in[2]
set_disable_timing sb_3__1_/mux_right_track_16/in[2]
set_disable_timing sb_3__1_/mux_left_track_65/in[2]
set_disable_timing sb_3__1_/mux_left_track_57/in[2]
set_disable_timing sb_3__1_/mux_right_track_32/in[1]
set_disable_timing sb_3__1_/mux_right_track_32/in[2]
set_disable_timing sb_3__1_/mux_right_track_40/in[1]
set_disable_timing sb_3__1_/mux_left_track_41/in[1]
set_disable_timing sb_3__1_/mux_right_track_48/in[1]
set_disable_timing sb_3__1_/mux_left_track_41/in[2]
set_disable_timing sb_3__1_/mux_right_track_56/in[1]
set_disable_timing sb_3__1_/mux_right_track_64/in[1]
set_disable_timing sb_3__1_/mux_left_track_17/in[1]
set_disable_timing sb_3__1_/mux_right_track_48/in[2]
set_disable_timing sb_3__1_/mux_left_track_33/in[2]
set_disable_timing sb_3__1_/mux_right_track_8/in[3]
set_disable_timing sb_3__1_/mux_left_track_1/in[3]
set_disable_timing sb_3__1_/mux_left_track_65/in[3]
set_disable_timing sb_3__1_/mux_right_track_24/in[3]
set_disable_timing sb_3__1_/mux_left_track_57/in[3]
set_disable_timing sb_3__1_/mux_right_track_56/in[2]
set_disable_timing sb_3__1_/mux_right_track_32/in[3]
set_disable_timing sb_3__1_/mux_left_track_49/in[3]
set_disable_timing sb_3__1_/mux_right_track_40/in[3]
set_disable_timing sb_3__1_/mux_left_track_41/in[3]
set_disable_timing sb_3__1_/mux_right_track_48/in[3]
set_disable_timing sb_3__1_/mux_left_track_33/in[3]
set_disable_timing sb_3__1_/mux_right_track_64/in[2]
set_disable_timing sb_3__1_/mux_left_track_17/in[2]
set_disable_timing sb_3__1_/mux_top_track_64/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_3__1_/mux_bottom_track_49/in[0]
set_disable_timing sb_3__1_/mux_top_track_8/in[1]
set_disable_timing sb_3__1_/mux_bottom_track_41/in[0]
set_disable_timing sb_3__1_/mux_top_track_64/in[3]
set_disable_timing sb_3__1_/mux_bottom_track_57/in[1]
set_disable_timing sb_3__1_/mux_top_track_16/in[1]
set_disable_timing sb_3__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_3__1_/mux_top_track_24/in[1]
set_disable_timing sb_3__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_3__1_/mux_top_track_32/in[3]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[0]
set_disable_timing sb_3__1_/mux_top_track_0/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_3__1_/mux_bottom_track_9/in[0]
set_disable_timing sb_3__1_/mux_top_track_48/in[1]
set_disable_timing sb_3__1_/mux_bottom_track_1/in[0]
set_disable_timing sb_3__1_/mux_top_track_56/in[1]
set_disable_timing sb_3__1_/mux_bottom_track_65/in[0]
set_disable_timing sb_3__1_/mux_top_track_8/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_41/in[1]
set_disable_timing sb_3__1_/mux_top_track_64/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_57/in[2]
set_disable_timing sb_3__1_/mux_top_track_0/in[6]
set_disable_timing sb_3__1_/mux_top_track_8/in[3]
set_disable_timing sb_3__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_3__1_/mux_top_track_16/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_33/in[1]
set_disable_timing sb_3__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_3__1_/mux_top_track_24/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_25/in[1]
set_disable_timing sb_3__1_/mux_top_track_32/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[1]
set_disable_timing sb_3__1_/mux_top_track_24/in[3]
set_disable_timing sb_3__1_/mux_bottom_track_25/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_9/in[1]
set_disable_timing sb_3__1_/mux_top_track_48/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_3__1_/mux_top_track_56/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_65/in[1]
set_disable_timing sb_3__1_/mux_top_track_32/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[2]
set_disable_timing sb_3__1_/mux_top_track_64/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_57/in[3]
set_disable_timing sb_3__1_/mux_top_track_0/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_3__1_/mux_top_track_8/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_41/in[3]
set_disable_timing sb_3__1_/mux_top_track_40/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_3__1_/mux_top_track_16/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_33/in[3]
set_disable_timing sb_3__1_/mux_top_track_24/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_3__1_/mux_top_track_32/in[6]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_3__1_/mux_top_track_48/in[3]
set_disable_timing sb_3__1_/mux_bottom_track_1/in[2]
set_disable_timing sb_3__1_/mux_bottom_track_65/in[2]
set_disable_timing sb_3__1_/mux_right_track_56/in[3]
set_disable_timing sb_3__1_/mux_left_track_9/in[3]
set_disable_timing sb_3__1_/mux_right_track_48/in[4]
set_disable_timing sb_3__1_/mux_left_track_17/in[3]
set_disable_timing sb_3__1_/mux_right_track_40/in[4]
set_disable_timing sb_3__1_/mux_left_track_25/in[3]
set_disable_timing sb_3__1_/mux_right_track_56/in[4]
set_disable_timing sb_3__1_/mux_left_track_9/in[4]
set_disable_timing sb_3__1_/mux_right_track_32/in[6]
set_disable_timing sb_3__1_/mux_left_track_33/in[4]
set_disable_timing sb_3__1_/mux_right_track_24/in[5]
set_disable_timing sb_3__1_/mux_left_track_41/in[4]
set_disable_timing sb_3__1_/mux_right_track_16/in[5]
set_disable_timing sb_3__1_/mux_left_track_49/in[4]
set_disable_timing sb_3__1_/mux_left_track_17/in[4]
set_disable_timing sb_3__1_/mux_right_track_8/in[5]
set_disable_timing sb_3__1_/mux_left_track_57/in[4]
set_disable_timing sb_3__1_/mux_right_track_0/in[4]
set_disable_timing sb_3__1_/mux_left_track_65/in[4]
set_disable_timing sb_3__1_/mux_right_track_64/in[4]
set_disable_timing sb_3__1_/mux_left_track_1/in[4]
set_disable_timing sb_3__1_/mux_right_track_40/in[5]
set_disable_timing sb_3__1_/mux_left_track_25/in[4]
set_disable_timing sb_3__1_/mux_left_track_9/in[5]
set_disable_timing sb_3__1_/mux_right_track_48/in[6]
set_disable_timing sb_3__1_/mux_left_track_17/in[5]
set_disable_timing sb_3__1_/mux_right_track_40/in[6]
set_disable_timing sb_3__1_/mux_left_track_25/in[5]
set_disable_timing sb_3__1_/mux_left_track_33/in[5]
set_disable_timing sb_3__1_/mux_right_track_32/in[8]
set_disable_timing sb_3__1_/mux_left_track_33/in[6]
set_disable_timing sb_3__1_/mux_right_track_24/in[6]
set_disable_timing sb_3__1_/mux_left_track_41/in[5]
set_disable_timing sb_3__1_/mux_right_track_16/in[6]
set_disable_timing sb_3__1_/mux_left_track_49/in[5]
set_disable_timing sb_3__1_/mux_right_track_24/in[7]
set_disable_timing sb_3__1_/mux_left_track_41/in[6]
set_disable_timing sb_3__1_/mux_right_track_8/in[6]
set_disable_timing sb_3__1_/mux_left_track_57/in[5]
set_disable_timing sb_3__1_/mux_right_track_0/in[5]
set_disable_timing sb_3__1_/mux_left_track_65/in[5]
set_disable_timing sb_3__1_/mux_right_track_64/in[5]
set_disable_timing sb_3__1_/mux_left_track_1/in[5]
set_disable_timing sb_3__1_/mux_right_track_16/in[7]
set_disable_timing sb_3__1_/mux_left_track_49/in[6]
set_disable_timing sb_3__1_/mux_right_track_56/in[6]
set_disable_timing sb_3__1_/mux_left_track_9/in[6]
set_disable_timing sb_3__1_/mux_right_track_48/in[7]
set_disable_timing sb_3__1_/mux_left_track_17/in[6]
set_disable_timing sb_3__1_/mux_right_track_40/in[7]
set_disable_timing sb_3__1_/mux_left_track_25/in[6]
set_disable_timing sb_3__1_/mux_right_track_8/in[7]
set_disable_timing sb_3__1_/mux_left_track_57/in[6]
set_disable_timing sb_3__1_/mux_right_track_32/in[9]
set_disable_timing sb_3__1_/mux_left_track_33/in[7]
set_disable_timing sb_3__1_/mux_right_track_24/in[8]
set_disable_timing sb_3__1_/mux_left_track_41/in[7]
set_disable_timing sb_3__1_/mux_right_track_16/in[8]
set_disable_timing sb_3__1_/mux_left_track_49/in[7]
set_disable_timing sb_3__1_/mux_right_track_0/in[6]
set_disable_timing sb_3__1_/mux_left_track_65/in[6]
set_disable_timing sb_3__1_/mux_right_track_64/in[6]
set_disable_timing sb_3__1_/mux_left_track_1/in[6]
set_disable_timing sb_3__1_/mux_top_track_0/in[8]
set_disable_timing sb_3__1_/mux_bottom_track_65/in[3]
set_disable_timing sb_3__1_/mux_top_track_64/in[6]
set_disable_timing sb_3__1_/mux_bottom_track_1/in[3]
set_disable_timing sb_3__1_/mux_top_track_56/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_9/in[3]
set_disable_timing sb_3__1_/mux_top_track_0/in[9]
set_disable_timing sb_3__1_/mux_bottom_track_65/in[4]
set_disable_timing sb_3__1_/mux_top_track_48/in[4]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_3__1_/mux_top_track_40/in[5]
set_disable_timing sb_3__1_/mux_top_track_32/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_3__1_/mux_top_track_64/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_3__1_/mux_top_track_24/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_3__1_/mux_top_track_16/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_3__1_/mux_top_track_8/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_3__1_/mux_top_track_56/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_9/in[4]
set_disable_timing sb_3__1_/mux_top_track_0/in[10]
set_disable_timing sb_3__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_3__1_/mux_top_track_64/in[8]
set_disable_timing sb_3__1_/mux_top_track_56/in[6]
set_disable_timing sb_3__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_3__1_/mux_top_track_48/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_3__1_/mux_top_track_48/in[6]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[6]
set_disable_timing sb_3__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_33/in[5]
set_disable_timing sb_3__1_/mux_top_track_40/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_25/in[6]
set_disable_timing sb_3__1_/mux_top_track_24/in[6]
set_disable_timing sb_3__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_3__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_3__1_/mux_top_track_8/in[6]
set_disable_timing sb_3__1_/mux_bottom_track_57/in[5]
set_disable_timing sb_3__1_/mux_top_track_32/in[9]
set_disable_timing sb_3__1_/mux_bottom_track_33/in[6]
set_disable_timing sb_3__1_/mux_top_track_0/in[11]
set_disable_timing sb_3__1_/mux_bottom_track_65/in[6]
set_disable_timing sb_3__1_/mux_top_track_64/in[9]
set_disable_timing sb_3__1_/mux_top_track_56/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_3__1_/mux_top_track_24/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_41/in[6]
set_disable_timing sb_3__1_/mux_top_track_48/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_17/in[7]
set_disable_timing sb_3__1_/mux_top_track_40/in[8]
set_disable_timing sb_3__1_/mux_bottom_track_25/in[7]
set_disable_timing sb_3__1_/mux_top_track_32/in[10]
set_disable_timing sb_3__1_/mux_top_track_16/in[7]
set_disable_timing sb_3__1_/mux_bottom_track_49/in[6]
set_disable_timing sb_3__1_/mux_top_track_8/in[7]
##################################################
# Disable timing for Switch block sb_1__2_
##################################################
set_disable_timing sb_3__2_/chany_top_out[3]
set_disable_timing sb_3__2_/chany_top_out[5]
set_disable_timing sb_3__2_/chany_top_in[5]
set_disable_timing sb_3__2_/chany_top_out[6]
set_disable_timing sb_3__2_/chany_top_out[7]
set_disable_timing sb_3__2_/chany_top_out[10]
set_disable_timing sb_3__2_/chany_top_in[10]
set_disable_timing sb_3__2_/chany_top_out[11]
set_disable_timing sb_3__2_/chany_top_in[11]
set_disable_timing sb_3__2_/chany_top_out[13]
set_disable_timing sb_3__2_/chany_top_out[15]
set_disable_timing sb_3__2_/chany_top_out[16]
set_disable_timing sb_3__2_/chany_top_out[18]
set_disable_timing sb_3__2_/chany_top_out[19]
set_disable_timing sb_3__2_/chany_top_in[20]
set_disable_timing sb_3__2_/chany_top_out[22]
set_disable_timing sb_3__2_/chany_top_in[22]
set_disable_timing sb_3__2_/chany_top_in[23]
set_disable_timing sb_3__2_/chany_top_out[25]
set_disable_timing sb_3__2_/chany_top_out[26]
set_disable_timing sb_3__2_/chany_top_out[27]
set_disable_timing sb_3__2_/chany_top_out[28]
set_disable_timing sb_3__2_/chany_top_out[30]
set_disable_timing sb_3__2_/chany_top_out[31]
set_disable_timing sb_3__2_/chanx_right_out[0]
set_disable_timing sb_3__2_/chanx_right_out[1]
set_disable_timing sb_3__2_/chanx_right_out[3]
set_disable_timing sb_3__2_/chanx_right_in[3]
set_disable_timing sb_3__2_/chanx_right_out[7]
set_disable_timing sb_3__2_/chanx_right_in[7]
set_disable_timing sb_3__2_/chanx_right_in[8]
set_disable_timing sb_3__2_/chanx_right_out[9]
set_disable_timing sb_3__2_/chanx_right_out[11]
set_disable_timing sb_3__2_/chanx_right_in[11]
set_disable_timing sb_3__2_/chanx_right_out[15]
set_disable_timing sb_3__2_/chanx_right_out[17]
set_disable_timing sb_3__2_/chanx_right_in[17]
set_disable_timing sb_3__2_/chanx_right_out[19]
set_disable_timing sb_3__2_/chanx_right_in[19]
set_disable_timing sb_3__2_/chanx_right_out[20]
set_disable_timing sb_3__2_/chanx_right_in[23]
set_disable_timing sb_3__2_/chanx_right_in[24]
set_disable_timing sb_3__2_/chanx_right_in[26]
set_disable_timing sb_3__2_/chanx_right_out[27]
set_disable_timing sb_3__2_/chanx_right_in[27]
set_disable_timing sb_3__2_/chanx_right_out[28]
set_disable_timing sb_3__2_/chanx_right_in[28]
set_disable_timing sb_3__2_/chanx_right_out[29]
set_disable_timing sb_3__2_/chanx_right_out[31]
set_disable_timing sb_3__2_/chanx_right_in[32]
set_disable_timing sb_3__2_/chany_bottom_out[0]
set_disable_timing sb_3__2_/chany_bottom_in[2]
set_disable_timing sb_3__2_/chany_bottom_in[3]
set_disable_timing sb_3__2_/chany_bottom_in[4]
set_disable_timing sb_3__2_/chany_bottom_in[5]
set_disable_timing sb_3__2_/chany_bottom_in[6]
set_disable_timing sb_3__2_/chany_bottom_out[6]
set_disable_timing sb_3__2_/chany_bottom_in[7]
set_disable_timing sb_3__2_/chany_bottom_out[8]
set_disable_timing sb_3__2_/chany_bottom_in[9]
set_disable_timing sb_3__2_/chany_bottom_in[10]
set_disable_timing sb_3__2_/chany_bottom_out[11]
set_disable_timing sb_3__2_/chany_bottom_in[12]
set_disable_timing sb_3__2_/chany_bottom_in[14]
set_disable_timing sb_3__2_/chany_bottom_in[15]
set_disable_timing sb_3__2_/chany_bottom_in[17]
set_disable_timing sb_3__2_/chany_bottom_in[18]
set_disable_timing sb_3__2_/chany_bottom_in[21]
set_disable_timing sb_3__2_/chany_bottom_out[21]
set_disable_timing sb_3__2_/chany_bottom_out[23]
set_disable_timing sb_3__2_/chany_bottom_in[24]
set_disable_timing sb_3__2_/chany_bottom_in[25]
set_disable_timing sb_3__2_/chany_bottom_in[26]
set_disable_timing sb_3__2_/chany_bottom_in[27]
set_disable_timing sb_3__2_/chany_bottom_in[29]
set_disable_timing sb_3__2_/chany_bottom_in[30]
set_disable_timing sb_3__2_/chany_bottom_in[31]
set_disable_timing sb_3__2_/chany_bottom_in[32]
set_disable_timing sb_3__2_/chanx_left_in[0]
set_disable_timing sb_3__2_/chanx_left_in[2]
set_disable_timing sb_3__2_/chanx_left_in[6]
set_disable_timing sb_3__2_/chanx_left_in[7]
set_disable_timing sb_3__2_/chanx_left_in[8]
set_disable_timing sb_3__2_/chanx_left_out[9]
set_disable_timing sb_3__2_/chanx_left_in[10]
set_disable_timing sb_3__2_/chanx_left_in[14]
set_disable_timing sb_3__2_/chanx_left_in[16]
set_disable_timing sb_3__2_/chanx_left_in[18]
set_disable_timing sb_3__2_/chanx_left_out[18]
set_disable_timing sb_3__2_/chanx_left_out[20]
set_disable_timing sb_3__2_/chanx_left_in[23]
set_disable_timing sb_3__2_/chanx_left_out[25]
set_disable_timing sb_3__2_/chanx_left_in[26]
set_disable_timing sb_3__2_/chanx_left_out[27]
set_disable_timing sb_3__2_/chanx_left_in[28]
set_disable_timing sb_3__2_/chanx_left_out[28]
set_disable_timing sb_3__2_/chanx_left_out[29]
set_disable_timing sb_3__2_/chanx_left_in[30]
set_disable_timing sb_3__2_/chanx_left_in[31]
set_disable_timing sb_3__2_/chanx_left_in[32]
set_disable_timing sb_3__2_/chanx_left_out[32]
set_disable_timing sb_3__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_3__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_3__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_3__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_3__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_3__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_3__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_3__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_3__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_3__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_3__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_3__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_3__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_3__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_3__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_3__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_3__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_3__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_3__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_3__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_3__2_/mux_right_track_0/in[3]
set_disable_timing sb_3__2_/mux_right_track_32/in[4]
set_disable_timing sb_3__2_/mux_right_track_64/in[3]
set_disable_timing sb_3__2_/mux_right_track_0/in[4]
set_disable_timing sb_3__2_/mux_right_track_8/in[4]
set_disable_timing sb_3__2_/mux_right_track_40/in[4]
set_disable_timing sb_3__2_/mux_right_track_16/in[4]
set_disable_timing sb_3__2_/mux_right_track_24/in[4]
set_disable_timing sb_3__2_/mux_right_track_32/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_3__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_57/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_3__2_/mux_left_track_1/in[7]
set_disable_timing sb_3__2_/mux_left_track_33/in[8]
set_disable_timing sb_3__2_/mux_left_track_65/in[7]
set_disable_timing sb_3__2_/mux_left_track_1/in[8]
set_disable_timing sb_3__2_/mux_left_track_9/in[7]
set_disable_timing sb_3__2_/mux_left_track_41/in[8]
set_disable_timing sb_3__2_/mux_left_track_17/in[7]
set_disable_timing sb_3__2_/mux_left_track_25/in[7]
set_disable_timing sb_3__2_/mux_left_track_33/in[9]
set_disable_timing sb_3__2_/mux_right_track_8/in[0]
set_disable_timing sb_3__2_/mux_left_track_1/in[0]
set_disable_timing sb_3__2_/mux_left_track_65/in[0]
set_disable_timing sb_3__2_/mux_right_track_24/in[0]
set_disable_timing sb_3__2_/mux_left_track_57/in[0]
set_disable_timing sb_3__2_/mux_right_track_8/in[1]
set_disable_timing sb_3__2_/mux_right_track_32/in[0]
set_disable_timing sb_3__2_/mux_left_track_49/in[0]
set_disable_timing sb_3__2_/mux_right_track_40/in[0]
set_disable_timing sb_3__2_/mux_left_track_41/in[0]
set_disable_timing sb_3__2_/mux_right_track_48/in[0]
set_disable_timing sb_3__2_/mux_left_track_65/in[1]
set_disable_timing sb_3__2_/mux_right_track_56/in[0]
set_disable_timing sb_3__2_/mux_left_track_25/in[0]
set_disable_timing sb_3__2_/mux_right_track_64/in[0]
set_disable_timing sb_3__2_/mux_right_track_0/in[0]
set_disable_timing sb_3__2_/mux_left_track_9/in[0]
set_disable_timing sb_3__2_/mux_right_track_24/in[1]
set_disable_timing sb_3__2_/mux_left_track_57/in[1]
set_disable_timing sb_3__2_/mux_left_track_1/in[2]
set_disable_timing sb_3__2_/mux_left_track_65/in[2]
set_disable_timing sb_3__2_/mux_right_track_24/in[2]
set_disable_timing sb_3__2_/mux_left_track_57/in[2]
set_disable_timing sb_3__2_/mux_left_track_49/in[1]
set_disable_timing sb_3__2_/mux_right_track_32/in[2]
set_disable_timing sb_3__2_/mux_left_track_49/in[2]
set_disable_timing sb_3__2_/mux_right_track_40/in[1]
set_disable_timing sb_3__2_/mux_left_track_41/in[1]
set_disable_timing sb_3__2_/mux_right_track_48/in[1]
set_disable_timing sb_3__2_/mux_right_track_40/in[2]
set_disable_timing sb_3__2_/mux_left_track_41/in[2]
set_disable_timing sb_3__2_/mux_right_track_56/in[1]
set_disable_timing sb_3__2_/mux_left_track_25/in[1]
set_disable_timing sb_3__2_/mux_right_track_64/in[1]
set_disable_timing sb_3__2_/mux_left_track_17/in[1]
set_disable_timing sb_3__2_/mux_right_track_0/in[1]
set_disable_timing sb_3__2_/mux_left_track_9/in[1]
set_disable_timing sb_3__2_/mux_right_track_48/in[2]
set_disable_timing sb_3__2_/mux_left_track_33/in[2]
set_disable_timing sb_3__2_/mux_right_track_8/in[3]
set_disable_timing sb_3__2_/mux_left_track_1/in[3]
set_disable_timing sb_3__2_/mux_right_track_16/in[3]
set_disable_timing sb_3__2_/mux_left_track_65/in[3]
set_disable_timing sb_3__2_/mux_right_track_24/in[3]
set_disable_timing sb_3__2_/mux_left_track_57/in[3]
set_disable_timing sb_3__2_/mux_right_track_56/in[2]
set_disable_timing sb_3__2_/mux_left_track_25/in[2]
set_disable_timing sb_3__2_/mux_right_track_32/in[3]
set_disable_timing sb_3__2_/mux_left_track_49/in[3]
set_disable_timing sb_3__2_/mux_right_track_40/in[3]
set_disable_timing sb_3__2_/mux_left_track_41/in[3]
set_disable_timing sb_3__2_/mux_right_track_48/in[3]
set_disable_timing sb_3__2_/mux_left_track_17/in[2]
set_disable_timing sb_3__2_/mux_right_track_0/in[2]
set_disable_timing sb_3__2_/mux_top_track_64/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_57/in[0]
set_disable_timing sb_3__2_/mux_top_track_0/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_49/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_41/in[0]
set_disable_timing sb_3__2_/mux_top_track_64/in[1]
set_disable_timing sb_3__2_/mux_bottom_track_57/in[1]
set_disable_timing sb_3__2_/mux_top_track_16/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[0]
set_disable_timing sb_3__2_/mux_top_track_24/in[0]
set_disable_timing sb_3__2_/mux_top_track_32/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[0]
set_disable_timing sb_3__2_/mux_top_track_0/in[1]
set_disable_timing sb_3__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_3__2_/mux_top_track_40/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[0]
set_disable_timing sb_3__2_/mux_top_track_56/in[0]
set_disable_timing sb_3__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_3__2_/mux_top_track_8/in[1]
set_disable_timing sb_3__2_/mux_bottom_track_41/in[1]
set_disable_timing sb_3__2_/mux_top_track_64/in[2]
set_disable_timing sb_3__2_/mux_bottom_track_57/in[2]
set_disable_timing sb_3__2_/mux_top_track_0/in[2]
set_disable_timing sb_3__2_/mux_bottom_track_49/in[2]
set_disable_timing sb_3__2_/mux_top_track_8/in[2]
set_disable_timing sb_3__2_/mux_top_track_16/in[1]
set_disable_timing sb_3__2_/mux_top_track_16/in[2]
set_disable_timing sb_3__2_/mux_top_track_24/in[1]
set_disable_timing sb_3__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_3__2_/mux_top_track_32/in[1]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[1]
set_disable_timing sb_3__2_/mux_top_track_24/in[2]
set_disable_timing sb_3__2_/mux_bottom_track_25/in[2]
set_disable_timing sb_3__2_/mux_top_track_40/in[1]
set_disable_timing sb_3__2_/mux_top_track_48/in[1]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_3__2_/mux_top_track_56/in[1]
set_disable_timing sb_3__2_/mux_top_track_32/in[2]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[2]
set_disable_timing sb_3__2_/mux_top_track_64/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_57/in[3]
set_disable_timing sb_3__2_/mux_top_track_0/in[3]
set_disable_timing sb_3__2_/mux_top_track_8/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_41/in[3]
set_disable_timing sb_3__2_/mux_top_track_40/in[2]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[2]
set_disable_timing sb_3__2_/mux_top_track_16/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[3]
set_disable_timing sb_3__2_/mux_top_track_24/in[3]
set_disable_timing sb_3__2_/mux_top_track_32/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[3]
set_disable_timing sb_3__2_/mux_top_track_48/in[2]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[2]
set_disable_timing sb_3__2_/mux_top_track_56/in[2]
set_disable_timing sb_3__2_/mux_bottom_track_65/in[2]
set_disable_timing sb_3__2_/mux_right_track_56/in[3]
set_disable_timing sb_3__2_/mux_left_track_9/in[3]
set_disable_timing sb_3__2_/mux_left_track_17/in[3]
set_disable_timing sb_3__2_/mux_right_track_40/in[5]
set_disable_timing sb_3__2_/mux_left_track_25/in[3]
set_disable_timing sb_3__2_/mux_right_track_56/in[4]
set_disable_timing sb_3__2_/mux_left_track_9/in[4]
set_disable_timing sb_3__2_/mux_right_track_32/in[6]
set_disable_timing sb_3__2_/mux_left_track_33/in[4]
set_disable_timing sb_3__2_/mux_right_track_24/in[5]
set_disable_timing sb_3__2_/mux_left_track_41/in[4]
set_disable_timing sb_3__2_/mux_right_track_16/in[5]
set_disable_timing sb_3__2_/mux_left_track_49/in[4]
set_disable_timing sb_3__2_/mux_right_track_48/in[5]
set_disable_timing sb_3__2_/mux_left_track_17/in[4]
set_disable_timing sb_3__2_/mux_left_track_57/in[4]
set_disable_timing sb_3__2_/mux_right_track_0/in[5]
set_disable_timing sb_3__2_/mux_left_track_65/in[4]
set_disable_timing sb_3__2_/mux_right_track_64/in[4]
set_disable_timing sb_3__2_/mux_left_track_1/in[4]
set_disable_timing sb_3__2_/mux_right_track_40/in[6]
set_disable_timing sb_3__2_/mux_right_track_56/in[5]
set_disable_timing sb_3__2_/mux_left_track_9/in[5]
set_disable_timing sb_3__2_/mux_right_track_48/in[6]
set_disable_timing sb_3__2_/mux_left_track_17/in[5]
set_disable_timing sb_3__2_/mux_right_track_40/in[7]
set_disable_timing sb_3__2_/mux_left_track_25/in[5]
set_disable_timing sb_3__2_/mux_right_track_32/in[7]
set_disable_timing sb_3__2_/mux_left_track_33/in[5]
set_disable_timing sb_3__2_/mux_right_track_32/in[8]
set_disable_timing sb_3__2_/mux_left_track_33/in[6]
set_disable_timing sb_3__2_/mux_right_track_24/in[6]
set_disable_timing sb_3__2_/mux_left_track_41/in[5]
set_disable_timing sb_3__2_/mux_right_track_16/in[6]
set_disable_timing sb_3__2_/mux_left_track_49/in[5]
set_disable_timing sb_3__2_/mux_left_track_41/in[6]
set_disable_timing sb_3__2_/mux_left_track_57/in[5]
set_disable_timing sb_3__2_/mux_right_track_0/in[6]
set_disable_timing sb_3__2_/mux_left_track_65/in[5]
set_disable_timing sb_3__2_/mux_right_track_64/in[5]
set_disable_timing sb_3__2_/mux_left_track_1/in[5]
set_disable_timing sb_3__2_/mux_right_track_16/in[7]
set_disable_timing sb_3__2_/mux_right_track_56/in[6]
set_disable_timing sb_3__2_/mux_left_track_9/in[6]
set_disable_timing sb_3__2_/mux_right_track_48/in[7]
set_disable_timing sb_3__2_/mux_left_track_17/in[6]
set_disable_timing sb_3__2_/mux_right_track_40/in[8]
set_disable_timing sb_3__2_/mux_left_track_25/in[6]
set_disable_timing sb_3__2_/mux_right_track_8/in[7]
set_disable_timing sb_3__2_/mux_left_track_57/in[6]
set_disable_timing sb_3__2_/mux_right_track_32/in[9]
set_disable_timing sb_3__2_/mux_left_track_33/in[7]
set_disable_timing sb_3__2_/mux_right_track_24/in[8]
set_disable_timing sb_3__2_/mux_left_track_41/in[7]
set_disable_timing sb_3__2_/mux_right_track_16/in[8]
set_disable_timing sb_3__2_/mux_left_track_49/in[7]
set_disable_timing sb_3__2_/mux_right_track_0/in[7]
set_disable_timing sb_3__2_/mux_left_track_65/in[6]
set_disable_timing sb_3__2_/mux_right_track_64/in[6]
set_disable_timing sb_3__2_/mux_left_track_1/in[6]
set_disable_timing sb_3__2_/mux_top_track_0/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_65/in[5]
set_disable_timing sb_3__2_/mux_top_track_64/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[6]
set_disable_timing sb_3__2_/mux_top_track_56/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_65/in[6]
set_disable_timing sb_3__2_/mux_top_track_48/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_3__2_/mux_top_track_40/in[3]
set_disable_timing sb_3__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_3__2_/mux_top_track_32/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[7]
set_disable_timing sb_3__2_/mux_top_track_64/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[7]
set_disable_timing sb_3__2_/mux_top_track_24/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_41/in[6]
set_disable_timing sb_3__2_/mux_top_track_16/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_49/in[5]
set_disable_timing sb_3__2_/mux_top_track_8/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_3__2_/mux_top_track_56/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[6]
set_disable_timing sb_3__2_/mux_top_track_0/in[6]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[8]
set_disable_timing sb_3__2_/mux_top_track_56/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[7]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_3__2_/mux_top_track_48/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_3__2_/mux_top_track_40/in[4]
set_disable_timing sb_3__2_/mux_bottom_track_25/in[6]
set_disable_timing sb_3__2_/mux_top_track_32/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[8]
set_disable_timing sb_3__2_/mux_top_track_40/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_25/in[7]
set_disable_timing sb_3__2_/mux_top_track_24/in[5]
set_disable_timing sb_3__2_/mux_bottom_track_49/in[6]
set_disable_timing sb_3__2_/mux_top_track_8/in[5]
set_disable_timing sb_3__2_/mux_top_track_32/in[6]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[9]
set_disable_timing sb_3__2_/mux_top_track_0/in[7]
set_disable_timing sb_3__2_/mux_bottom_track_65/in[8]
set_disable_timing sb_3__2_/mux_top_track_64/in[7]
set_disable_timing sb_3__2_/mux_bottom_track_1/in[9]
set_disable_timing sb_3__2_/mux_top_track_56/in[6]
set_disable_timing sb_3__2_/mux_bottom_track_9/in[8]
set_disable_timing sb_3__2_/mux_bottom_track_41/in[8]
set_disable_timing sb_3__2_/mux_top_track_48/in[6]
set_disable_timing sb_3__2_/mux_bottom_track_17/in[8]
set_disable_timing sb_3__2_/mux_top_track_32/in[7]
set_disable_timing sb_3__2_/mux_bottom_track_33/in[10]
set_disable_timing sb_3__2_/mux_top_track_16/in[6]
set_disable_timing sb_3__2_/mux_bottom_track_49/in[7]
set_disable_timing sb_3__2_/mux_top_track_8/in[6]
set_disable_timing sb_3__2_/mux_bottom_track_57/in[7]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_3__3_/chany_top_out[4]
set_disable_timing sb_3__3_/chany_top_in[4]
set_disable_timing sb_3__3_/chany_top_out[6]
set_disable_timing sb_3__3_/chany_top_out[7]
set_disable_timing sb_3__3_/chany_top_in[7]
set_disable_timing sb_3__3_/chany_top_out[8]
set_disable_timing sb_3__3_/chany_top_in[9]
set_disable_timing sb_3__3_/chany_top_in[10]
set_disable_timing sb_3__3_/chany_top_out[11]
set_disable_timing sb_3__3_/chany_top_in[11]
set_disable_timing sb_3__3_/chany_top_out[12]
set_disable_timing sb_3__3_/chany_top_out[14]
set_disable_timing sb_3__3_/chany_top_in[15]
set_disable_timing sb_3__3_/chany_top_out[16]
set_disable_timing sb_3__3_/chany_top_out[17]
set_disable_timing sb_3__3_/chany_top_out[19]
set_disable_timing sb_3__3_/chany_top_in[21]
set_disable_timing sb_3__3_/chany_top_in[22]
set_disable_timing sb_3__3_/chany_top_out[23]
set_disable_timing sb_3__3_/chany_top_out[24]
set_disable_timing sb_3__3_/chany_top_out[26]
set_disable_timing sb_3__3_/chany_top_out[27]
set_disable_timing sb_3__3_/chany_top_in[27]
set_disable_timing sb_3__3_/chany_top_out[29]
set_disable_timing sb_3__3_/chany_top_out[31]
set_disable_timing sb_3__3_/chany_top_in[31]
set_disable_timing sb_3__3_/chany_top_in[32]
set_disable_timing sb_3__3_/chanx_right_out[3]
set_disable_timing sb_3__3_/chanx_right_out[5]
set_disable_timing sb_3__3_/chanx_right_out[7]
set_disable_timing sb_3__3_/chanx_right_out[11]
set_disable_timing sb_3__3_/chanx_right_in[11]
set_disable_timing sb_3__3_/chanx_right_out[13]
set_disable_timing sb_3__3_/chanx_right_in[14]
set_disable_timing sb_3__3_/chanx_right_in[15]
set_disable_timing sb_3__3_/chanx_right_out[17]
set_disable_timing sb_3__3_/chanx_right_out[19]
set_disable_timing sb_3__3_/chanx_right_out[21]
set_disable_timing sb_3__3_/chanx_right_out[23]
set_disable_timing sb_3__3_/chanx_right_in[23]
set_disable_timing sb_3__3_/chanx_right_out[24]
set_disable_timing sb_3__3_/chanx_right_out[25]
set_disable_timing sb_3__3_/chanx_right_in[25]
set_disable_timing sb_3__3_/chanx_right_in[27]
set_disable_timing sb_3__3_/chanx_right_out[28]
set_disable_timing sb_3__3_/chanx_right_in[31]
set_disable_timing sb_3__3_/chanx_right_out[32]
set_disable_timing sb_3__3_/chany_bottom_in[3]
set_disable_timing sb_3__3_/chany_bottom_in[5]
set_disable_timing sb_3__3_/chany_bottom_out[5]
set_disable_timing sb_3__3_/chany_bottom_in[6]
set_disable_timing sb_3__3_/chany_bottom_in[7]
set_disable_timing sb_3__3_/chany_bottom_in[10]
set_disable_timing sb_3__3_/chany_bottom_out[10]
set_disable_timing sb_3__3_/chany_bottom_in[11]
set_disable_timing sb_3__3_/chany_bottom_out[11]
set_disable_timing sb_3__3_/chany_bottom_in[13]
set_disable_timing sb_3__3_/chany_bottom_in[15]
set_disable_timing sb_3__3_/chany_bottom_in[16]
set_disable_timing sb_3__3_/chany_bottom_in[18]
set_disable_timing sb_3__3_/chany_bottom_in[19]
set_disable_timing sb_3__3_/chany_bottom_out[20]
set_disable_timing sb_3__3_/chany_bottom_in[22]
set_disable_timing sb_3__3_/chany_bottom_out[22]
set_disable_timing sb_3__3_/chany_bottom_out[23]
set_disable_timing sb_3__3_/chany_bottom_in[25]
set_disable_timing sb_3__3_/chany_bottom_in[26]
set_disable_timing sb_3__3_/chany_bottom_in[27]
set_disable_timing sb_3__3_/chany_bottom_in[28]
set_disable_timing sb_3__3_/chany_bottom_in[30]
set_disable_timing sb_3__3_/chany_bottom_in[31]
set_disable_timing sb_3__3_/chanx_left_in[2]
set_disable_timing sb_3__3_/chanx_left_in[4]
set_disable_timing sb_3__3_/chanx_left_in[6]
set_disable_timing sb_3__3_/chanx_left_in[7]
set_disable_timing sb_3__3_/chanx_left_out[8]
set_disable_timing sb_3__3_/chanx_left_in[10]
set_disable_timing sb_3__3_/chanx_left_in[11]
set_disable_timing sb_3__3_/chanx_left_in[12]
set_disable_timing sb_3__3_/chanx_left_out[12]
set_disable_timing sb_3__3_/chanx_left_in[15]
set_disable_timing sb_3__3_/chanx_left_out[15]
set_disable_timing sb_3__3_/chanx_left_in[16]
set_disable_timing sb_3__3_/chanx_left_in[18]
set_disable_timing sb_3__3_/chanx_left_in[19]
set_disable_timing sb_3__3_/chanx_left_in[20]
set_disable_timing sb_3__3_/chanx_left_in[22]
set_disable_timing sb_3__3_/chanx_left_in[23]
set_disable_timing sb_3__3_/chanx_left_in[24]
set_disable_timing sb_3__3_/chanx_left_out[24]
set_disable_timing sb_3__3_/chanx_left_out[26]
set_disable_timing sb_3__3_/chanx_left_in[27]
set_disable_timing sb_3__3_/chanx_left_out[28]
set_disable_timing sb_3__3_/chanx_left_in[31]
set_disable_timing sb_3__3_/chanx_left_in[32]
set_disable_timing sb_3__3_/mux_right_track_8/in[0]
set_disable_timing sb_3__3_/mux_left_track_1/in[0]
set_disable_timing sb_3__3_/mux_right_track_16/in[0]
set_disable_timing sb_3__3_/mux_left_track_65/in[0]
set_disable_timing sb_3__3_/mux_right_track_24/in[0]
set_disable_timing sb_3__3_/mux_left_track_57/in[0]
set_disable_timing sb_3__3_/mux_right_track_8/in[1]
set_disable_timing sb_3__3_/mux_left_track_1/in[1]
set_disable_timing sb_3__3_/mux_right_track_32/in[0]
set_disable_timing sb_3__3_/mux_left_track_49/in[0]
set_disable_timing sb_3__3_/mux_left_track_41/in[0]
set_disable_timing sb_3__3_/mux_right_track_48/in[0]
set_disable_timing sb_3__3_/mux_left_track_33/in[0]
set_disable_timing sb_3__3_/mux_right_track_16/in[1]
set_disable_timing sb_3__3_/mux_left_track_65/in[1]
set_disable_timing sb_3__3_/mux_right_track_56/in[0]
set_disable_timing sb_3__3_/mux_left_track_25/in[0]
set_disable_timing sb_3__3_/mux_right_track_64/in[0]
set_disable_timing sb_3__3_/mux_left_track_17/in[0]
set_disable_timing sb_3__3_/mux_right_track_0/in[0]
set_disable_timing sb_3__3_/mux_left_track_9/in[0]
set_disable_timing sb_3__3_/mux_right_track_24/in[1]
set_disable_timing sb_3__3_/mux_left_track_57/in[1]
set_disable_timing sb_3__3_/mux_right_track_8/in[2]
set_disable_timing sb_3__3_/mux_left_track_1/in[2]
set_disable_timing sb_3__3_/mux_right_track_16/in[2]
set_disable_timing sb_3__3_/mux_right_track_24/in[2]
set_disable_timing sb_3__3_/mux_left_track_57/in[2]
set_disable_timing sb_3__3_/mux_right_track_32/in[1]
set_disable_timing sb_3__3_/mux_left_track_49/in[1]
set_disable_timing sb_3__3_/mux_right_track_32/in[2]
set_disable_timing sb_3__3_/mux_left_track_49/in[2]
set_disable_timing sb_3__3_/mux_left_track_41/in[1]
set_disable_timing sb_3__3_/mux_right_track_48/in[1]
set_disable_timing sb_3__3_/mux_left_track_33/in[1]
set_disable_timing sb_3__3_/mux_right_track_40/in[2]
set_disable_timing sb_3__3_/mux_right_track_56/in[1]
set_disable_timing sb_3__3_/mux_left_track_25/in[1]
set_disable_timing sb_3__3_/mux_right_track_64/in[1]
set_disable_timing sb_3__3_/mux_left_track_17/in[1]
set_disable_timing sb_3__3_/mux_right_track_0/in[1]
set_disable_timing sb_3__3_/mux_left_track_9/in[1]
set_disable_timing sb_3__3_/mux_right_track_48/in[2]
set_disable_timing sb_3__3_/mux_left_track_1/in[3]
set_disable_timing sb_3__3_/mux_right_track_16/in[3]
set_disable_timing sb_3__3_/mux_right_track_24/in[3]
set_disable_timing sb_3__3_/mux_left_track_57/in[3]
set_disable_timing sb_3__3_/mux_right_track_56/in[2]
set_disable_timing sb_3__3_/mux_left_track_25/in[2]
set_disable_timing sb_3__3_/mux_right_track_32/in[3]
set_disable_timing sb_3__3_/mux_left_track_49/in[3]
set_disable_timing sb_3__3_/mux_left_track_41/in[3]
set_disable_timing sb_3__3_/mux_right_track_48/in[3]
set_disable_timing sb_3__3_/mux_left_track_33/in[3]
set_disable_timing sb_3__3_/mux_right_track_64/in[2]
set_disable_timing sb_3__3_/mux_left_track_17/in[2]
set_disable_timing sb_3__3_/mux_right_track_0/in[2]
set_disable_timing sb_3__3_/mux_left_track_9/in[2]
set_disable_timing sb_3__3_/mux_top_track_64/in[0]
set_disable_timing sb_3__3_/mux_bottom_track_57/in[0]
set_disable_timing sb_3__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_3__3_/mux_top_track_8/in[0]
set_disable_timing sb_3__3_/mux_bottom_track_41/in[0]
set_disable_timing sb_3__3_/mux_top_track_64/in[1]
set_disable_timing sb_3__3_/mux_top_track_16/in[0]
set_disable_timing sb_3__3_/mux_bottom_track_33/in[0]
set_disable_timing sb_3__3_/mux_top_track_24/in[0]
set_disable_timing sb_3__3_/mux_top_track_32/in[0]
set_disable_timing sb_3__3_/mux_bottom_track_17/in[0]
set_disable_timing sb_3__3_/mux_bottom_track_49/in[1]
set_disable_timing sb_3__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_3__3_/mux_top_track_48/in[0]
set_disable_timing sb_3__3_/mux_top_track_56/in[0]
set_disable_timing sb_3__3_/mux_top_track_8/in[1]
set_disable_timing sb_3__3_/mux_bottom_track_41/in[1]
set_disable_timing sb_3__3_/mux_top_track_64/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_57/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_49/in[2]
set_disable_timing sb_3__3_/mux_top_track_8/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_41/in[2]
set_disable_timing sb_3__3_/mux_top_track_16/in[1]
set_disable_timing sb_3__3_/mux_bottom_track_33/in[1]
set_disable_timing sb_3__3_/mux_top_track_16/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_33/in[2]
set_disable_timing sb_3__3_/mux_top_track_24/in[1]
set_disable_timing sb_3__3_/mux_top_track_32/in[1]
set_disable_timing sb_3__3_/mux_top_track_24/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_25/in[2]
set_disable_timing sb_3__3_/mux_top_track_40/in[1]
set_disable_timing sb_3__3_/mux_bottom_track_9/in[1]
set_disable_timing sb_3__3_/mux_top_track_48/in[1]
set_disable_timing sb_3__3_/mux_bottom_track_1/in[1]
set_disable_timing sb_3__3_/mux_top_track_56/in[1]
set_disable_timing sb_3__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_3__3_/mux_top_track_32/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_17/in[2]
set_disable_timing sb_3__3_/mux_top_track_64/in[3]
set_disable_timing sb_3__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_3__3_/mux_top_track_0/in[3]
set_disable_timing sb_3__3_/mux_bottom_track_49/in[3]
set_disable_timing sb_3__3_/mux_top_track_8/in[3]
set_disable_timing sb_3__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_3__3_/mux_top_track_40/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_9/in[2]
set_disable_timing sb_3__3_/mux_top_track_16/in[3]
set_disable_timing sb_3__3_/mux_bottom_track_33/in[3]
set_disable_timing sb_3__3_/mux_top_track_24/in[3]
set_disable_timing sb_3__3_/mux_top_track_32/in[3]
set_disable_timing sb_3__3_/mux_bottom_track_17/in[3]
set_disable_timing sb_3__3_/mux_top_track_48/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_3__3_/mux_bottom_track_65/in[2]
set_disable_timing sb_3__3_/mux_right_track_56/in[3]
set_disable_timing sb_3__3_/mux_right_track_48/in[4]
set_disable_timing sb_3__3_/mux_left_track_17/in[3]
set_disable_timing sb_3__3_/mux_right_track_40/in[4]
set_disable_timing sb_3__3_/mux_left_track_25/in[3]
set_disable_timing sb_3__3_/mux_right_track_56/in[4]
set_disable_timing sb_3__3_/mux_left_track_9/in[4]
set_disable_timing sb_3__3_/mux_left_track_33/in[4]
set_disable_timing sb_3__3_/mux_right_track_24/in[4]
set_disable_timing sb_3__3_/mux_left_track_41/in[4]
set_disable_timing sb_3__3_/mux_right_track_16/in[4]
set_disable_timing sb_3__3_/mux_left_track_49/in[4]
set_disable_timing sb_3__3_/mux_right_track_48/in[5]
set_disable_timing sb_3__3_/mux_left_track_17/in[4]
set_disable_timing sb_3__3_/mux_right_track_8/in[4]
set_disable_timing sb_3__3_/mux_left_track_57/in[4]
set_disable_timing sb_3__3_/mux_right_track_64/in[3]
set_disable_timing sb_3__3_/mux_left_track_1/in[4]
set_disable_timing sb_3__3_/mux_right_track_40/in[5]
set_disable_timing sb_3__3_/mux_left_track_25/in[4]
set_disable_timing sb_3__3_/mux_right_track_56/in[5]
set_disable_timing sb_3__3_/mux_left_track_9/in[5]
set_disable_timing sb_3__3_/mux_right_track_48/in[6]
set_disable_timing sb_3__3_/mux_left_track_17/in[5]
set_disable_timing sb_3__3_/mux_right_track_40/in[6]
set_disable_timing sb_3__3_/mux_left_track_25/in[5]
set_disable_timing sb_3__3_/mux_right_track_32/in[5]
set_disable_timing sb_3__3_/mux_left_track_33/in[5]
set_disable_timing sb_3__3_/mux_right_track_32/in[6]
set_disable_timing sb_3__3_/mux_left_track_33/in[6]
set_disable_timing sb_3__3_/mux_right_track_24/in[5]
set_disable_timing sb_3__3_/mux_left_track_41/in[5]
set_disable_timing sb_3__3_/mux_right_track_16/in[5]
set_disable_timing sb_3__3_/mux_left_track_49/in[5]
set_disable_timing sb_3__3_/mux_right_track_24/in[6]
set_disable_timing sb_3__3_/mux_left_track_41/in[6]
set_disable_timing sb_3__3_/mux_right_track_8/in[5]
set_disable_timing sb_3__3_/mux_left_track_57/in[5]
set_disable_timing sb_3__3_/mux_right_track_64/in[4]
set_disable_timing sb_3__3_/mux_left_track_1/in[5]
set_disable_timing sb_3__3_/mux_left_track_49/in[6]
set_disable_timing sb_3__3_/mux_right_track_56/in[6]
set_disable_timing sb_3__3_/mux_left_track_9/in[6]
set_disable_timing sb_3__3_/mux_right_track_48/in[7]
set_disable_timing sb_3__3_/mux_left_track_17/in[6]
set_disable_timing sb_3__3_/mux_right_track_40/in[7]
set_disable_timing sb_3__3_/mux_left_track_25/in[6]
set_disable_timing sb_3__3_/mux_right_track_8/in[6]
set_disable_timing sb_3__3_/mux_left_track_57/in[6]
set_disable_timing sb_3__3_/mux_right_track_32/in[7]
set_disable_timing sb_3__3_/mux_left_track_33/in[7]
set_disable_timing sb_3__3_/mux_left_track_41/in[7]
set_disable_timing sb_3__3_/mux_right_track_16/in[7]
set_disable_timing sb_3__3_/mux_left_track_49/in[7]
set_disable_timing sb_3__3_/mux_right_track_0/in[5]
set_disable_timing sb_3__3_/mux_left_track_65/in[6]
set_disable_timing sb_3__3_/mux_right_track_64/in[5]
set_disable_timing sb_3__3_/mux_top_track_64/in[4]
set_disable_timing sb_3__3_/mux_bottom_track_1/in[3]
set_disable_timing sb_3__3_/mux_top_track_56/in[3]
set_disable_timing sb_3__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_3__3_/mux_top_track_0/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_3__3_/mux_top_track_48/in[3]
set_disable_timing sb_3__3_/mux_bottom_track_17/in[4]
set_disable_timing sb_3__3_/mux_top_track_40/in[3]
set_disable_timing sb_3__3_/mux_top_track_32/in[4]
set_disable_timing sb_3__3_/mux_bottom_track_33/in[4]
set_disable_timing sb_3__3_/mux_top_track_64/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_1/in[4]
set_disable_timing sb_3__3_/mux_top_track_24/in[4]
set_disable_timing sb_3__3_/mux_bottom_track_41/in[4]
set_disable_timing sb_3__3_/mux_top_track_16/in[4]
set_disable_timing sb_3__3_/mux_bottom_track_49/in[4]
set_disable_timing sb_3__3_/mux_top_track_8/in[4]
set_disable_timing sb_3__3_/mux_bottom_track_57/in[4]
set_disable_timing sb_3__3_/mux_top_track_56/in[4]
set_disable_timing sb_3__3_/mux_bottom_track_9/in[4]
set_disable_timing sb_3__3_/mux_top_track_0/in[6]
set_disable_timing sb_3__3_/mux_bottom_track_65/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_3__3_/mux_top_track_56/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_3__3_/mux_top_track_48/in[4]
set_disable_timing sb_3__3_/mux_bottom_track_17/in[5]
set_disable_timing sb_3__3_/mux_top_track_48/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_17/in[6]
set_disable_timing sb_3__3_/mux_top_track_40/in[4]
set_disable_timing sb_3__3_/mux_top_track_32/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_33/in[5]
set_disable_timing sb_3__3_/mux_top_track_40/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_25/in[6]
set_disable_timing sb_3__3_/mux_top_track_24/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_41/in[5]
set_disable_timing sb_3__3_/mux_top_track_16/in[5]
set_disable_timing sb_3__3_/mux_top_track_8/in[5]
set_disable_timing sb_3__3_/mux_bottom_track_57/in[5]
set_disable_timing sb_3__3_/mux_top_track_32/in[6]
set_disable_timing sb_3__3_/mux_bottom_track_33/in[6]
set_disable_timing sb_3__3_/mux_top_track_0/in[7]
set_disable_timing sb_3__3_/mux_bottom_track_65/in[6]
set_disable_timing sb_3__3_/mux_top_track_64/in[7]
set_disable_timing sb_3__3_/mux_bottom_track_1/in[6]
set_disable_timing sb_3__3_/mux_top_track_56/in[6]
set_disable_timing sb_3__3_/mux_top_track_24/in[6]
set_disable_timing sb_3__3_/mux_bottom_track_41/in[6]
set_disable_timing sb_3__3_/mux_top_track_48/in[6]
set_disable_timing sb_3__3_/mux_top_track_40/in[6]
set_disable_timing sb_3__3_/mux_top_track_32/in[7]
set_disable_timing sb_3__3_/mux_top_track_16/in[6]
set_disable_timing sb_3__3_/mux_bottom_track_49/in[6]
set_disable_timing sb_3__3_/mux_top_track_8/in[6]
set_disable_timing sb_3__3_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_3__4_/chany_top_in[3]
set_disable_timing sb_3__4_/chany_top_out[4]
set_disable_timing sb_3__4_/chany_top_out[5]
set_disable_timing sb_3__4_/chany_top_in[6]
set_disable_timing sb_3__4_/chany_top_out[7]
set_disable_timing sb_3__4_/chany_top_in[7]
set_disable_timing sb_3__4_/chany_top_out[8]
set_disable_timing sb_3__4_/chany_top_in[8]
set_disable_timing sb_3__4_/chany_top_out[9]
set_disable_timing sb_3__4_/chany_top_in[9]
set_disable_timing sb_3__4_/chany_top_in[10]
set_disable_timing sb_3__4_/chany_top_in[11]
set_disable_timing sb_3__4_/chany_top_out[12]
set_disable_timing sb_3__4_/chany_top_out[13]
set_disable_timing sb_3__4_/chany_top_in[14]
set_disable_timing sb_3__4_/chany_top_out[15]
set_disable_timing sb_3__4_/chany_top_in[15]
set_disable_timing sb_3__4_/chany_top_out[17]
set_disable_timing sb_3__4_/chany_top_out[18]
set_disable_timing sb_3__4_/chany_top_in[19]
set_disable_timing sb_3__4_/chany_top_out[20]
set_disable_timing sb_3__4_/chany_top_in[20]
set_disable_timing sb_3__4_/chany_top_in[21]
set_disable_timing sb_3__4_/chany_top_in[23]
set_disable_timing sb_3__4_/chany_top_out[24]
set_disable_timing sb_3__4_/chany_top_out[25]
set_disable_timing sb_3__4_/chany_top_in[26]
set_disable_timing sb_3__4_/chany_top_out[27]
set_disable_timing sb_3__4_/chany_top_in[27]
set_disable_timing sb_3__4_/chany_top_out[30]
set_disable_timing sb_3__4_/chany_top_in[30]
set_disable_timing sb_3__4_/chany_top_in[31]
set_disable_timing sb_3__4_/chany_top_out[32]
set_disable_timing sb_3__4_/chany_top_in[32]
set_disable_timing sb_3__4_/chanx_right_out[0]
set_disable_timing sb_3__4_/chanx_right_in[0]
set_disable_timing sb_3__4_/chanx_right_out[2]
set_disable_timing sb_3__4_/chanx_right_in[2]
set_disable_timing sb_3__4_/chanx_right_out[3]
set_disable_timing sb_3__4_/chanx_right_in[3]
set_disable_timing sb_3__4_/chanx_right_in[4]
set_disable_timing sb_3__4_/chanx_right_out[7]
set_disable_timing sb_3__4_/chanx_right_in[7]
set_disable_timing sb_3__4_/chanx_right_in[8]
set_disable_timing sb_3__4_/chanx_right_in[9]
set_disable_timing sb_3__4_/chanx_right_in[10]
set_disable_timing sb_3__4_/chanx_right_out[12]
set_disable_timing sb_3__4_/chanx_right_in[12]
set_disable_timing sb_3__4_/chanx_right_out[13]
set_disable_timing sb_3__4_/chanx_right_out[14]
set_disable_timing sb_3__4_/chanx_right_out[15]
set_disable_timing sb_3__4_/chanx_right_in[15]
set_disable_timing sb_3__4_/chanx_right_in[16]
set_disable_timing sb_3__4_/chanx_right_in[19]
set_disable_timing sb_3__4_/chanx_right_in[20]
set_disable_timing sb_3__4_/chanx_right_in[22]
set_disable_timing sb_3__4_/chanx_right_out[24]
set_disable_timing sb_3__4_/chanx_right_in[24]
set_disable_timing sb_3__4_/chanx_right_out[25]
set_disable_timing sb_3__4_/chanx_right_out[27]
set_disable_timing sb_3__4_/chanx_right_in[27]
set_disable_timing sb_3__4_/chanx_right_out[28]
set_disable_timing sb_3__4_/chanx_right_out[29]
set_disable_timing sb_3__4_/chanx_right_out[30]
set_disable_timing sb_3__4_/chanx_right_in[30]
set_disable_timing sb_3__4_/chanx_right_out[31]
set_disable_timing sb_3__4_/chanx_right_in[31]
set_disable_timing sb_3__4_/chanx_right_in[32]
set_disable_timing sb_3__4_/chany_bottom_in[4]
set_disable_timing sb_3__4_/chany_bottom_out[4]
set_disable_timing sb_3__4_/chany_bottom_in[6]
set_disable_timing sb_3__4_/chany_bottom_in[7]
set_disable_timing sb_3__4_/chany_bottom_out[7]
set_disable_timing sb_3__4_/chany_bottom_in[8]
set_disable_timing sb_3__4_/chany_bottom_out[9]
set_disable_timing sb_3__4_/chany_bottom_out[10]
set_disable_timing sb_3__4_/chany_bottom_in[11]
set_disable_timing sb_3__4_/chany_bottom_out[11]
set_disable_timing sb_3__4_/chany_bottom_in[12]
set_disable_timing sb_3__4_/chany_bottom_in[14]
set_disable_timing sb_3__4_/chany_bottom_out[15]
set_disable_timing sb_3__4_/chany_bottom_in[16]
set_disable_timing sb_3__4_/chany_bottom_in[17]
set_disable_timing sb_3__4_/chany_bottom_in[19]
set_disable_timing sb_3__4_/chany_bottom_out[21]
set_disable_timing sb_3__4_/chany_bottom_out[22]
set_disable_timing sb_3__4_/chany_bottom_in[23]
set_disable_timing sb_3__4_/chany_bottom_in[24]
set_disable_timing sb_3__4_/chany_bottom_in[26]
set_disable_timing sb_3__4_/chany_bottom_in[27]
set_disable_timing sb_3__4_/chany_bottom_out[27]
set_disable_timing sb_3__4_/chany_bottom_in[29]
set_disable_timing sb_3__4_/chany_bottom_in[31]
set_disable_timing sb_3__4_/chany_bottom_out[31]
set_disable_timing sb_3__4_/chany_bottom_out[32]
set_disable_timing sb_3__4_/chanx_left_in[1]
set_disable_timing sb_3__4_/chanx_left_out[1]
set_disable_timing sb_3__4_/chanx_left_in[2]
set_disable_timing sb_3__4_/chanx_left_in[3]
set_disable_timing sb_3__4_/chanx_left_out[3]
set_disable_timing sb_3__4_/chanx_left_out[4]
set_disable_timing sb_3__4_/chanx_left_out[5]
set_disable_timing sb_3__4_/chanx_left_in[6]
set_disable_timing sb_3__4_/chanx_left_in[7]
set_disable_timing sb_3__4_/chanx_left_out[8]
set_disable_timing sb_3__4_/chanx_left_out[9]
set_disable_timing sb_3__4_/chanx_left_out[10]
set_disable_timing sb_3__4_/chanx_left_out[11]
set_disable_timing sb_3__4_/chanx_left_in[12]
set_disable_timing sb_3__4_/chanx_left_out[12]
set_disable_timing sb_3__4_/chanx_left_in[13]
set_disable_timing sb_3__4_/chanx_left_out[13]
set_disable_timing sb_3__4_/chanx_left_in[14]
set_disable_timing sb_3__4_/chanx_left_out[16]
set_disable_timing sb_3__4_/chanx_left_out[17]
set_disable_timing sb_3__4_/chanx_left_in[19]
set_disable_timing sb_3__4_/chanx_left_out[21]
set_disable_timing sb_3__4_/chanx_left_in[23]
set_disable_timing sb_3__4_/chanx_left_out[23]
set_disable_timing sb_3__4_/chanx_left_in[24]
set_disable_timing sb_3__4_/chanx_left_out[25]
set_disable_timing sb_3__4_/chanx_left_in[26]
set_disable_timing sb_3__4_/chanx_left_in[27]
set_disable_timing sb_3__4_/chanx_left_in[28]
set_disable_timing sb_3__4_/chanx_left_in[29]
set_disable_timing sb_3__4_/chanx_left_in[30]
set_disable_timing sb_3__4_/chanx_left_in[31]
set_disable_timing sb_3__4_/chanx_left_out[31]
set_disable_timing sb_3__4_/chanx_left_out[32]
set_disable_timing sb_3__4_/mux_right_track_8/in[0]
set_disable_timing sb_3__4_/mux_left_track_1/in[0]
set_disable_timing sb_3__4_/mux_right_track_16/in[0]
set_disable_timing sb_3__4_/mux_left_track_65/in[0]
set_disable_timing sb_3__4_/mux_right_track_24/in[0]
set_disable_timing sb_3__4_/mux_right_track_8/in[1]
set_disable_timing sb_3__4_/mux_left_track_1/in[1]
set_disable_timing sb_3__4_/mux_right_track_32/in[0]
set_disable_timing sb_3__4_/mux_left_track_49/in[0]
set_disable_timing sb_3__4_/mux_left_track_41/in[0]
set_disable_timing sb_3__4_/mux_right_track_48/in[0]
set_disable_timing sb_3__4_/mux_left_track_33/in[0]
set_disable_timing sb_3__4_/mux_right_track_16/in[1]
set_disable_timing sb_3__4_/mux_left_track_65/in[1]
set_disable_timing sb_3__4_/mux_right_track_56/in[0]
set_disable_timing sb_3__4_/mux_left_track_25/in[0]
set_disable_timing sb_3__4_/mux_right_track_64/in[0]
set_disable_timing sb_3__4_/mux_left_track_17/in[0]
set_disable_timing sb_3__4_/mux_right_track_0/in[0]
set_disable_timing sb_3__4_/mux_left_track_9/in[0]
set_disable_timing sb_3__4_/mux_right_track_24/in[1]
set_disable_timing sb_3__4_/mux_left_track_57/in[1]
set_disable_timing sb_3__4_/mux_left_track_1/in[2]
set_disable_timing sb_3__4_/mux_right_track_16/in[2]
set_disable_timing sb_3__4_/mux_left_track_65/in[2]
set_disable_timing sb_3__4_/mux_right_track_24/in[2]
set_disable_timing sb_3__4_/mux_left_track_57/in[2]
set_disable_timing sb_3__4_/mux_right_track_32/in[1]
set_disable_timing sb_3__4_/mux_left_track_49/in[1]
set_disable_timing sb_3__4_/mux_right_track_32/in[2]
set_disable_timing sb_3__4_/mux_left_track_49/in[2]
set_disable_timing sb_3__4_/mux_right_track_40/in[1]
set_disable_timing sb_3__4_/mux_right_track_48/in[1]
set_disable_timing sb_3__4_/mux_left_track_33/in[1]
set_disable_timing sb_3__4_/mux_right_track_40/in[2]
set_disable_timing sb_3__4_/mux_left_track_41/in[2]
set_disable_timing sb_3__4_/mux_right_track_56/in[1]
set_disable_timing sb_3__4_/mux_left_track_25/in[1]
set_disable_timing sb_3__4_/mux_right_track_64/in[1]
set_disable_timing sb_3__4_/mux_left_track_17/in[1]
set_disable_timing sb_3__4_/mux_right_track_0/in[1]
set_disable_timing sb_3__4_/mux_left_track_9/in[1]
set_disable_timing sb_3__4_/mux_right_track_48/in[2]
set_disable_timing sb_3__4_/mux_left_track_33/in[2]
set_disable_timing sb_3__4_/mux_left_track_1/in[3]
set_disable_timing sb_3__4_/mux_left_track_65/in[3]
set_disable_timing sb_3__4_/mux_right_track_24/in[3]
set_disable_timing sb_3__4_/mux_left_track_57/in[3]
set_disable_timing sb_3__4_/mux_right_track_56/in[2]
set_disable_timing sb_3__4_/mux_left_track_25/in[2]
set_disable_timing sb_3__4_/mux_right_track_32/in[3]
set_disable_timing sb_3__4_/mux_left_track_49/in[3]
set_disable_timing sb_3__4_/mux_right_track_40/in[3]
set_disable_timing sb_3__4_/mux_left_track_41/in[3]
set_disable_timing sb_3__4_/mux_right_track_48/in[3]
set_disable_timing sb_3__4_/mux_left_track_33/in[3]
set_disable_timing sb_3__4_/mux_right_track_64/in[2]
set_disable_timing sb_3__4_/mux_left_track_17/in[2]
set_disable_timing sb_3__4_/mux_right_track_0/in[2]
set_disable_timing sb_3__4_/mux_left_track_9/in[2]
set_disable_timing sb_3__4_/mux_top_track_64/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_57/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_3__4_/mux_top_track_8/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_41/in[0]
set_disable_timing sb_3__4_/mux_top_track_64/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_3__4_/mux_top_track_16/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_33/in[0]
set_disable_timing sb_3__4_/mux_top_track_24/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_17/in[0]
set_disable_timing sb_3__4_/mux_top_track_0/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_49/in[1]
set_disable_timing sb_3__4_/mux_top_track_40/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_9/in[0]
set_disable_timing sb_3__4_/mux_top_track_48/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_3__4_/mux_top_track_56/in[0]
set_disable_timing sb_3__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_3__4_/mux_top_track_8/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_41/in[1]
set_disable_timing sb_3__4_/mux_top_track_64/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_3__4_/mux_top_track_0/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_3__4_/mux_top_track_8/in[2]
set_disable_timing sb_3__4_/mux_top_track_16/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_3__4_/mux_top_track_16/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_33/in[2]
set_disable_timing sb_3__4_/mux_top_track_24/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_25/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_3__4_/mux_top_track_24/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_25/in[2]
set_disable_timing sb_3__4_/mux_top_track_40/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_9/in[1]
set_disable_timing sb_3__4_/mux_top_track_48/in[1]
set_disable_timing sb_3__4_/mux_top_track_56/in[1]
set_disable_timing sb_3__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_3__4_/mux_top_track_32/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_3__4_/mux_top_track_64/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_3__4_/mux_top_track_0/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_49/in[3]
set_disable_timing sb_3__4_/mux_top_track_8/in[3]
set_disable_timing sb_3__4_/mux_top_track_40/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_9/in[2]
set_disable_timing sb_3__4_/mux_top_track_16/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_33/in[3]
set_disable_timing sb_3__4_/mux_top_track_24/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_25/in[3]
set_disable_timing sb_3__4_/mux_top_track_32/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_17/in[3]
set_disable_timing sb_3__4_/mux_top_track_48/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_1/in[2]
set_disable_timing sb_3__4_/mux_top_track_56/in[2]
set_disable_timing sb_3__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_3__4_/mux_right_track_56/in[3]
set_disable_timing sb_3__4_/mux_left_track_9/in[3]
set_disable_timing sb_3__4_/mux_right_track_48/in[4]
set_disable_timing sb_3__4_/mux_left_track_17/in[3]
set_disable_timing sb_3__4_/mux_right_track_40/in[4]
set_disable_timing sb_3__4_/mux_left_track_25/in[3]
set_disable_timing sb_3__4_/mux_right_track_56/in[4]
set_disable_timing sb_3__4_/mux_left_track_9/in[4]
set_disable_timing sb_3__4_/mux_right_track_32/in[4]
set_disable_timing sb_3__4_/mux_left_track_33/in[4]
set_disable_timing sb_3__4_/mux_right_track_24/in[4]
set_disable_timing sb_3__4_/mux_left_track_41/in[4]
set_disable_timing sb_3__4_/mux_right_track_16/in[4]
set_disable_timing sb_3__4_/mux_left_track_49/in[4]
set_disable_timing sb_3__4_/mux_right_track_48/in[5]
set_disable_timing sb_3__4_/mux_left_track_17/in[4]
set_disable_timing sb_3__4_/mux_right_track_8/in[4]
set_disable_timing sb_3__4_/mux_left_track_57/in[4]
set_disable_timing sb_3__4_/mux_right_track_0/in[3]
set_disable_timing sb_3__4_/mux_left_track_65/in[4]
set_disable_timing sb_3__4_/mux_left_track_1/in[4]
set_disable_timing sb_3__4_/mux_right_track_40/in[5]
set_disable_timing sb_3__4_/mux_left_track_25/in[4]
set_disable_timing sb_3__4_/mux_right_track_56/in[5]
set_disable_timing sb_3__4_/mux_left_track_9/in[5]
set_disable_timing sb_3__4_/mux_right_track_48/in[6]
set_disable_timing sb_3__4_/mux_left_track_17/in[5]
set_disable_timing sb_3__4_/mux_right_track_40/in[6]
set_disable_timing sb_3__4_/mux_left_track_25/in[5]
set_disable_timing sb_3__4_/mux_right_track_32/in[5]
set_disable_timing sb_3__4_/mux_left_track_33/in[5]
set_disable_timing sb_3__4_/mux_right_track_32/in[6]
set_disable_timing sb_3__4_/mux_left_track_33/in[6]
set_disable_timing sb_3__4_/mux_right_track_24/in[5]
set_disable_timing sb_3__4_/mux_left_track_41/in[5]
set_disable_timing sb_3__4_/mux_right_track_16/in[5]
set_disable_timing sb_3__4_/mux_right_track_24/in[6]
set_disable_timing sb_3__4_/mux_left_track_41/in[6]
set_disable_timing sb_3__4_/mux_right_track_8/in[5]
set_disable_timing sb_3__4_/mux_left_track_57/in[5]
set_disable_timing sb_3__4_/mux_right_track_0/in[4]
set_disable_timing sb_3__4_/mux_left_track_65/in[5]
set_disable_timing sb_3__4_/mux_left_track_1/in[5]
set_disable_timing sb_3__4_/mux_right_track_16/in[6]
set_disable_timing sb_3__4_/mux_left_track_49/in[6]
set_disable_timing sb_3__4_/mux_right_track_56/in[6]
set_disable_timing sb_3__4_/mux_left_track_9/in[6]
set_disable_timing sb_3__4_/mux_right_track_48/in[7]
set_disable_timing sb_3__4_/mux_left_track_17/in[6]
set_disable_timing sb_3__4_/mux_right_track_40/in[7]
set_disable_timing sb_3__4_/mux_left_track_25/in[6]
set_disable_timing sb_3__4_/mux_right_track_8/in[6]
set_disable_timing sb_3__4_/mux_left_track_57/in[6]
set_disable_timing sb_3__4_/mux_left_track_33/in[7]
set_disable_timing sb_3__4_/mux_right_track_24/in[7]
set_disable_timing sb_3__4_/mux_left_track_41/in[7]
set_disable_timing sb_3__4_/mux_right_track_16/in[7]
set_disable_timing sb_3__4_/mux_left_track_49/in[7]
set_disable_timing sb_3__4_/mux_right_track_0/in[5]
set_disable_timing sb_3__4_/mux_left_track_65/in[6]
set_disable_timing sb_3__4_/mux_right_track_64/in[5]
set_disable_timing sb_3__4_/mux_top_track_0/in[4]
set_disable_timing sb_3__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_3__4_/mux_top_track_64/in[4]
set_disable_timing sb_3__4_/mux_bottom_track_1/in[3]
set_disable_timing sb_3__4_/mux_top_track_56/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_3__4_/mux_top_track_0/in[5]
set_disable_timing sb_3__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_3__4_/mux_top_track_48/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_17/in[4]
set_disable_timing sb_3__4_/mux_top_track_40/in[3]
set_disable_timing sb_3__4_/mux_bottom_track_25/in[4]
set_disable_timing sb_3__4_/mux_top_track_32/in[4]
set_disable_timing sb_3__4_/mux_bottom_track_33/in[4]
set_disable_timing sb_3__4_/mux_top_track_64/in[5]
set_disable_timing sb_3__4_/mux_bottom_track_1/in[4]
set_disable_timing sb_3__4_/mux_top_track_24/in[4]
set_disable_timing sb_3__4_/mux_bottom_track_41/in[4]
set_disable_timing sb_3__4_/mux_top_track_16/in[4]
set_disable_timing sb_3__4_/mux_top_track_8/in[4]
set_disable_timing sb_3__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_3__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_3__4_/mux_top_track_0/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_65/in[5]
set_disable_timing sb_3__4_/mux_top_track_64/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_3__4_/mux_top_track_56/in[5]
set_disable_timing sb_3__4_/mux_bottom_track_9/in[5]
set_disable_timing sb_3__4_/mux_top_track_48/in[4]
set_disable_timing sb_3__4_/mux_top_track_48/in[5]
set_disable_timing sb_3__4_/mux_bottom_track_17/in[6]
set_disable_timing sb_3__4_/mux_top_track_40/in[4]
set_disable_timing sb_3__4_/mux_top_track_32/in[5]
set_disable_timing sb_3__4_/mux_top_track_40/in[5]
set_disable_timing sb_3__4_/mux_bottom_track_25/in[6]
set_disable_timing sb_3__4_/mux_top_track_24/in[5]
set_disable_timing sb_3__4_/mux_top_track_16/in[5]
set_disable_timing sb_3__4_/mux_bottom_track_49/in[5]
set_disable_timing sb_3__4_/mux_top_track_8/in[5]
set_disable_timing sb_3__4_/mux_bottom_track_57/in[5]
set_disable_timing sb_3__4_/mux_top_track_32/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_33/in[6]
set_disable_timing sb_3__4_/mux_top_track_0/in[7]
set_disable_timing sb_3__4_/mux_bottom_track_65/in[6]
set_disable_timing sb_3__4_/mux_top_track_64/in[7]
set_disable_timing sb_3__4_/mux_top_track_56/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_9/in[6]
set_disable_timing sb_3__4_/mux_top_track_24/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_41/in[6]
set_disable_timing sb_3__4_/mux_top_track_48/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_17/in[7]
set_disable_timing sb_3__4_/mux_top_track_40/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_25/in[7]
set_disable_timing sb_3__4_/mux_top_track_32/in[7]
set_disable_timing sb_3__4_/mux_bottom_track_33/in[7]
set_disable_timing sb_3__4_/mux_top_track_16/in[6]
set_disable_timing sb_3__4_/mux_bottom_track_49/in[6]
set_disable_timing sb_3__4_/mux_top_track_8/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_3__5_/chany_top_out[0]
set_disable_timing sb_3__5_/chany_top_in[2]
set_disable_timing sb_3__5_/chany_top_in[3]
set_disable_timing sb_3__5_/chany_top_out[4]
set_disable_timing sb_3__5_/chany_top_out[5]
set_disable_timing sb_3__5_/chany_top_in[5]
set_disable_timing sb_3__5_/chany_top_out[6]
set_disable_timing sb_3__5_/chany_top_in[6]
set_disable_timing sb_3__5_/chany_top_in[7]
set_disable_timing sb_3__5_/chany_top_out[8]
set_disable_timing sb_3__5_/chany_top_in[8]
set_disable_timing sb_3__5_/chany_top_out[9]
set_disable_timing sb_3__5_/chany_top_in[9]
set_disable_timing sb_3__5_/chany_top_out[10]
set_disable_timing sb_3__5_/chany_top_in[10]
set_disable_timing sb_3__5_/chany_top_out[12]
set_disable_timing sb_3__5_/chany_top_out[13]
set_disable_timing sb_3__5_/chany_top_in[13]
set_disable_timing sb_3__5_/chany_top_out[14]
set_disable_timing sb_3__5_/chany_top_in[14]
set_disable_timing sb_3__5_/chany_top_in[15]
set_disable_timing sb_3__5_/chany_top_out[16]
set_disable_timing sb_3__5_/chany_top_out[18]
set_disable_timing sb_3__5_/chany_top_in[18]
set_disable_timing sb_3__5_/chany_top_out[19]
set_disable_timing sb_3__5_/chany_top_in[19]
set_disable_timing sb_3__5_/chany_top_out[20]
set_disable_timing sb_3__5_/chany_top_in[20]
set_disable_timing sb_3__5_/chany_top_out[21]
set_disable_timing sb_3__5_/chany_top_in[22]
set_disable_timing sb_3__5_/chany_top_in[23]
set_disable_timing sb_3__5_/chany_top_out[24]
set_disable_timing sb_3__5_/chany_top_out[25]
set_disable_timing sb_3__5_/chany_top_in[25]
set_disable_timing sb_3__5_/chany_top_out[26]
set_disable_timing sb_3__5_/chany_top_in[26]
set_disable_timing sb_3__5_/chany_top_in[27]
set_disable_timing sb_3__5_/chany_top_out[28]
set_disable_timing sb_3__5_/chany_top_in[29]
set_disable_timing sb_3__5_/chany_top_in[30]
set_disable_timing sb_3__5_/chany_top_out[31]
set_disable_timing sb_3__5_/chany_top_in[31]
set_disable_timing sb_3__5_/chany_top_out[32]
set_disable_timing sb_3__5_/chany_top_in[32]
set_disable_timing sb_3__5_/chanx_right_out[0]
set_disable_timing sb_3__5_/chanx_right_out[1]
set_disable_timing sb_3__5_/chanx_right_out[2]
set_disable_timing sb_3__5_/chanx_right_in[2]
set_disable_timing sb_3__5_/chanx_right_out[3]
set_disable_timing sb_3__5_/chanx_right_in[3]
set_disable_timing sb_3__5_/chanx_right_out[4]
set_disable_timing sb_3__5_/chanx_right_in[4]
set_disable_timing sb_3__5_/chanx_right_out[6]
set_disable_timing sb_3__5_/chanx_right_in[6]
set_disable_timing sb_3__5_/chanx_right_out[7]
set_disable_timing sb_3__5_/chanx_right_in[7]
set_disable_timing sb_3__5_/chanx_right_out[9]
set_disable_timing sb_3__5_/chanx_right_in[9]
set_disable_timing sb_3__5_/chanx_right_out[10]
set_disable_timing sb_3__5_/chanx_right_in[10]
set_disable_timing sb_3__5_/chanx_right_out[11]
set_disable_timing sb_3__5_/chanx_right_out[12]
set_disable_timing sb_3__5_/chanx_right_in[12]
set_disable_timing sb_3__5_/chanx_right_out[13]
set_disable_timing sb_3__5_/chanx_right_in[13]
set_disable_timing sb_3__5_/chanx_right_in[15]
set_disable_timing sb_3__5_/chanx_right_out[16]
set_disable_timing sb_3__5_/chanx_right_in[17]
set_disable_timing sb_3__5_/chanx_right_in[18]
set_disable_timing sb_3__5_/chanx_right_out[19]
set_disable_timing sb_3__5_/chanx_right_in[19]
set_disable_timing sb_3__5_/chanx_right_out[21]
set_disable_timing sb_3__5_/chanx_right_in[21]
set_disable_timing sb_3__5_/chanx_right_in[22]
set_disable_timing sb_3__5_/chanx_right_out[23]
set_disable_timing sb_3__5_/chanx_right_in[23]
set_disable_timing sb_3__5_/chanx_right_out[24]
set_disable_timing sb_3__5_/chanx_right_in[24]
set_disable_timing sb_3__5_/chanx_right_out[25]
set_disable_timing sb_3__5_/chanx_right_out[26]
set_disable_timing sb_3__5_/chanx_right_in[26]
set_disable_timing sb_3__5_/chanx_right_out[27]
set_disable_timing sb_3__5_/chanx_right_in[27]
set_disable_timing sb_3__5_/chanx_right_in[28]
set_disable_timing sb_3__5_/chanx_right_in[29]
set_disable_timing sb_3__5_/chanx_right_in[30]
set_disable_timing sb_3__5_/chanx_right_out[31]
set_disable_timing sb_3__5_/chanx_right_in[31]
set_disable_timing sb_3__5_/chanx_right_in[32]
set_disable_timing sb_3__5_/chany_bottom_out[3]
set_disable_timing sb_3__5_/chany_bottom_in[4]
set_disable_timing sb_3__5_/chany_bottom_in[5]
set_disable_timing sb_3__5_/chany_bottom_out[6]
set_disable_timing sb_3__5_/chany_bottom_in[7]
set_disable_timing sb_3__5_/chany_bottom_out[7]
set_disable_timing sb_3__5_/chany_bottom_in[8]
set_disable_timing sb_3__5_/chany_bottom_out[8]
set_disable_timing sb_3__5_/chany_bottom_in[9]
set_disable_timing sb_3__5_/chany_bottom_out[9]
set_disable_timing sb_3__5_/chany_bottom_out[10]
set_disable_timing sb_3__5_/chany_bottom_out[11]
set_disable_timing sb_3__5_/chany_bottom_in[12]
set_disable_timing sb_3__5_/chany_bottom_in[13]
set_disable_timing sb_3__5_/chany_bottom_out[14]
set_disable_timing sb_3__5_/chany_bottom_in[15]
set_disable_timing sb_3__5_/chany_bottom_out[15]
set_disable_timing sb_3__5_/chany_bottom_in[17]
set_disable_timing sb_3__5_/chany_bottom_in[18]
set_disable_timing sb_3__5_/chany_bottom_out[19]
set_disable_timing sb_3__5_/chany_bottom_in[20]
set_disable_timing sb_3__5_/chany_bottom_out[20]
set_disable_timing sb_3__5_/chany_bottom_out[21]
set_disable_timing sb_3__5_/chany_bottom_out[23]
set_disable_timing sb_3__5_/chany_bottom_in[24]
set_disable_timing sb_3__5_/chany_bottom_in[25]
set_disable_timing sb_3__5_/chany_bottom_out[26]
set_disable_timing sb_3__5_/chany_bottom_in[27]
set_disable_timing sb_3__5_/chany_bottom_out[27]
set_disable_timing sb_3__5_/chany_bottom_in[30]
set_disable_timing sb_3__5_/chany_bottom_out[30]
set_disable_timing sb_3__5_/chany_bottom_out[31]
set_disable_timing sb_3__5_/chany_bottom_in[32]
set_disable_timing sb_3__5_/chany_bottom_out[32]
set_disable_timing sb_3__5_/chanx_left_in[0]
set_disable_timing sb_3__5_/chanx_left_out[0]
set_disable_timing sb_3__5_/chanx_left_in[1]
set_disable_timing sb_3__5_/chanx_left_in[2]
set_disable_timing sb_3__5_/chanx_left_in[3]
set_disable_timing sb_3__5_/chanx_left_out[3]
set_disable_timing sb_3__5_/chanx_left_out[4]
set_disable_timing sb_3__5_/chanx_left_in[5]
set_disable_timing sb_3__5_/chanx_left_out[5]
set_disable_timing sb_3__5_/chanx_left_in[6]
set_disable_timing sb_3__5_/chanx_left_out[7]
set_disable_timing sb_3__5_/chanx_left_in[8]
set_disable_timing sb_3__5_/chanx_left_in[9]
set_disable_timing sb_3__5_/chanx_left_in[10]
set_disable_timing sb_3__5_/chanx_left_out[10]
set_disable_timing sb_3__5_/chanx_left_in[11]
set_disable_timing sb_3__5_/chanx_left_out[11]
set_disable_timing sb_3__5_/chanx_left_in[12]
set_disable_timing sb_3__5_/chanx_left_out[12]
set_disable_timing sb_3__5_/chanx_left_out[13]
set_disable_timing sb_3__5_/chanx_left_out[14]
set_disable_timing sb_3__5_/chanx_left_out[16]
set_disable_timing sb_3__5_/chanx_left_in[18]
set_disable_timing sb_3__5_/chanx_left_out[18]
set_disable_timing sb_3__5_/chanx_left_in[19]
set_disable_timing sb_3__5_/chanx_left_out[19]
set_disable_timing sb_3__5_/chanx_left_in[20]
set_disable_timing sb_3__5_/chanx_left_out[20]
set_disable_timing sb_3__5_/chanx_left_in[22]
set_disable_timing sb_3__5_/chanx_left_out[22]
set_disable_timing sb_3__5_/chanx_left_in[23]
set_disable_timing sb_3__5_/chanx_left_out[23]
set_disable_timing sb_3__5_/chanx_left_in[24]
set_disable_timing sb_3__5_/chanx_left_in[25]
set_disable_timing sb_3__5_/chanx_left_out[25]
set_disable_timing sb_3__5_/chanx_left_in[26]
set_disable_timing sb_3__5_/chanx_left_in[27]
set_disable_timing sb_3__5_/chanx_left_out[27]
set_disable_timing sb_3__5_/chanx_left_out[29]
set_disable_timing sb_3__5_/chanx_left_in[30]
set_disable_timing sb_3__5_/chanx_left_out[30]
set_disable_timing sb_3__5_/chanx_left_in[31]
set_disable_timing sb_3__5_/chanx_left_out[31]
set_disable_timing sb_3__5_/mux_right_track_8/in[0]
set_disable_timing sb_3__5_/mux_left_track_1/in[0]
set_disable_timing sb_3__5_/mux_right_track_16/in[0]
set_disable_timing sb_3__5_/mux_left_track_65/in[0]
set_disable_timing sb_3__5_/mux_right_track_24/in[0]
set_disable_timing sb_3__5_/mux_left_track_57/in[0]
set_disable_timing sb_3__5_/mux_right_track_8/in[1]
set_disable_timing sb_3__5_/mux_left_track_1/in[1]
set_disable_timing sb_3__5_/mux_right_track_32/in[0]
set_disable_timing sb_3__5_/mux_right_track_40/in[0]
set_disable_timing sb_3__5_/mux_left_track_41/in[0]
set_disable_timing sb_3__5_/mux_right_track_48/in[0]
set_disable_timing sb_3__5_/mux_left_track_33/in[0]
set_disable_timing sb_3__5_/mux_right_track_16/in[1]
set_disable_timing sb_3__5_/mux_left_track_65/in[1]
set_disable_timing sb_3__5_/mux_right_track_56/in[0]
set_disable_timing sb_3__5_/mux_left_track_25/in[0]
set_disable_timing sb_3__5_/mux_right_track_64/in[0]
set_disable_timing sb_3__5_/mux_left_track_17/in[0]
set_disable_timing sb_3__5_/mux_right_track_0/in[0]
set_disable_timing sb_3__5_/mux_left_track_9/in[0]
set_disable_timing sb_3__5_/mux_right_track_24/in[1]
set_disable_timing sb_3__5_/mux_right_track_8/in[2]
set_disable_timing sb_3__5_/mux_left_track_1/in[2]
set_disable_timing sb_3__5_/mux_right_track_16/in[2]
set_disable_timing sb_3__5_/mux_left_track_65/in[2]
set_disable_timing sb_3__5_/mux_right_track_24/in[2]
set_disable_timing sb_3__5_/mux_left_track_57/in[2]
set_disable_timing sb_3__5_/mux_right_track_32/in[1]
set_disable_timing sb_3__5_/mux_left_track_49/in[1]
set_disable_timing sb_3__5_/mux_right_track_32/in[2]
set_disable_timing sb_3__5_/mux_left_track_49/in[2]
set_disable_timing sb_3__5_/mux_right_track_40/in[1]
set_disable_timing sb_3__5_/mux_left_track_41/in[1]
set_disable_timing sb_3__5_/mux_right_track_48/in[1]
set_disable_timing sb_3__5_/mux_left_track_33/in[1]
set_disable_timing sb_3__5_/mux_right_track_40/in[2]
set_disable_timing sb_3__5_/mux_left_track_41/in[2]
set_disable_timing sb_3__5_/mux_right_track_56/in[1]
set_disable_timing sb_3__5_/mux_left_track_25/in[1]
set_disable_timing sb_3__5_/mux_right_track_64/in[1]
set_disable_timing sb_3__5_/mux_left_track_17/in[1]
set_disable_timing sb_3__5_/mux_right_track_0/in[1]
set_disable_timing sb_3__5_/mux_left_track_9/in[1]
set_disable_timing sb_3__5_/mux_right_track_48/in[2]
set_disable_timing sb_3__5_/mux_left_track_33/in[2]
set_disable_timing sb_3__5_/mux_right_track_8/in[3]
set_disable_timing sb_3__5_/mux_left_track_1/in[3]
set_disable_timing sb_3__5_/mux_right_track_16/in[3]
set_disable_timing sb_3__5_/mux_left_track_65/in[3]
set_disable_timing sb_3__5_/mux_right_track_24/in[3]
set_disable_timing sb_3__5_/mux_left_track_57/in[3]
set_disable_timing sb_3__5_/mux_right_track_56/in[2]
set_disable_timing sb_3__5_/mux_left_track_25/in[2]
set_disable_timing sb_3__5_/mux_right_track_32/in[3]
set_disable_timing sb_3__5_/mux_left_track_49/in[3]
set_disable_timing sb_3__5_/mux_right_track_40/in[3]
set_disable_timing sb_3__5_/mux_left_track_41/in[3]
set_disable_timing sb_3__5_/mux_right_track_48/in[3]
set_disable_timing sb_3__5_/mux_left_track_33/in[3]
set_disable_timing sb_3__5_/mux_right_track_64/in[2]
set_disable_timing sb_3__5_/mux_left_track_17/in[2]
set_disable_timing sb_3__5_/mux_right_track_0/in[2]
set_disable_timing sb_3__5_/mux_left_track_9/in[2]
set_disable_timing sb_3__5_/mux_top_track_64/in[0]
set_disable_timing sb_3__5_/mux_bottom_track_57/in[0]
set_disable_timing sb_3__5_/mux_top_track_0/in[0]
set_disable_timing sb_3__5_/mux_top_track_8/in[0]
set_disable_timing sb_3__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_3__5_/mux_top_track_64/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_3__5_/mux_top_track_16/in[0]
set_disable_timing sb_3__5_/mux_bottom_track_33/in[0]
set_disable_timing sb_3__5_/mux_top_track_24/in[0]
set_disable_timing sb_3__5_/mux_top_track_32/in[0]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_3__5_/mux_top_track_0/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_49/in[1]
set_disable_timing sb_3__5_/mux_top_track_40/in[0]
set_disable_timing sb_3__5_/mux_top_track_48/in[0]
set_disable_timing sb_3__5_/mux_bottom_track_1/in[0]
set_disable_timing sb_3__5_/mux_top_track_56/in[0]
set_disable_timing sb_3__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_3__5_/mux_top_track_8/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_3__5_/mux_top_track_64/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_57/in[2]
set_disable_timing sb_3__5_/mux_top_track_0/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_49/in[2]
set_disable_timing sb_3__5_/mux_top_track_8/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_3__5_/mux_top_track_16/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_33/in[1]
set_disable_timing sb_3__5_/mux_top_track_16/in[2]
set_disable_timing sb_3__5_/mux_top_track_24/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_25/in[1]
set_disable_timing sb_3__5_/mux_top_track_32/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[1]
set_disable_timing sb_3__5_/mux_top_track_24/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_3__5_/mux_top_track_40/in[1]
set_disable_timing sb_3__5_/mux_top_track_48/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_1/in[1]
set_disable_timing sb_3__5_/mux_top_track_56/in[1]
set_disable_timing sb_3__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_3__5_/mux_top_track_32/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_3__5_/mux_top_track_64/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_57/in[3]
set_disable_timing sb_3__5_/mux_top_track_0/in[3]
set_disable_timing sb_3__5_/mux_top_track_8/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_3__5_/mux_top_track_40/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_9/in[2]
set_disable_timing sb_3__5_/mux_top_track_16/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_33/in[3]
set_disable_timing sb_3__5_/mux_top_track_24/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_3__5_/mux_top_track_32/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[3]
set_disable_timing sb_3__5_/mux_top_track_48/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_3__5_/mux_top_track_56/in[2]
set_disable_timing sb_3__5_/mux_bottom_track_65/in[2]
set_disable_timing sb_3__5_/mux_right_track_56/in[3]
set_disable_timing sb_3__5_/mux_left_track_9/in[3]
set_disable_timing sb_3__5_/mux_right_track_48/in[4]
set_disable_timing sb_3__5_/mux_right_track_40/in[4]
set_disable_timing sb_3__5_/mux_left_track_25/in[3]
set_disable_timing sb_3__5_/mux_left_track_9/in[4]
set_disable_timing sb_3__5_/mux_right_track_32/in[4]
set_disable_timing sb_3__5_/mux_left_track_33/in[4]
set_disable_timing sb_3__5_/mux_right_track_24/in[4]
set_disable_timing sb_3__5_/mux_left_track_41/in[4]
set_disable_timing sb_3__5_/mux_right_track_16/in[4]
set_disable_timing sb_3__5_/mux_left_track_49/in[4]
set_disable_timing sb_3__5_/mux_right_track_48/in[5]
set_disable_timing sb_3__5_/mux_left_track_17/in[4]
set_disable_timing sb_3__5_/mux_right_track_8/in[4]
set_disable_timing sb_3__5_/mux_left_track_57/in[4]
set_disable_timing sb_3__5_/mux_right_track_0/in[3]
set_disable_timing sb_3__5_/mux_left_track_65/in[4]
set_disable_timing sb_3__5_/mux_right_track_64/in[3]
set_disable_timing sb_3__5_/mux_left_track_1/in[4]
set_disable_timing sb_3__5_/mux_right_track_40/in[5]
set_disable_timing sb_3__5_/mux_left_track_25/in[4]
set_disable_timing sb_3__5_/mux_right_track_56/in[5]
set_disable_timing sb_3__5_/mux_left_track_9/in[5]
set_disable_timing sb_3__5_/mux_right_track_48/in[6]
set_disable_timing sb_3__5_/mux_left_track_17/in[5]
set_disable_timing sb_3__5_/mux_left_track_25/in[5]
set_disable_timing sb_3__5_/mux_right_track_32/in[5]
set_disable_timing sb_3__5_/mux_left_track_33/in[5]
set_disable_timing sb_3__5_/mux_right_track_32/in[6]
set_disable_timing sb_3__5_/mux_left_track_33/in[6]
set_disable_timing sb_3__5_/mux_right_track_24/in[5]
set_disable_timing sb_3__5_/mux_left_track_41/in[5]
set_disable_timing sb_3__5_/mux_right_track_16/in[5]
set_disable_timing sb_3__5_/mux_left_track_49/in[5]
set_disable_timing sb_3__5_/mux_right_track_24/in[6]
set_disable_timing sb_3__5_/mux_left_track_41/in[6]
set_disable_timing sb_3__5_/mux_right_track_8/in[5]
set_disable_timing sb_3__5_/mux_left_track_57/in[5]
set_disable_timing sb_3__5_/mux_right_track_0/in[4]
set_disable_timing sb_3__5_/mux_left_track_1/in[5]
set_disable_timing sb_3__5_/mux_right_track_56/in[6]
set_disable_timing sb_3__5_/mux_left_track_9/in[6]
set_disable_timing sb_3__5_/mux_right_track_48/in[7]
set_disable_timing sb_3__5_/mux_left_track_17/in[6]
set_disable_timing sb_3__5_/mux_right_track_40/in[7]
set_disable_timing sb_3__5_/mux_left_track_25/in[6]
set_disable_timing sb_3__5_/mux_right_track_8/in[6]
set_disable_timing sb_3__5_/mux_left_track_57/in[6]
set_disable_timing sb_3__5_/mux_right_track_32/in[7]
set_disable_timing sb_3__5_/mux_left_track_33/in[7]
set_disable_timing sb_3__5_/mux_right_track_24/in[7]
set_disable_timing sb_3__5_/mux_left_track_41/in[7]
set_disable_timing sb_3__5_/mux_right_track_16/in[7]
set_disable_timing sb_3__5_/mux_left_track_49/in[7]
set_disable_timing sb_3__5_/mux_right_track_0/in[5]
set_disable_timing sb_3__5_/mux_left_track_65/in[6]
set_disable_timing sb_3__5_/mux_right_track_64/in[5]
set_disable_timing sb_3__5_/mux_left_track_1/in[6]
set_disable_timing sb_3__5_/mux_top_track_0/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_3__5_/mux_top_track_64/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_1/in[3]
set_disable_timing sb_3__5_/mux_top_track_56/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_3__5_/mux_top_track_0/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_65/in[4]
set_disable_timing sb_3__5_/mux_top_track_48/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[4]
set_disable_timing sb_3__5_/mux_top_track_40/in[3]
set_disable_timing sb_3__5_/mux_bottom_track_25/in[4]
set_disable_timing sb_3__5_/mux_top_track_32/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_33/in[4]
set_disable_timing sb_3__5_/mux_top_track_64/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_3__5_/mux_top_track_24/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_41/in[4]
set_disable_timing sb_3__5_/mux_top_track_16/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_3__5_/mux_top_track_8/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_3__5_/mux_top_track_56/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_3__5_/mux_top_track_0/in[6]
set_disable_timing sb_3__5_/mux_bottom_track_65/in[5]
set_disable_timing sb_3__5_/mux_top_track_64/in[6]
set_disable_timing sb_3__5_/mux_top_track_56/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_3__5_/mux_top_track_48/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[5]
set_disable_timing sb_3__5_/mux_top_track_48/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[6]
set_disable_timing sb_3__5_/mux_top_track_40/in[4]
set_disable_timing sb_3__5_/mux_bottom_track_25/in[5]
set_disable_timing sb_3__5_/mux_top_track_32/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_33/in[5]
set_disable_timing sb_3__5_/mux_top_track_40/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_25/in[6]
set_disable_timing sb_3__5_/mux_top_track_24/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_41/in[5]
set_disable_timing sb_3__5_/mux_top_track_16/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_49/in[5]
set_disable_timing sb_3__5_/mux_top_track_8/in[5]
set_disable_timing sb_3__5_/mux_bottom_track_57/in[5]
set_disable_timing sb_3__5_/mux_top_track_32/in[6]
set_disable_timing sb_3__5_/mux_bottom_track_33/in[6]
set_disable_timing sb_3__5_/mux_top_track_0/in[7]
set_disable_timing sb_3__5_/mux_bottom_track_65/in[6]
set_disable_timing sb_3__5_/mux_top_track_64/in[7]
set_disable_timing sb_3__5_/mux_bottom_track_1/in[6]
set_disable_timing sb_3__5_/mux_top_track_56/in[6]
set_disable_timing sb_3__5_/mux_bottom_track_9/in[6]
set_disable_timing sb_3__5_/mux_top_track_24/in[6]
set_disable_timing sb_3__5_/mux_bottom_track_41/in[6]
set_disable_timing sb_3__5_/mux_top_track_48/in[6]
set_disable_timing sb_3__5_/mux_bottom_track_17/in[7]
set_disable_timing sb_3__5_/mux_top_track_40/in[6]
set_disable_timing sb_3__5_/mux_top_track_32/in[7]
set_disable_timing sb_3__5_/mux_bottom_track_33/in[7]
set_disable_timing sb_3__5_/mux_top_track_16/in[6]
set_disable_timing sb_3__5_/mux_bottom_track_49/in[6]
set_disable_timing sb_3__5_/mux_top_track_8/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_3__6_/chany_top_out[0]
set_disable_timing sb_3__6_/chany_top_out[1]
set_disable_timing sb_3__6_/chany_top_in[1]
set_disable_timing sb_3__6_/chany_top_in[2]
set_disable_timing sb_3__6_/chany_top_in[3]
set_disable_timing sb_3__6_/chany_top_out[4]
set_disable_timing sb_3__6_/chany_top_in[4]
set_disable_timing sb_3__6_/chany_top_out[5]
set_disable_timing sb_3__6_/chany_top_in[5]
set_disable_timing sb_3__6_/chany_top_out[6]
set_disable_timing sb_3__6_/chany_top_in[6]
set_disable_timing sb_3__6_/chany_top_out[7]
set_disable_timing sb_3__6_/chany_top_in[7]
set_disable_timing sb_3__6_/chany_top_out[8]
set_disable_timing sb_3__6_/chany_top_in[8]
set_disable_timing sb_3__6_/chany_top_out[9]
set_disable_timing sb_3__6_/chany_top_in[9]
set_disable_timing sb_3__6_/chany_top_out[10]
set_disable_timing sb_3__6_/chany_top_out[11]
set_disable_timing sb_3__6_/chany_top_in[11]
set_disable_timing sb_3__6_/chany_top_out[12]
set_disable_timing sb_3__6_/chany_top_in[12]
set_disable_timing sb_3__6_/chany_top_out[13]
set_disable_timing sb_3__6_/chany_top_in[13]
set_disable_timing sb_3__6_/chany_top_out[14]
set_disable_timing sb_3__6_/chany_top_in[14]
set_disable_timing sb_3__6_/chany_top_out[15]
set_disable_timing sb_3__6_/chany_top_in[15]
set_disable_timing sb_3__6_/chany_top_out[16]
set_disable_timing sb_3__6_/chany_top_out[17]
set_disable_timing sb_3__6_/chany_top_in[17]
set_disable_timing sb_3__6_/chany_top_in[18]
set_disable_timing sb_3__6_/chany_top_out[19]
set_disable_timing sb_3__6_/chany_top_in[19]
set_disable_timing sb_3__6_/chany_top_out[20]
set_disable_timing sb_3__6_/chany_top_out[21]
set_disable_timing sb_3__6_/chany_top_in[21]
set_disable_timing sb_3__6_/chany_top_out[22]
set_disable_timing sb_3__6_/chany_top_in[22]
set_disable_timing sb_3__6_/chany_top_in[23]
set_disable_timing sb_3__6_/chany_top_out[24]
set_disable_timing sb_3__6_/chany_top_in[24]
set_disable_timing sb_3__6_/chany_top_out[25]
set_disable_timing sb_3__6_/chany_top_in[25]
set_disable_timing sb_3__6_/chany_top_out[26]
set_disable_timing sb_3__6_/chany_top_in[26]
set_disable_timing sb_3__6_/chany_top_out[27]
set_disable_timing sb_3__6_/chany_top_in[27]
set_disable_timing sb_3__6_/chany_top_out[28]
set_disable_timing sb_3__6_/chany_top_in[28]
set_disable_timing sb_3__6_/chany_top_out[29]
set_disable_timing sb_3__6_/chany_top_in[29]
set_disable_timing sb_3__6_/chany_top_in[30]
set_disable_timing sb_3__6_/chany_top_in[31]
set_disable_timing sb_3__6_/chany_top_out[32]
set_disable_timing sb_3__6_/chany_top_in[32]
set_disable_timing sb_3__6_/chanx_right_out[0]
set_disable_timing sb_3__6_/chanx_right_in[0]
set_disable_timing sb_3__6_/chanx_right_out[1]
set_disable_timing sb_3__6_/chanx_right_in[1]
set_disable_timing sb_3__6_/chanx_right_out[2]
set_disable_timing sb_3__6_/chanx_right_in[2]
set_disable_timing sb_3__6_/chanx_right_out[3]
set_disable_timing sb_3__6_/chanx_right_in[3]
set_disable_timing sb_3__6_/chanx_right_out[4]
set_disable_timing sb_3__6_/chanx_right_in[4]
set_disable_timing sb_3__6_/chanx_right_out[5]
set_disable_timing sb_3__6_/chanx_right_in[5]
set_disable_timing sb_3__6_/chanx_right_in[6]
set_disable_timing sb_3__6_/chanx_right_out[7]
set_disable_timing sb_3__6_/chanx_right_in[7]
set_disable_timing sb_3__6_/chanx_right_out[8]
set_disable_timing sb_3__6_/chanx_right_in[8]
set_disable_timing sb_3__6_/chanx_right_in[9]
set_disable_timing sb_3__6_/chanx_right_in[10]
set_disable_timing sb_3__6_/chanx_right_in[11]
set_disable_timing sb_3__6_/chanx_right_in[12]
set_disable_timing sb_3__6_/chanx_right_out[13]
set_disable_timing sb_3__6_/chanx_right_in[13]
set_disable_timing sb_3__6_/chanx_right_out[14]
set_disable_timing sb_3__6_/chanx_right_in[14]
set_disable_timing sb_3__6_/chanx_right_out[15]
set_disable_timing sb_3__6_/chanx_right_in[15]
set_disable_timing sb_3__6_/chanx_right_out[16]
set_disable_timing sb_3__6_/chanx_right_in[16]
set_disable_timing sb_3__6_/chanx_right_out[17]
set_disable_timing sb_3__6_/chanx_right_in[17]
set_disable_timing sb_3__6_/chanx_right_out[18]
set_disable_timing sb_3__6_/chanx_right_in[18]
set_disable_timing sb_3__6_/chanx_right_out[19]
set_disable_timing sb_3__6_/chanx_right_in[19]
set_disable_timing sb_3__6_/chanx_right_out[20]
set_disable_timing sb_3__6_/chanx_right_in[20]
set_disable_timing sb_3__6_/chanx_right_in[21]
set_disable_timing sb_3__6_/chanx_right_out[22]
set_disable_timing sb_3__6_/chanx_right_in[22]
set_disable_timing sb_3__6_/chanx_right_in[23]
set_disable_timing sb_3__6_/chanx_right_in[24]
set_disable_timing sb_3__6_/chanx_right_in[25]
set_disable_timing sb_3__6_/chanx_right_out[26]
set_disable_timing sb_3__6_/chanx_right_in[26]
set_disable_timing sb_3__6_/chanx_right_out[28]
set_disable_timing sb_3__6_/chanx_right_out[29]
set_disable_timing sb_3__6_/chanx_right_in[29]
set_disable_timing sb_3__6_/chanx_right_out[30]
set_disable_timing sb_3__6_/chanx_right_in[30]
set_disable_timing sb_3__6_/chanx_right_in[31]
set_disable_timing sb_3__6_/chanx_right_out[32]
set_disable_timing sb_3__6_/chanx_right_in[32]
set_disable_timing sb_3__6_/chany_bottom_in[0]
set_disable_timing sb_3__6_/chany_bottom_out[2]
set_disable_timing sb_3__6_/chany_bottom_out[3]
set_disable_timing sb_3__6_/chany_bottom_in[4]
set_disable_timing sb_3__6_/chany_bottom_in[5]
set_disable_timing sb_3__6_/chany_bottom_out[5]
set_disable_timing sb_3__6_/chany_bottom_in[6]
set_disable_timing sb_3__6_/chany_bottom_out[6]
set_disable_timing sb_3__6_/chany_bottom_out[7]
set_disable_timing sb_3__6_/chany_bottom_in[8]
set_disable_timing sb_3__6_/chany_bottom_out[8]
set_disable_timing sb_3__6_/chany_bottom_in[9]
set_disable_timing sb_3__6_/chany_bottom_out[9]
set_disable_timing sb_3__6_/chany_bottom_in[10]
set_disable_timing sb_3__6_/chany_bottom_out[10]
set_disable_timing sb_3__6_/chany_bottom_in[12]
set_disable_timing sb_3__6_/chany_bottom_in[13]
set_disable_timing sb_3__6_/chany_bottom_out[13]
set_disable_timing sb_3__6_/chany_bottom_in[14]
set_disable_timing sb_3__6_/chany_bottom_out[14]
set_disable_timing sb_3__6_/chany_bottom_out[15]
set_disable_timing sb_3__6_/chany_bottom_in[16]
set_disable_timing sb_3__6_/chany_bottom_in[18]
set_disable_timing sb_3__6_/chany_bottom_out[18]
set_disable_timing sb_3__6_/chany_bottom_in[19]
set_disable_timing sb_3__6_/chany_bottom_out[19]
set_disable_timing sb_3__6_/chany_bottom_in[20]
set_disable_timing sb_3__6_/chany_bottom_out[20]
set_disable_timing sb_3__6_/chany_bottom_in[21]
set_disable_timing sb_3__6_/chany_bottom_out[22]
set_disable_timing sb_3__6_/chany_bottom_out[23]
set_disable_timing sb_3__6_/chany_bottom_in[24]
set_disable_timing sb_3__6_/chany_bottom_in[25]
set_disable_timing sb_3__6_/chany_bottom_out[25]
set_disable_timing sb_3__6_/chany_bottom_in[26]
set_disable_timing sb_3__6_/chany_bottom_out[26]
set_disable_timing sb_3__6_/chany_bottom_out[27]
set_disable_timing sb_3__6_/chany_bottom_in[28]
set_disable_timing sb_3__6_/chany_bottom_out[29]
set_disable_timing sb_3__6_/chany_bottom_out[30]
set_disable_timing sb_3__6_/chany_bottom_in[31]
set_disable_timing sb_3__6_/chany_bottom_out[31]
set_disable_timing sb_3__6_/chany_bottom_in[32]
set_disable_timing sb_3__6_/chany_bottom_out[32]
set_disable_timing sb_3__6_/chanx_left_in[0]
set_disable_timing sb_3__6_/chanx_left_out[0]
set_disable_timing sb_3__6_/chanx_left_in[1]
set_disable_timing sb_3__6_/chanx_left_out[1]
set_disable_timing sb_3__6_/chanx_left_in[2]
set_disable_timing sb_3__6_/chanx_left_out[2]
set_disable_timing sb_3__6_/chanx_left_in[3]
set_disable_timing sb_3__6_/chanx_left_out[3]
set_disable_timing sb_3__6_/chanx_left_in[4]
set_disable_timing sb_3__6_/chanx_left_out[4]
set_disable_timing sb_3__6_/chanx_left_out[5]
set_disable_timing sb_3__6_/chanx_left_in[6]
set_disable_timing sb_3__6_/chanx_left_out[6]
set_disable_timing sb_3__6_/chanx_left_out[7]
set_disable_timing sb_3__6_/chanx_left_out[8]
set_disable_timing sb_3__6_/chanx_left_out[9]
set_disable_timing sb_3__6_/chanx_left_out[10]
set_disable_timing sb_3__6_/chanx_left_in[11]
set_disable_timing sb_3__6_/chanx_left_out[11]
set_disable_timing sb_3__6_/chanx_left_in[12]
set_disable_timing sb_3__6_/chanx_left_in[13]
set_disable_timing sb_3__6_/chanx_left_out[13]
set_disable_timing sb_3__6_/chanx_left_in[14]
set_disable_timing sb_3__6_/chanx_left_out[14]
set_disable_timing sb_3__6_/chanx_left_out[15]
set_disable_timing sb_3__6_/chanx_left_in[16]
set_disable_timing sb_3__6_/chanx_left_out[16]
set_disable_timing sb_3__6_/chanx_left_in[17]
set_disable_timing sb_3__6_/chanx_left_out[17]
set_disable_timing sb_3__6_/chanx_left_in[18]
set_disable_timing sb_3__6_/chanx_left_out[18]
set_disable_timing sb_3__6_/chanx_left_in[19]
set_disable_timing sb_3__6_/chanx_left_out[19]
set_disable_timing sb_3__6_/chanx_left_out[20]
set_disable_timing sb_3__6_/chanx_left_in[21]
set_disable_timing sb_3__6_/chanx_left_out[21]
set_disable_timing sb_3__6_/chanx_left_out[22]
set_disable_timing sb_3__6_/chanx_left_out[23]
set_disable_timing sb_3__6_/chanx_left_out[24]
set_disable_timing sb_3__6_/chanx_left_in[25]
set_disable_timing sb_3__6_/chanx_left_out[25]
set_disable_timing sb_3__6_/chanx_left_out[26]
set_disable_timing sb_3__6_/chanx_left_in[27]
set_disable_timing sb_3__6_/chanx_left_out[27]
set_disable_timing sb_3__6_/chanx_left_in[28]
set_disable_timing sb_3__6_/chanx_left_in[29]
set_disable_timing sb_3__6_/chanx_left_out[30]
set_disable_timing sb_3__6_/chanx_left_in[31]
set_disable_timing sb_3__6_/chanx_left_out[31]
set_disable_timing sb_3__6_/chanx_left_in[32]
set_disable_timing sb_3__6_/chanx_left_out[32]
set_disable_timing sb_3__6_/mux_right_track_8/in[0]
set_disable_timing sb_3__6_/mux_left_track_1/in[0]
set_disable_timing sb_3__6_/mux_right_track_16/in[0]
set_disable_timing sb_3__6_/mux_left_track_65/in[0]
set_disable_timing sb_3__6_/mux_right_track_24/in[0]
set_disable_timing sb_3__6_/mux_left_track_57/in[0]
set_disable_timing sb_3__6_/mux_right_track_8/in[1]
set_disable_timing sb_3__6_/mux_left_track_1/in[1]
set_disable_timing sb_3__6_/mux_right_track_32/in[0]
set_disable_timing sb_3__6_/mux_left_track_49/in[0]
set_disable_timing sb_3__6_/mux_right_track_40/in[0]
set_disable_timing sb_3__6_/mux_left_track_41/in[0]
set_disable_timing sb_3__6_/mux_right_track_48/in[0]
set_disable_timing sb_3__6_/mux_left_track_33/in[0]
set_disable_timing sb_3__6_/mux_right_track_16/in[1]
set_disable_timing sb_3__6_/mux_left_track_65/in[1]
set_disable_timing sb_3__6_/mux_right_track_56/in[0]
set_disable_timing sb_3__6_/mux_left_track_25/in[0]
set_disable_timing sb_3__6_/mux_right_track_64/in[0]
set_disable_timing sb_3__6_/mux_left_track_17/in[0]
set_disable_timing sb_3__6_/mux_right_track_0/in[0]
set_disable_timing sb_3__6_/mux_left_track_9/in[0]
set_disable_timing sb_3__6_/mux_right_track_24/in[1]
set_disable_timing sb_3__6_/mux_left_track_57/in[1]
set_disable_timing sb_3__6_/mux_right_track_8/in[2]
set_disable_timing sb_3__6_/mux_left_track_1/in[2]
set_disable_timing sb_3__6_/mux_right_track_16/in[2]
set_disable_timing sb_3__6_/mux_left_track_65/in[2]
set_disable_timing sb_3__6_/mux_right_track_24/in[2]
set_disable_timing sb_3__6_/mux_left_track_57/in[2]
set_disable_timing sb_3__6_/mux_right_track_32/in[1]
set_disable_timing sb_3__6_/mux_left_track_49/in[1]
set_disable_timing sb_3__6_/mux_right_track_32/in[2]
set_disable_timing sb_3__6_/mux_left_track_49/in[2]
set_disable_timing sb_3__6_/mux_right_track_40/in[1]
set_disable_timing sb_3__6_/mux_left_track_41/in[1]
set_disable_timing sb_3__6_/mux_right_track_48/in[1]
set_disable_timing sb_3__6_/mux_left_track_33/in[1]
set_disable_timing sb_3__6_/mux_right_track_40/in[2]
set_disable_timing sb_3__6_/mux_left_track_41/in[2]
set_disable_timing sb_3__6_/mux_right_track_56/in[1]
set_disable_timing sb_3__6_/mux_left_track_25/in[1]
set_disable_timing sb_3__6_/mux_right_track_64/in[1]
set_disable_timing sb_3__6_/mux_left_track_17/in[1]
set_disable_timing sb_3__6_/mux_right_track_0/in[1]
set_disable_timing sb_3__6_/mux_left_track_9/in[1]
set_disable_timing sb_3__6_/mux_right_track_48/in[2]
set_disable_timing sb_3__6_/mux_left_track_33/in[2]
set_disable_timing sb_3__6_/mux_right_track_8/in[3]
set_disable_timing sb_3__6_/mux_left_track_1/in[3]
set_disable_timing sb_3__6_/mux_right_track_16/in[3]
set_disable_timing sb_3__6_/mux_left_track_65/in[3]
set_disable_timing sb_3__6_/mux_right_track_24/in[3]
set_disable_timing sb_3__6_/mux_left_track_57/in[3]
set_disable_timing sb_3__6_/mux_right_track_56/in[2]
set_disable_timing sb_3__6_/mux_left_track_25/in[2]
set_disable_timing sb_3__6_/mux_right_track_32/in[3]
set_disable_timing sb_3__6_/mux_left_track_49/in[3]
set_disable_timing sb_3__6_/mux_right_track_40/in[3]
set_disable_timing sb_3__6_/mux_left_track_41/in[3]
set_disable_timing sb_3__6_/mux_right_track_48/in[3]
set_disable_timing sb_3__6_/mux_left_track_33/in[3]
set_disable_timing sb_3__6_/mux_right_track_64/in[2]
set_disable_timing sb_3__6_/mux_left_track_17/in[2]
set_disable_timing sb_3__6_/mux_right_track_0/in[2]
set_disable_timing sb_3__6_/mux_left_track_9/in[2]
set_disable_timing sb_3__6_/mux_top_track_64/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_57/in[0]
set_disable_timing sb_3__6_/mux_top_track_0/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_49/in[0]
set_disable_timing sb_3__6_/mux_top_track_8/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_41/in[0]
set_disable_timing sb_3__6_/mux_top_track_64/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_3__6_/mux_top_track_16/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_3__6_/mux_top_track_24/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_3__6_/mux_top_track_32/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_3__6_/mux_top_track_0/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_3__6_/mux_top_track_40/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_3__6_/mux_top_track_48/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_3__6_/mux_top_track_56/in[0]
set_disable_timing sb_3__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_3__6_/mux_top_track_8/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_3__6_/mux_top_track_64/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_3__6_/mux_top_track_0/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_3__6_/mux_top_track_8/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_41/in[2]
set_disable_timing sb_3__6_/mux_top_track_16/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_33/in[1]
set_disable_timing sb_3__6_/mux_top_track_16/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_3__6_/mux_top_track_24/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_3__6_/mux_top_track_32/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[1]
set_disable_timing sb_3__6_/mux_top_track_24/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_25/in[2]
set_disable_timing sb_3__6_/mux_top_track_40/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_3__6_/mux_top_track_48/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_3__6_/mux_top_track_56/in[1]
set_disable_timing sb_3__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_3__6_/mux_top_track_32/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[2]
set_disable_timing sb_3__6_/mux_top_track_64/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_3__6_/mux_top_track_0/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_3__6_/mux_top_track_8/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_3__6_/mux_top_track_40/in[2]
set_disable_timing sb_3__6_/mux_top_track_16/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_33/in[3]
set_disable_timing sb_3__6_/mux_top_track_24/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_25/in[3]
set_disable_timing sb_3__6_/mux_top_track_32/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_3__6_/mux_top_track_48/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_3__6_/mux_top_track_56/in[2]
set_disable_timing sb_3__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_3__6_/mux_right_track_56/in[3]
set_disable_timing sb_3__6_/mux_left_track_9/in[3]
set_disable_timing sb_3__6_/mux_left_track_17/in[3]
set_disable_timing sb_3__6_/mux_right_track_40/in[4]
set_disable_timing sb_3__6_/mux_left_track_25/in[3]
set_disable_timing sb_3__6_/mux_right_track_56/in[4]
set_disable_timing sb_3__6_/mux_left_track_9/in[4]
set_disable_timing sb_3__6_/mux_right_track_32/in[4]
set_disable_timing sb_3__6_/mux_left_track_33/in[4]
set_disable_timing sb_3__6_/mux_right_track_24/in[4]
set_disable_timing sb_3__6_/mux_left_track_41/in[4]
set_disable_timing sb_3__6_/mux_right_track_16/in[4]
set_disable_timing sb_3__6_/mux_left_track_49/in[4]
set_disable_timing sb_3__6_/mux_right_track_48/in[5]
set_disable_timing sb_3__6_/mux_left_track_17/in[4]
set_disable_timing sb_3__6_/mux_right_track_8/in[4]
set_disable_timing sb_3__6_/mux_left_track_57/in[4]
set_disable_timing sb_3__6_/mux_right_track_0/in[3]
set_disable_timing sb_3__6_/mux_left_track_65/in[4]
set_disable_timing sb_3__6_/mux_right_track_64/in[3]
set_disable_timing sb_3__6_/mux_left_track_1/in[4]
set_disable_timing sb_3__6_/mux_right_track_40/in[5]
set_disable_timing sb_3__6_/mux_right_track_56/in[5]
set_disable_timing sb_3__6_/mux_left_track_9/in[5]
set_disable_timing sb_3__6_/mux_right_track_48/in[6]
set_disable_timing sb_3__6_/mux_left_track_17/in[5]
set_disable_timing sb_3__6_/mux_right_track_40/in[6]
set_disable_timing sb_3__6_/mux_left_track_25/in[5]
set_disable_timing sb_3__6_/mux_right_track_32/in[5]
set_disable_timing sb_3__6_/mux_left_track_33/in[5]
set_disable_timing sb_3__6_/mux_right_track_32/in[6]
set_disable_timing sb_3__6_/mux_left_track_33/in[6]
set_disable_timing sb_3__6_/mux_left_track_41/in[5]
set_disable_timing sb_3__6_/mux_right_track_16/in[5]
set_disable_timing sb_3__6_/mux_left_track_49/in[5]
set_disable_timing sb_3__6_/mux_right_track_24/in[6]
set_disable_timing sb_3__6_/mux_left_track_41/in[6]
set_disable_timing sb_3__6_/mux_right_track_8/in[5]
set_disable_timing sb_3__6_/mux_left_track_57/in[5]
set_disable_timing sb_3__6_/mux_right_track_0/in[4]
set_disable_timing sb_3__6_/mux_left_track_65/in[5]
set_disable_timing sb_3__6_/mux_right_track_64/in[4]
set_disable_timing sb_3__6_/mux_left_track_1/in[5]
set_disable_timing sb_3__6_/mux_right_track_16/in[6]
set_disable_timing sb_3__6_/mux_left_track_49/in[6]
set_disable_timing sb_3__6_/mux_right_track_56/in[6]
set_disable_timing sb_3__6_/mux_left_track_9/in[6]
set_disable_timing sb_3__6_/mux_right_track_48/in[7]
set_disable_timing sb_3__6_/mux_left_track_17/in[6]
set_disable_timing sb_3__6_/mux_right_track_40/in[7]
set_disable_timing sb_3__6_/mux_left_track_25/in[6]
set_disable_timing sb_3__6_/mux_right_track_8/in[6]
set_disable_timing sb_3__6_/mux_right_track_32/in[7]
set_disable_timing sb_3__6_/mux_left_track_33/in[7]
set_disable_timing sb_3__6_/mux_right_track_24/in[7]
set_disable_timing sb_3__6_/mux_left_track_41/in[7]
set_disable_timing sb_3__6_/mux_right_track_16/in[7]
set_disable_timing sb_3__6_/mux_left_track_49/in[7]
set_disable_timing sb_3__6_/mux_right_track_0/in[5]
set_disable_timing sb_3__6_/mux_left_track_65/in[6]
set_disable_timing sb_3__6_/mux_right_track_64/in[5]
set_disable_timing sb_3__6_/mux_left_track_1/in[6]
set_disable_timing sb_3__6_/mux_top_track_0/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_3__6_/mux_top_track_64/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_1/in[3]
set_disable_timing sb_3__6_/mux_top_track_56/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_3__6_/mux_top_track_0/in[5]
set_disable_timing sb_3__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_3__6_/mux_top_track_48/in[3]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_3__6_/mux_top_track_40/in[3]
set_disable_timing sb_3__6_/mux_top_track_32/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_3__6_/mux_top_track_64/in[5]
set_disable_timing sb_3__6_/mux_top_track_24/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_3__6_/mux_top_track_16/in[4]
set_disable_timing sb_3__6_/mux_top_track_8/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_3__6_/mux_top_track_56/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_9/in[4]
set_disable_timing sb_3__6_/mux_top_track_0/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_65/in[5]
set_disable_timing sb_3__6_/mux_top_track_64/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_1/in[5]
set_disable_timing sb_3__6_/mux_top_track_56/in[5]
set_disable_timing sb_3__6_/mux_bottom_track_9/in[5]
set_disable_timing sb_3__6_/mux_top_track_48/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_3__6_/mux_top_track_48/in[5]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_3__6_/mux_top_track_40/in[4]
set_disable_timing sb_3__6_/mux_bottom_track_25/in[5]
set_disable_timing sb_3__6_/mux_top_track_32/in[5]
set_disable_timing sb_3__6_/mux_bottom_track_33/in[5]
set_disable_timing sb_3__6_/mux_top_track_40/in[5]
set_disable_timing sb_3__6_/mux_bottom_track_25/in[6]
set_disable_timing sb_3__6_/mux_top_track_24/in[5]
set_disable_timing sb_3__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_3__6_/mux_top_track_16/in[5]
set_disable_timing sb_3__6_/mux_bottom_track_49/in[5]
set_disable_timing sb_3__6_/mux_top_track_8/in[5]
set_disable_timing sb_3__6_/mux_top_track_32/in[6]
set_disable_timing sb_3__6_/mux_top_track_0/in[7]
set_disable_timing sb_3__6_/mux_bottom_track_65/in[6]
set_disable_timing sb_3__6_/mux_top_track_64/in[7]
set_disable_timing sb_3__6_/mux_bottom_track_1/in[6]
set_disable_timing sb_3__6_/mux_top_track_56/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_9/in[6]
set_disable_timing sb_3__6_/mux_top_track_24/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_41/in[6]
set_disable_timing sb_3__6_/mux_top_track_48/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_17/in[7]
set_disable_timing sb_3__6_/mux_top_track_40/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_25/in[7]
set_disable_timing sb_3__6_/mux_top_track_32/in[7]
set_disable_timing sb_3__6_/mux_bottom_track_33/in[7]
set_disable_timing sb_3__6_/mux_top_track_16/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_49/in[6]
set_disable_timing sb_3__6_/mux_top_track_8/in[6]
set_disable_timing sb_3__6_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__7_
##################################################
set_disable_timing sb_3__7_/chanx_right_out[0]
set_disable_timing sb_3__7_/chanx_right_in[0]
set_disable_timing sb_3__7_/chanx_right_in[1]
set_disable_timing sb_3__7_/chanx_right_out[2]
set_disable_timing sb_3__7_/chanx_right_in[2]
set_disable_timing sb_3__7_/chanx_right_out[3]
set_disable_timing sb_3__7_/chanx_right_in[3]
set_disable_timing sb_3__7_/chanx_right_out[4]
set_disable_timing sb_3__7_/chanx_right_in[4]
set_disable_timing sb_3__7_/chanx_right_out[5]
set_disable_timing sb_3__7_/chanx_right_in[5]
set_disable_timing sb_3__7_/chanx_right_out[6]
set_disable_timing sb_3__7_/chanx_right_in[6]
set_disable_timing sb_3__7_/chanx_right_out[7]
set_disable_timing sb_3__7_/chanx_right_in[7]
set_disable_timing sb_3__7_/chanx_right_out[8]
set_disable_timing sb_3__7_/chanx_right_in[8]
set_disable_timing sb_3__7_/chanx_right_out[9]
set_disable_timing sb_3__7_/chanx_right_out[10]
set_disable_timing sb_3__7_/chanx_right_out[11]
set_disable_timing sb_3__7_/chanx_right_in[11]
set_disable_timing sb_3__7_/chanx_right_out[12]
set_disable_timing sb_3__7_/chanx_right_in[12]
set_disable_timing sb_3__7_/chanx_right_out[13]
set_disable_timing sb_3__7_/chanx_right_in[13]
set_disable_timing sb_3__7_/chanx_right_out[14]
set_disable_timing sb_3__7_/chanx_right_in[14]
set_disable_timing sb_3__7_/chanx_right_in[15]
set_disable_timing sb_3__7_/chanx_right_in[16]
set_disable_timing sb_3__7_/chanx_right_in[17]
set_disable_timing sb_3__7_/chanx_right_out[18]
set_disable_timing sb_3__7_/chanx_right_in[18]
set_disable_timing sb_3__7_/chanx_right_out[19]
set_disable_timing sb_3__7_/chanx_right_in[19]
set_disable_timing sb_3__7_/chanx_right_out[20]
set_disable_timing sb_3__7_/chanx_right_in[20]
set_disable_timing sb_3__7_/chanx_right_out[21]
set_disable_timing sb_3__7_/chanx_right_in[21]
set_disable_timing sb_3__7_/chanx_right_in[22]
set_disable_timing sb_3__7_/chanx_right_out[24]
set_disable_timing sb_3__7_/chanx_right_in[24]
set_disable_timing sb_3__7_/chanx_right_out[25]
set_disable_timing sb_3__7_/chanx_right_in[25]
set_disable_timing sb_3__7_/chanx_right_out[26]
set_disable_timing sb_3__7_/chanx_right_in[26]
set_disable_timing sb_3__7_/chanx_right_out[27]
set_disable_timing sb_3__7_/chanx_right_in[27]
set_disable_timing sb_3__7_/chanx_right_out[28]
set_disable_timing sb_3__7_/chanx_right_in[28]
set_disable_timing sb_3__7_/chanx_right_out[30]
set_disable_timing sb_3__7_/chanx_right_in[30]
set_disable_timing sb_3__7_/chanx_right_out[31]
set_disable_timing sb_3__7_/chanx_right_in[31]
set_disable_timing sb_3__7_/chanx_right_out[32]
set_disable_timing sb_3__7_/chanx_right_in[32]
set_disable_timing sb_3__7_/chany_bottom_in[0]
set_disable_timing sb_3__7_/chany_bottom_in[1]
set_disable_timing sb_3__7_/chany_bottom_out[1]
set_disable_timing sb_3__7_/chany_bottom_out[2]
set_disable_timing sb_3__7_/chany_bottom_out[3]
set_disable_timing sb_3__7_/chany_bottom_in[4]
set_disable_timing sb_3__7_/chany_bottom_out[4]
set_disable_timing sb_3__7_/chany_bottom_in[5]
set_disable_timing sb_3__7_/chany_bottom_out[5]
set_disable_timing sb_3__7_/chany_bottom_in[6]
set_disable_timing sb_3__7_/chany_bottom_out[6]
set_disable_timing sb_3__7_/chany_bottom_in[7]
set_disable_timing sb_3__7_/chany_bottom_out[7]
set_disable_timing sb_3__7_/chany_bottom_in[8]
set_disable_timing sb_3__7_/chany_bottom_out[8]
set_disable_timing sb_3__7_/chany_bottom_in[9]
set_disable_timing sb_3__7_/chany_bottom_out[9]
set_disable_timing sb_3__7_/chany_bottom_in[10]
set_disable_timing sb_3__7_/chany_bottom_in[11]
set_disable_timing sb_3__7_/chany_bottom_out[11]
set_disable_timing sb_3__7_/chany_bottom_in[12]
set_disable_timing sb_3__7_/chany_bottom_out[12]
set_disable_timing sb_3__7_/chany_bottom_in[13]
set_disable_timing sb_3__7_/chany_bottom_out[13]
set_disable_timing sb_3__7_/chany_bottom_in[14]
set_disable_timing sb_3__7_/chany_bottom_out[14]
set_disable_timing sb_3__7_/chany_bottom_in[15]
set_disable_timing sb_3__7_/chany_bottom_out[15]
set_disable_timing sb_3__7_/chany_bottom_in[16]
set_disable_timing sb_3__7_/chany_bottom_in[17]
set_disable_timing sb_3__7_/chany_bottom_out[17]
set_disable_timing sb_3__7_/chany_bottom_out[18]
set_disable_timing sb_3__7_/chany_bottom_in[19]
set_disable_timing sb_3__7_/chany_bottom_out[19]
set_disable_timing sb_3__7_/chany_bottom_in[20]
set_disable_timing sb_3__7_/chany_bottom_in[21]
set_disable_timing sb_3__7_/chany_bottom_out[21]
set_disable_timing sb_3__7_/chany_bottom_in[22]
set_disable_timing sb_3__7_/chany_bottom_out[22]
set_disable_timing sb_3__7_/chany_bottom_out[23]
set_disable_timing sb_3__7_/chany_bottom_in[24]
set_disable_timing sb_3__7_/chany_bottom_out[24]
set_disable_timing sb_3__7_/chany_bottom_in[25]
set_disable_timing sb_3__7_/chany_bottom_out[25]
set_disable_timing sb_3__7_/chany_bottom_in[26]
set_disable_timing sb_3__7_/chany_bottom_out[26]
set_disable_timing sb_3__7_/chany_bottom_in[27]
set_disable_timing sb_3__7_/chany_bottom_out[27]
set_disable_timing sb_3__7_/chany_bottom_in[28]
set_disable_timing sb_3__7_/chany_bottom_out[28]
set_disable_timing sb_3__7_/chany_bottom_in[29]
set_disable_timing sb_3__7_/chany_bottom_out[29]
set_disable_timing sb_3__7_/chany_bottom_out[30]
set_disable_timing sb_3__7_/chany_bottom_out[31]
set_disable_timing sb_3__7_/chany_bottom_in[32]
set_disable_timing sb_3__7_/chany_bottom_out[32]
set_disable_timing sb_3__7_/chanx_left_out[0]
set_disable_timing sb_3__7_/chanx_left_in[1]
set_disable_timing sb_3__7_/chanx_left_out[1]
set_disable_timing sb_3__7_/chanx_left_in[2]
set_disable_timing sb_3__7_/chanx_left_out[2]
set_disable_timing sb_3__7_/chanx_left_in[3]
set_disable_timing sb_3__7_/chanx_left_out[3]
set_disable_timing sb_3__7_/chanx_left_in[4]
set_disable_timing sb_3__7_/chanx_left_out[4]
set_disable_timing sb_3__7_/chanx_left_in[5]
set_disable_timing sb_3__7_/chanx_left_out[5]
set_disable_timing sb_3__7_/chanx_left_in[6]
set_disable_timing sb_3__7_/chanx_left_out[6]
set_disable_timing sb_3__7_/chanx_left_out[7]
set_disable_timing sb_3__7_/chanx_left_in[8]
set_disable_timing sb_3__7_/chanx_left_out[8]
set_disable_timing sb_3__7_/chanx_left_in[9]
set_disable_timing sb_3__7_/chanx_left_out[9]
set_disable_timing sb_3__7_/chanx_left_in[10]
set_disable_timing sb_3__7_/chanx_left_in[11]
set_disable_timing sb_3__7_/chanx_left_in[12]
set_disable_timing sb_3__7_/chanx_left_out[12]
set_disable_timing sb_3__7_/chanx_left_in[13]
set_disable_timing sb_3__7_/chanx_left_out[13]
set_disable_timing sb_3__7_/chanx_left_out[14]
set_disable_timing sb_3__7_/chanx_left_in[15]
set_disable_timing sb_3__7_/chanx_left_out[15]
set_disable_timing sb_3__7_/chanx_left_out[16]
set_disable_timing sb_3__7_/chanx_left_in[17]
set_disable_timing sb_3__7_/chanx_left_out[17]
set_disable_timing sb_3__7_/chanx_left_in[18]
set_disable_timing sb_3__7_/chanx_left_out[18]
set_disable_timing sb_3__7_/chanx_left_in[19]
set_disable_timing sb_3__7_/chanx_left_out[19]
set_disable_timing sb_3__7_/chanx_left_in[20]
set_disable_timing sb_3__7_/chanx_left_out[20]
set_disable_timing sb_3__7_/chanx_left_out[21]
set_disable_timing sb_3__7_/chanx_left_out[22]
set_disable_timing sb_3__7_/chanx_left_in[23]
set_disable_timing sb_3__7_/chanx_left_out[23]
set_disable_timing sb_3__7_/chanx_left_in[24]
set_disable_timing sb_3__7_/chanx_left_out[24]
set_disable_timing sb_3__7_/chanx_left_in[25]
set_disable_timing sb_3__7_/chanx_left_out[25]
set_disable_timing sb_3__7_/chanx_left_in[26]
set_disable_timing sb_3__7_/chanx_left_out[26]
set_disable_timing sb_3__7_/chanx_left_in[27]
set_disable_timing sb_3__7_/chanx_left_out[27]
set_disable_timing sb_3__7_/chanx_left_out[28]
set_disable_timing sb_3__7_/chanx_left_in[29]
set_disable_timing sb_3__7_/chanx_left_out[29]
set_disable_timing sb_3__7_/chanx_left_in[30]
set_disable_timing sb_3__7_/chanx_left_in[31]
set_disable_timing sb_3__7_/chanx_left_out[31]
set_disable_timing sb_3__7_/chanx_left_in[32]
set_disable_timing sb_3__7_/chanx_left_out[32]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_3__7_/right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_3__7_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_3__7_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_3__7_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_3__7_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_3__7_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_3__7_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_3__7_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_3__7_/mux_right_track_0/in[0]
set_disable_timing sb_3__7_/mux_right_track_32/in[0]
set_disable_timing sb_3__7_/mux_right_track_64/in[0]
set_disable_timing sb_3__7_/mux_right_track_0/in[1]
set_disable_timing sb_3__7_/mux_right_track_8/in[0]
set_disable_timing sb_3__7_/mux_right_track_40/in[0]
set_disable_timing sb_3__7_/mux_right_track_8/in[1]
set_disable_timing sb_3__7_/mux_right_track_16/in[0]
set_disable_timing sb_3__7_/mux_right_track_48/in[0]
set_disable_timing sb_3__7_/mux_right_track_16/in[1]
set_disable_timing sb_3__7_/mux_right_track_24/in[0]
set_disable_timing sb_3__7_/mux_right_track_56/in[0]
set_disable_timing sb_3__7_/mux_right_track_24/in[1]
set_disable_timing sb_3__7_/mux_right_track_32/in[1]
set_disable_timing sb_3__7_/mux_right_track_64/in[1]
set_disable_timing sb_3__7_/mux_right_track_0/in[2]
set_disable_timing sb_3__7_/mux_right_track_32/in[2]
set_disable_timing sb_3__7_/mux_right_track_40/in[1]
set_disable_timing sb_3__7_/mux_right_track_8/in[2]
set_disable_timing sb_3__7_/mux_right_track_40/in[2]
set_disable_timing sb_3__7_/mux_right_track_48/in[1]
set_disable_timing sb_3__7_/mux_right_track_16/in[2]
set_disable_timing sb_3__7_/mux_right_track_48/in[2]
set_disable_timing sb_3__7_/mux_right_track_56/in[1]
set_disable_timing sb_3__7_/mux_left_track_1/in[3]
set_disable_timing sb_3__7_/mux_left_track_33/in[4]
set_disable_timing sb_3__7_/mux_left_track_65/in[3]
set_disable_timing sb_3__7_/mux_left_track_1/in[4]
set_disable_timing sb_3__7_/mux_left_track_9/in[4]
set_disable_timing sb_3__7_/mux_left_track_41/in[4]
set_disable_timing sb_3__7_/mux_left_track_9/in[5]
set_disable_timing sb_3__7_/mux_left_track_17/in[4]
set_disable_timing sb_3__7_/mux_left_track_49/in[4]
set_disable_timing sb_3__7_/mux_left_track_17/in[5]
set_disable_timing sb_3__7_/mux_left_track_25/in[4]
set_disable_timing sb_3__7_/mux_left_track_57/in[3]
set_disable_timing sb_3__7_/mux_left_track_25/in[5]
set_disable_timing sb_3__7_/mux_left_track_33/in[5]
set_disable_timing sb_3__7_/mux_left_track_65/in[4]
set_disable_timing sb_3__7_/mux_left_track_1/in[5]
set_disable_timing sb_3__7_/mux_left_track_33/in[6]
set_disable_timing sb_3__7_/mux_left_track_41/in[5]
set_disable_timing sb_3__7_/mux_left_track_9/in[6]
set_disable_timing sb_3__7_/mux_left_track_41/in[6]
set_disable_timing sb_3__7_/mux_left_track_49/in[5]
set_disable_timing sb_3__7_/mux_left_track_17/in[6]
set_disable_timing sb_3__7_/mux_left_track_49/in[6]
set_disable_timing sb_3__7_/mux_left_track_57/in[4]
set_disable_timing sb_3__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_63/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_49/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_47/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_39/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_29/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_27/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_49/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_3__7_/mux_right_track_56/in[2]
set_disable_timing sb_3__7_/mux_left_track_9/in[0]
set_disable_timing sb_3__7_/mux_right_track_48/in[3]
set_disable_timing sb_3__7_/mux_left_track_17/in[0]
set_disable_timing sb_3__7_/mux_right_track_40/in[3]
set_disable_timing sb_3__7_/mux_left_track_25/in[0]
set_disable_timing sb_3__7_/mux_right_track_32/in[3]
set_disable_timing sb_3__7_/mux_left_track_33/in[0]
set_disable_timing sb_3__7_/mux_right_track_24/in[2]
set_disable_timing sb_3__7_/mux_left_track_41/in[0]
set_disable_timing sb_3__7_/mux_right_track_16/in[3]
set_disable_timing sb_3__7_/mux_left_track_49/in[0]
set_disable_timing sb_3__7_/mux_right_track_8/in[3]
set_disable_timing sb_3__7_/mux_left_track_57/in[0]
set_disable_timing sb_3__7_/mux_right_track_0/in[3]
set_disable_timing sb_3__7_/mux_left_track_65/in[0]
set_disable_timing sb_3__7_/mux_right_track_64/in[2]
set_disable_timing sb_3__7_/mux_left_track_1/in[0]
set_disable_timing sb_3__7_/mux_right_track_56/in[3]
set_disable_timing sb_3__7_/mux_left_track_9/in[1]
set_disable_timing sb_3__7_/mux_right_track_48/in[4]
set_disable_timing sb_3__7_/mux_left_track_17/in[1]
set_disable_timing sb_3__7_/mux_right_track_40/in[4]
set_disable_timing sb_3__7_/mux_left_track_25/in[1]
set_disable_timing sb_3__7_/mux_right_track_32/in[4]
set_disable_timing sb_3__7_/mux_left_track_33/in[1]
set_disable_timing sb_3__7_/mux_right_track_24/in[3]
set_disable_timing sb_3__7_/mux_left_track_41/in[1]
set_disable_timing sb_3__7_/mux_right_track_16/in[4]
set_disable_timing sb_3__7_/mux_left_track_49/in[1]
set_disable_timing sb_3__7_/mux_right_track_8/in[4]
set_disable_timing sb_3__7_/mux_left_track_57/in[1]
set_disable_timing sb_3__7_/mux_right_track_0/in[4]
set_disable_timing sb_3__7_/mux_left_track_65/in[1]
set_disable_timing sb_3__7_/mux_right_track_64/in[3]
set_disable_timing sb_3__7_/mux_left_track_1/in[1]
set_disable_timing sb_3__7_/mux_right_track_56/in[4]
set_disable_timing sb_3__7_/mux_left_track_9/in[2]
set_disable_timing sb_3__7_/mux_right_track_48/in[5]
set_disable_timing sb_3__7_/mux_left_track_17/in[2]
set_disable_timing sb_3__7_/mux_right_track_40/in[5]
set_disable_timing sb_3__7_/mux_left_track_25/in[2]
set_disable_timing sb_3__7_/mux_right_track_32/in[5]
set_disable_timing sb_3__7_/mux_left_track_33/in[2]
set_disable_timing sb_3__7_/mux_right_track_24/in[4]
set_disable_timing sb_3__7_/mux_left_track_41/in[2]
set_disable_timing sb_3__7_/mux_right_track_16/in[5]
set_disable_timing sb_3__7_/mux_left_track_49/in[2]
set_disable_timing sb_3__7_/mux_right_track_8/in[5]
set_disable_timing sb_3__7_/mux_left_track_57/in[2]
set_disable_timing sb_3__7_/mux_right_track_0/in[5]
set_disable_timing sb_3__7_/mux_left_track_65/in[2]
set_disable_timing sb_3__7_/mux_right_track_64/in[4]
set_disable_timing sb_3__7_/mux_left_track_1/in[2]
set_disable_timing sb_3__7_/mux_right_track_56/in[5]
set_disable_timing sb_3__7_/mux_left_track_9/in[3]
set_disable_timing sb_3__7_/mux_right_track_48/in[6]
set_disable_timing sb_3__7_/mux_left_track_17/in[3]
set_disable_timing sb_3__7_/mux_right_track_40/in[6]
set_disable_timing sb_3__7_/mux_left_track_25/in[3]
set_disable_timing sb_3__7_/mux_left_track_33/in[3]
set_disable_timing sb_3__7_/mux_right_track_24/in[5]
set_disable_timing sb_3__7_/mux_left_track_41/in[3]
set_disable_timing sb_3__7_/mux_right_track_16/in[6]
set_disable_timing sb_3__7_/mux_left_track_49/in[3]
set_disable_timing sb_3__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_1/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_3__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_23/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_25/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_27/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_7/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_37/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_39/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_45/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_13/in[1]
set_disable_timing sb_3__7_/mux_bottom_track_15/in[1]
##################################################
# Disable timing for Switch block sb_4__0_
##################################################
set_disable_timing sb_4__0_/chany_top_out[0]
set_disable_timing sb_4__0_/chany_top_out[1]
set_disable_timing sb_4__0_/chany_top_out[8]
set_disable_timing sb_4__0_/chany_top_in[8]
set_disable_timing sb_4__0_/chany_top_out[12]
set_disable_timing sb_4__0_/chany_top_out[13]
set_disable_timing sb_4__0_/chany_top_out[14]
set_disable_timing sb_4__0_/chany_top_out[17]
set_disable_timing sb_4__0_/chany_top_out[18]
set_disable_timing sb_4__0_/chany_top_out[20]
set_disable_timing sb_4__0_/chany_top_in[20]
set_disable_timing sb_4__0_/chany_top_out[22]
set_disable_timing sb_4__0_/chany_top_out[23]
set_disable_timing sb_4__0_/chany_top_out[24]
set_disable_timing sb_4__0_/chany_top_out[26]
set_disable_timing sb_4__0_/chany_top_out[27]
set_disable_timing sb_4__0_/chany_top_out[32]
set_disable_timing sb_4__0_/chanx_right_in[22]
set_disable_timing sb_4__0_/chanx_right_in[23]
set_disable_timing sb_4__0_/chanx_left_in[3]
set_disable_timing sb_4__0_/chanx_left_out[23]
set_disable_timing sb_4__0_/chanx_left_in[27]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0]
set_disable_timing sb_4__0_/top_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_0_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_4_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_8_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_12_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_16_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_20_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_24_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_28_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_32_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_1_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_5_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_9_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_13_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_17_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_21_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_25_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_29_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_33_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_2_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_6_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_10_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_14_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_18_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_22_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_26_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_30_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_34_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_3_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_7_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_11_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_15_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_19_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_23_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_27_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_31_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_0_0_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_1_1_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_3_1_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_0_1_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_2_1_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_1_1_[0]
set_disable_timing sb_4__0_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_3_1_[0]
set_disable_timing sb_4__0_/right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_4__0_/right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_4__0_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_4__0_/left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_4__0_/left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_4__0_/left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_4__0_/left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_4__0_/mux_top_track_0/in[0]
set_disable_timing sb_4__0_/mux_top_track_16/in[0]
set_disable_timing sb_4__0_/mux_top_track_32/in[0]
set_disable_timing sb_4__0_/mux_top_track_48/in[0]
set_disable_timing sb_4__0_/mux_top_track_64/in[0]
set_disable_timing sb_4__0_/mux_top_track_0/in[1]
set_disable_timing sb_4__0_/mux_top_track_2/in[0]
set_disable_timing sb_4__0_/mux_top_track_18/in[0]
set_disable_timing sb_4__0_/mux_top_track_34/in[0]
set_disable_timing sb_4__0_/mux_top_track_50/in[0]
set_disable_timing sb_4__0_/mux_top_track_2/in[1]
set_disable_timing sb_4__0_/mux_top_track_4/in[0]
set_disable_timing sb_4__0_/mux_top_track_20/in[0]
set_disable_timing sb_4__0_/mux_top_track_36/in[0]
set_disable_timing sb_4__0_/mux_top_track_52/in[0]
set_disable_timing sb_4__0_/mux_top_track_6/in[0]
set_disable_timing sb_4__0_/mux_top_track_28/in[0]
set_disable_timing sb_4__0_/mux_top_track_50/in[1]
set_disable_timing sb_4__0_/mux_top_track_8/in[0]
set_disable_timing sb_4__0_/mux_top_track_30/in[0]
set_disable_timing sb_4__0_/mux_top_track_52/in[1]
set_disable_timing sb_4__0_/mux_top_track_10/in[0]
set_disable_timing sb_4__0_/mux_top_track_32/in[1]
set_disable_timing sb_4__0_/mux_top_track_54/in[0]
set_disable_timing sb_4__0_/mux_top_track_12/in[0]
set_disable_timing sb_4__0_/mux_top_track_34/in[1]
set_disable_timing sb_4__0_/mux_top_track_56/in[0]
set_disable_timing sb_4__0_/mux_top_track_14/in[0]
set_disable_timing sb_4__0_/mux_top_track_36/in[1]
set_disable_timing sb_4__0_/mux_top_track_58/in[0]
set_disable_timing sb_4__0_/mux_top_track_16/in[1]
set_disable_timing sb_4__0_/mux_top_track_38/in[0]
set_disable_timing sb_4__0_/mux_top_track_60/in[0]
set_disable_timing sb_4__0_/mux_top_track_0/in[2]
set_disable_timing sb_4__0_/mux_top_track_16/in[2]
set_disable_timing sb_4__0_/mux_top_track_18/in[1]
set_disable_timing sb_4__0_/mux_top_track_34/in[2]
set_disable_timing sb_4__0_/mux_top_track_50/in[2]
set_disable_timing sb_4__0_/mux_top_track_2/in[2]
set_disable_timing sb_4__0_/mux_top_track_18/in[2]
set_disable_timing sb_4__0_/mux_top_track_20/in[1]
set_disable_timing sb_4__0_/mux_top_track_36/in[2]
set_disable_timing sb_4__0_/mux_top_track_52/in[2]
set_disable_timing sb_4__0_/mux_top_track_4/in[1]
set_disable_timing sb_4__0_/mux_top_track_20/in[2]
set_disable_timing sb_4__0_/mux_top_track_22/in[0]
set_disable_timing sb_4__0_/mux_top_track_38/in[1]
set_disable_timing sb_4__0_/mux_top_track_54/in[1]
set_disable_timing sb_4__0_/mux_top_track_2/in[3]
set_disable_timing sb_4__0_/mux_top_track_24/in[0]
set_disable_timing sb_4__0_/mux_top_track_46/in[0]
set_disable_timing sb_4__0_/mux_top_track_4/in[2]
set_disable_timing sb_4__0_/mux_top_track_26/in[0]
set_disable_timing sb_4__0_/mux_top_track_48/in[1]
set_disable_timing sb_4__0_/mux_top_track_6/in[1]
set_disable_timing sb_4__0_/mux_top_track_28/in[1]
set_disable_timing sb_4__0_/mux_top_track_50/in[3]
set_disable_timing sb_4__0_/mux_top_track_8/in[1]
set_disable_timing sb_4__0_/mux_top_track_30/in[1]
set_disable_timing sb_4__0_/mux_top_track_52/in[3]
set_disable_timing sb_4__0_/mux_top_track_10/in[1]
set_disable_timing sb_4__0_/mux_top_track_32/in[2]
set_disable_timing sb_4__0_/mux_top_track_54/in[2]
set_disable_timing sb_4__0_/mux_top_track_12/in[1]
set_disable_timing sb_4__0_/mux_top_track_34/in[3]
set_disable_timing sb_4__0_/mux_top_track_56/in[1]
set_disable_timing sb_4__0_/mux_top_track_2/in[4]
set_disable_timing sb_4__0_/mux_top_track_18/in[3]
set_disable_timing sb_4__0_/mux_top_track_34/in[4]
set_disable_timing sb_4__0_/mux_top_track_36/in[3]
set_disable_timing sb_4__0_/mux_top_track_52/in[4]
set_disable_timing sb_4__0_/mux_top_track_4/in[3]
set_disable_timing sb_4__0_/mux_top_track_20/in[3]
set_disable_timing sb_4__0_/mux_top_track_36/in[4]
set_disable_timing sb_4__0_/mux_top_track_38/in[2]
set_disable_timing sb_4__0_/mux_top_track_54/in[3]
set_disable_timing sb_4__0_/mux_top_track_18/in[4]
set_disable_timing sb_4__0_/mux_top_track_40/in[0]
set_disable_timing sb_4__0_/mux_top_track_62/in[0]
set_disable_timing sb_4__0_/mux_top_track_20/in[4]
set_disable_timing sb_4__0_/mux_top_track_42/in[0]
set_disable_timing sb_4__0_/mux_top_track_64/in[1]
set_disable_timing sb_4__0_/mux_top_track_0/in[3]
set_disable_timing sb_4__0_/mux_top_track_22/in[1]
set_disable_timing sb_4__0_/mux_top_track_44/in[0]
set_disable_timing sb_4__0_/mux_top_track_2/in[5]
set_disable_timing sb_4__0_/mux_top_track_24/in[1]
set_disable_timing sb_4__0_/mux_top_track_46/in[1]
set_disable_timing sb_4__0_/mux_top_track_4/in[4]
set_disable_timing sb_4__0_/mux_top_track_26/in[1]
set_disable_timing sb_4__0_/mux_top_track_48/in[2]
set_disable_timing sb_4__0_/mux_top_track_6/in[2]
set_disable_timing sb_4__0_/mux_top_track_28/in[2]
set_disable_timing sb_4__0_/mux_top_track_50/in[4]
set_disable_timing sb_4__0_/mux_top_track_2/in[6]
set_disable_timing sb_4__0_/mux_top_track_18/in[5]
set_disable_timing sb_4__0_/mux_top_track_34/in[5]
set_disable_timing sb_4__0_/mux_top_track_50/in[5]
set_disable_timing sb_4__0_/mux_top_track_52/in[5]
set_disable_timing sb_4__0_/mux_top_track_4/in[5]
set_disable_timing sb_4__0_/mux_top_track_20/in[5]
set_disable_timing sb_4__0_/mux_top_track_36/in[5]
set_disable_timing sb_4__0_/mux_top_track_52/in[6]
set_disable_timing sb_4__0_/mux_top_track_54/in[4]
set_disable_timing sb_4__0_/mux_top_track_6/in[3]
set_disable_timing sb_4__0_/mux_top_track_22/in[2]
set_disable_timing sb_4__0_/mux_top_track_38/in[3]
set_disable_timing sb_4__0_/mux_top_track_54/in[5]
set_disable_timing sb_4__0_/mux_top_track_56/in[2]
set_disable_timing sb_4__0_/mux_top_track_14/in[1]
set_disable_timing sb_4__0_/mux_top_track_36/in[6]
set_disable_timing sb_4__0_/mux_top_track_58/in[1]
set_disable_timing sb_4__0_/mux_top_track_16/in[3]
set_disable_timing sb_4__0_/mux_top_track_38/in[4]
set_disable_timing sb_4__0_/mux_top_track_60/in[1]
set_disable_timing sb_4__0_/mux_top_track_18/in[6]
set_disable_timing sb_4__0_/mux_top_track_40/in[1]
set_disable_timing sb_4__0_/mux_top_track_62/in[1]
set_disable_timing sb_4__0_/mux_top_track_20/in[6]
set_disable_timing sb_4__0_/mux_top_track_42/in[1]
set_disable_timing sb_4__0_/mux_top_track_64/in[2]
set_disable_timing sb_4__0_/mux_top_track_0/in[4]
set_disable_timing sb_4__0_/mux_top_track_22/in[3]
set_disable_timing sb_4__0_/mux_top_track_44/in[1]
set_disable_timing sb_4__0_/mux_top_track_2/in[7]
set_disable_timing sb_4__0_/mux_top_track_24/in[2]
set_disable_timing sb_4__0_/mux_top_track_46/in[2]
set_disable_timing sb_4__0_/mux_top_track_2/in[8]
set_disable_timing sb_4__0_/mux_top_track_4/in[6]
set_disable_timing sb_4__0_/mux_top_track_36/in[7]
set_disable_timing sb_4__0_/mux_top_track_52/in[7]
set_disable_timing sb_4__0_/mux_top_track_4/in[7]
set_disable_timing sb_4__0_/mux_top_track_22/in[4]
set_disable_timing sb_4__0_/mux_top_track_38/in[5]
set_disable_timing sb_4__0_/mux_top_track_54/in[6]
set_disable_timing sb_4__0_/mux_top_track_6/in[5]
set_disable_timing sb_4__0_/mux_top_track_24/in[3]
set_disable_timing sb_4__0_/mux_top_track_40/in[2]
set_disable_timing sb_4__0_/mux_top_track_56/in[3]
set_disable_timing sb_4__0_/mux_top_track_10/in[2]
set_disable_timing sb_4__0_/mux_top_track_54/in[7]
set_disable_timing sb_4__0_/mux_top_track_34/in[6]
set_disable_timing sb_4__0_/mux_top_track_56/in[4]
set_disable_timing sb_4__0_/mux_top_track_14/in[2]
set_disable_timing sb_4__0_/mux_top_track_36/in[8]
set_disable_timing sb_4__0_/mux_top_track_16/in[4]
set_disable_timing sb_4__0_/mux_top_track_38/in[6]
set_disable_timing sb_4__0_/mux_top_track_40/in[3]
set_disable_timing sb_4__0_/mux_top_track_62/in[2]
set_disable_timing sb_4__0_/mux_top_track_20/in[8]
set_disable_timing sb_4__0_/mux_top_track_64/in[3]
set_disable_timing sb_4__0_/mux_top_track_4/in[8]
set_disable_timing sb_4__0_/mux_top_track_20/in[9]
set_disable_timing sb_4__0_/mux_top_track_22/in[5]
set_disable_timing sb_4__0_/mux_top_track_38/in[7]
set_disable_timing sb_4__0_/mux_top_track_54/in[8]
set_disable_timing sb_4__0_/mux_top_track_6/in[6]
set_disable_timing sb_4__0_/mux_top_track_24/in[4]
set_disable_timing sb_4__0_/mux_top_track_40/in[4]
set_disable_timing sb_4__0_/mux_top_track_56/in[5]
set_disable_timing sb_4__0_/mux_top_track_8/in[3]
set_disable_timing sb_4__0_/mux_top_track_24/in[5]
set_disable_timing sb_4__0_/mux_top_track_26/in[2]
set_disable_timing sb_4__0_/mux_top_track_42/in[3]
set_disable_timing sb_4__0_/mux_top_track_58/in[3]
set_disable_timing sb_4__0_/mux_top_track_10/in[3]
set_disable_timing sb_4__0_/mux_top_track_26/in[3]
set_disable_timing sb_4__0_/mux_top_track_28/in[3]
set_disable_timing sb_4__0_/mux_top_track_44/in[2]
set_disable_timing sb_4__0_/mux_top_track_60/in[3]
set_disable_timing sb_4__0_/mux_top_track_12/in[3]
set_disable_timing sb_4__0_/mux_top_track_28/in[4]
set_disable_timing sb_4__0_/mux_top_track_30/in[2]
set_disable_timing sb_4__0_/mux_top_track_46/in[3]
set_disable_timing sb_4__0_/mux_top_track_14/in[3]
set_disable_timing sb_4__0_/mux_top_track_30/in[3]
set_disable_timing sb_4__0_/mux_top_track_32/in[4]
set_disable_timing sb_4__0_/mux_top_track_48/in[3]
set_disable_timing sb_4__0_/mux_top_track_64/in[4]
set_disable_timing sb_4__0_/mux_top_track_0/in[5]
set_disable_timing sb_4__0_/mux_top_track_16/in[5]
set_disable_timing sb_4__0_/mux_top_track_32/in[5]
set_disable_timing sb_4__0_/mux_top_track_34/in[7]
set_disable_timing sb_4__0_/mux_top_track_50/in[6]
set_disable_timing sb_4__0_/mux_top_track_2/in[9]
set_disable_timing sb_4__0_/mux_top_track_18/in[8]
set_disable_timing sb_4__0_/mux_top_track_34/in[8]
set_disable_timing sb_4__0_/mux_top_track_36/in[9]
set_disable_timing sb_4__0_/mux_top_track_52/in[8]
set_disable_timing sb_4__0_/mux_top_track_4/in[9]
set_disable_timing sb_4__0_/mux_top_track_20/in[10]
set_disable_timing sb_4__0_/mux_top_track_36/in[10]
set_disable_timing sb_4__0_/mux_top_track_38/in[8]
set_disable_timing sb_4__0_/mux_top_track_54/in[9]
set_disable_timing sb_4__0_/mux_top_track_6/in[7]
set_disable_timing sb_4__0_/mux_top_track_22/in[7]
set_disable_timing sb_4__0_/mux_top_track_38/in[9]
set_disable_timing sb_4__0_/mux_top_track_40/in[5]
set_disable_timing sb_4__0_/mux_right_track_0/in[3]
set_disable_timing sb_4__0_/mux_right_track_32/in[4]
set_disable_timing sb_4__0_/mux_right_track_64/in[3]
set_disable_timing sb_4__0_/mux_right_track_0/in[4]
set_disable_timing sb_4__0_/mux_right_track_8/in[4]
set_disable_timing sb_4__0_/mux_right_track_40/in[4]
set_disable_timing sb_4__0_/mux_right_track_8/in[5]
set_disable_timing sb_4__0_/mux_right_track_16/in[4]
set_disable_timing sb_4__0_/mux_right_track_48/in[4]
set_disable_timing sb_4__0_/mux_right_track_24/in[4]
set_disable_timing sb_4__0_/mux_right_track_32/in[5]
set_disable_timing sb_4__0_/mux_right_track_40/in[5]
set_disable_timing sb_4__0_/mux_right_track_48/in[5]
set_disable_timing sb_4__0_/mux_right_track_56/in[3]
set_disable_timing sb_4__0_/mux_right_track_64/in[4]
set_disable_timing sb_4__0_/mux_right_track_0/in[5]
set_disable_timing sb_4__0_/mux_right_track_32/in[6]
set_disable_timing sb_4__0_/mux_right_track_64/in[5]
set_disable_timing sb_4__0_/mux_right_track_0/in[6]
set_disable_timing sb_4__0_/mux_right_track_8/in[6]
set_disable_timing sb_4__0_/mux_right_track_40/in[6]
set_disable_timing sb_4__0_/mux_right_track_8/in[7]
set_disable_timing sb_4__0_/mux_right_track_16/in[5]
set_disable_timing sb_4__0_/mux_right_track_48/in[6]
set_disable_timing sb_4__0_/mux_right_track_24/in[5]
set_disable_timing sb_4__0_/mux_right_track_32/in[7]
set_disable_timing sb_4__0_/mux_right_track_40/in[7]
set_disable_timing sb_4__0_/mux_right_track_48/in[7]
set_disable_timing sb_4__0_/mux_right_track_56/in[4]
set_disable_timing sb_4__0_/mux_right_track_64/in[6]
set_disable_timing sb_4__0_/mux_right_track_0/in[7]
set_disable_timing sb_4__0_/mux_right_track_32/in[8]
set_disable_timing sb_4__0_/mux_right_track_64/in[7]
set_disable_timing sb_4__0_/mux_right_track_0/in[8]
set_disable_timing sb_4__0_/mux_right_track_8/in[8]
set_disable_timing sb_4__0_/mux_right_track_40/in[8]
set_disable_timing sb_4__0_/mux_right_track_8/in[9]
set_disable_timing sb_4__0_/mux_right_track_16/in[6]
set_disable_timing sb_4__0_/mux_right_track_48/in[8]
set_disable_timing sb_4__0_/mux_right_track_24/in[6]
set_disable_timing sb_4__0_/mux_right_track_32/in[9]
set_disable_timing sb_4__0_/mux_right_track_40/in[9]
set_disable_timing sb_4__0_/mux_right_track_48/in[9]
set_disable_timing sb_4__0_/mux_right_track_56/in[5]
set_disable_timing sb_4__0_/mux_right_track_64/in[8]
set_disable_timing sb_4__0_/mux_right_track_0/in[9]
set_disable_timing sb_4__0_/mux_right_track_32/in[10]
set_disable_timing sb_4__0_/mux_right_track_64/in[9]
set_disable_timing sb_4__0_/mux_right_track_0/in[10]
set_disable_timing sb_4__0_/mux_right_track_8/in[10]
set_disable_timing sb_4__0_/mux_right_track_40/in[10]
set_disable_timing sb_4__0_/mux_right_track_16/in[7]
set_disable_timing sb_4__0_/mux_right_track_24/in[7]
set_disable_timing sb_4__0_/mux_right_track_32/in[11]
set_disable_timing sb_4__0_/mux_right_track_40/in[11]
set_disable_timing sb_4__0_/mux_right_track_48/in[10]
set_disable_timing sb_4__0_/mux_right_track_56/in[6]
set_disable_timing sb_4__0_/mux_right_track_24/in[8]
set_disable_timing sb_4__0_/mux_right_track_56/in[7]
set_disable_timing sb_4__0_/mux_right_track_0/in[11]
set_disable_timing sb_4__0_/mux_right_track_32/in[12]
set_disable_timing sb_4__0_/mux_right_track_64/in[11]
set_disable_timing sb_4__0_/mux_right_track_0/in[12]
set_disable_timing sb_4__0_/mux_right_track_40/in[12]
set_disable_timing sb_4__0_/mux_right_track_16/in[8]
set_disable_timing sb_4__0_/mux_right_track_24/in[10]
set_disable_timing sb_4__0_/mux_right_track_56/in[9]
set_disable_timing sb_4__0_/mux_right_track_64/in[12]
set_disable_timing sb_4__0_/mux_right_track_0/in[13]
set_disable_timing sb_4__0_/mux_right_track_32/in[14]
set_disable_timing sb_4__0_/mux_right_track_64/in[13]
set_disable_timing sb_4__0_/mux_right_track_8/in[12]
set_disable_timing sb_4__0_/mux_right_track_40/in[14]
set_disable_timing sb_4__0_/mux_right_track_16/in[9]
set_disable_timing sb_4__0_/mux_right_track_24/in[11]
set_disable_timing sb_4__0_/mux_right_track_32/in[15]
set_disable_timing sb_4__0_/mux_right_track_40/in[15]
set_disable_timing sb_4__0_/mux_right_track_48/in[12]
set_disable_timing sb_4__0_/mux_right_track_56/in[10]
set_disable_timing sb_4__0_/mux_right_track_64/in[14]
set_disable_timing sb_4__0_/mux_right_track_0/in[15]
set_disable_timing sb_4__0_/mux_right_track_32/in[16]
set_disable_timing sb_4__0_/mux_right_track_64/in[15]
set_disable_timing sb_4__0_/mux_right_track_0/in[16]
set_disable_timing sb_4__0_/mux_right_track_8/in[13]
set_disable_timing sb_4__0_/mux_right_track_40/in[16]
set_disable_timing sb_4__0_/mux_right_track_8/in[14]
set_disable_timing sb_4__0_/mux_right_track_16/in[10]
set_disable_timing sb_4__0_/mux_right_track_48/in[13]
set_disable_timing sb_4__0_/mux_right_track_16/in[11]
set_disable_timing sb_4__0_/mux_right_track_24/in[12]
set_disable_timing sb_4__0_/mux_right_track_56/in[11]
set_disable_timing sb_4__0_/mux_right_track_24/in[13]
set_disable_timing sb_4__0_/mux_right_track_32/in[17]
set_disable_timing sb_4__0_/mux_right_track_64/in[16]
set_disable_timing sb_4__0_/mux_right_track_0/in[17]
set_disable_timing sb_4__0_/mux_right_track_32/in[18]
set_disable_timing sb_4__0_/mux_right_track_40/in[17]
set_disable_timing sb_4__0_/mux_right_track_8/in[15]
set_disable_timing sb_4__0_/mux_right_track_40/in[18]
set_disable_timing sb_4__0_/mux_right_track_48/in[14]
set_disable_timing sb_4__0_/mux_right_track_48/in[15]
set_disable_timing sb_4__0_/mux_right_track_56/in[12]
set_disable_timing sb_4__0_/mux_left_track_1/in[4]
set_disable_timing sb_4__0_/mux_left_track_33/in[4]
set_disable_timing sb_4__0_/mux_left_track_65/in[4]
set_disable_timing sb_4__0_/mux_left_track_1/in[5]
set_disable_timing sb_4__0_/mux_left_track_9/in[3]
set_disable_timing sb_4__0_/mux_left_track_41/in[4]
set_disable_timing sb_4__0_/mux_left_track_9/in[4]
set_disable_timing sb_4__0_/mux_left_track_17/in[3]
set_disable_timing sb_4__0_/mux_left_track_49/in[4]
set_disable_timing sb_4__0_/mux_left_track_25/in[3]
set_disable_timing sb_4__0_/mux_left_track_57/in[4]
set_disable_timing sb_4__0_/mux_left_track_25/in[4]
set_disable_timing sb_4__0_/mux_left_track_33/in[5]
set_disable_timing sb_4__0_/mux_left_track_1/in[6]
set_disable_timing sb_4__0_/mux_left_track_33/in[6]
set_disable_timing sb_4__0_/mux_left_track_41/in[5]
set_disable_timing sb_4__0_/mux_left_track_9/in[5]
set_disable_timing sb_4__0_/mux_left_track_41/in[6]
set_disable_timing sb_4__0_/mux_left_track_49/in[5]
set_disable_timing sb_4__0_/mux_left_track_17/in[5]
set_disable_timing sb_4__0_/mux_left_track_49/in[6]
set_disable_timing sb_4__0_/mux_left_track_57/in[5]
set_disable_timing sb_4__0_/mux_right_track_8/in[0]
set_disable_timing sb_4__0_/mux_left_track_1/in[0]
set_disable_timing sb_4__0_/mux_right_track_16/in[0]
set_disable_timing sb_4__0_/mux_left_track_65/in[0]
set_disable_timing sb_4__0_/mux_right_track_24/in[0]
set_disable_timing sb_4__0_/mux_left_track_57/in[0]
set_disable_timing sb_4__0_/mux_right_track_32/in[0]
set_disable_timing sb_4__0_/mux_left_track_49/in[0]
set_disable_timing sb_4__0_/mux_right_track_40/in[0]
set_disable_timing sb_4__0_/mux_right_track_48/in[0]
set_disable_timing sb_4__0_/mux_left_track_33/in[0]
set_disable_timing sb_4__0_/mux_right_track_56/in[0]
set_disable_timing sb_4__0_/mux_left_track_25/in[0]
set_disable_timing sb_4__0_/mux_right_track_64/in[0]
set_disable_timing sb_4__0_/mux_left_track_17/in[0]
set_disable_timing sb_4__0_/mux_right_track_0/in[0]
set_disable_timing sb_4__0_/mux_left_track_9/in[0]
set_disable_timing sb_4__0_/mux_right_track_8/in[1]
set_disable_timing sb_4__0_/mux_left_track_1/in[1]
set_disable_timing sb_4__0_/mux_right_track_16/in[1]
set_disable_timing sb_4__0_/mux_left_track_65/in[1]
set_disable_timing sb_4__0_/mux_right_track_24/in[1]
set_disable_timing sb_4__0_/mux_left_track_57/in[1]
set_disable_timing sb_4__0_/mux_right_track_32/in[1]
set_disable_timing sb_4__0_/mux_left_track_49/in[1]
set_disable_timing sb_4__0_/mux_right_track_40/in[1]
set_disable_timing sb_4__0_/mux_left_track_41/in[1]
set_disable_timing sb_4__0_/mux_right_track_48/in[1]
set_disable_timing sb_4__0_/mux_left_track_33/in[1]
set_disable_timing sb_4__0_/mux_right_track_56/in[1]
set_disable_timing sb_4__0_/mux_right_track_64/in[1]
set_disable_timing sb_4__0_/mux_left_track_17/in[1]
set_disable_timing sb_4__0_/mux_right_track_0/in[1]
set_disable_timing sb_4__0_/mux_right_track_8/in[2]
set_disable_timing sb_4__0_/mux_left_track_1/in[2]
set_disable_timing sb_4__0_/mux_right_track_16/in[2]
set_disable_timing sb_4__0_/mux_left_track_65/in[2]
set_disable_timing sb_4__0_/mux_right_track_24/in[2]
set_disable_timing sb_4__0_/mux_left_track_57/in[2]
set_disable_timing sb_4__0_/mux_right_track_32/in[2]
set_disable_timing sb_4__0_/mux_left_track_49/in[2]
set_disable_timing sb_4__0_/mux_right_track_40/in[2]
set_disable_timing sb_4__0_/mux_right_track_48/in[2]
set_disable_timing sb_4__0_/mux_right_track_56/in[2]
set_disable_timing sb_4__0_/mux_right_track_64/in[2]
set_disable_timing sb_4__0_/mux_left_track_17/in[2]
set_disable_timing sb_4__0_/mux_right_track_0/in[2]
set_disable_timing sb_4__0_/mux_left_track_9/in[2]
set_disable_timing sb_4__0_/mux_right_track_8/in[3]
set_disable_timing sb_4__0_/mux_right_track_16/in[3]
set_disable_timing sb_4__0_/mux_left_track_65/in[3]
set_disable_timing sb_4__0_/mux_right_track_24/in[3]
set_disable_timing sb_4__0_/mux_right_track_32/in[3]
set_disable_timing sb_4__0_/mux_right_track_40/in[3]
set_disable_timing sb_4__0_/mux_left_track_41/in[3]
set_disable_timing sb_4__0_/mux_right_track_48/in[3]
set_disable_timing sb_4__0_/mux_left_track_33/in[3]
set_disable_timing sb_4__0_/mux_top_track_64/in[5]
set_disable_timing sb_4__0_/mux_top_track_0/in[6]
set_disable_timing sb_4__0_/mux_top_track_2/in[10]
set_disable_timing sb_4__0_/mux_top_track_64/in[6]
set_disable_timing sb_4__0_/mux_top_track_6/in[8]
set_disable_timing sb_4__0_/mux_top_track_8/in[4]
set_disable_timing sb_4__0_/mux_top_track_0/in[7]
set_disable_timing sb_4__0_/mux_top_track_12/in[4]
set_disable_timing sb_4__0_/mux_top_track_14/in[4]
set_disable_timing sb_4__0_/mux_top_track_2/in[11]
set_disable_timing sb_4__0_/mux_top_track_16/in[6]
set_disable_timing sb_4__0_/mux_top_track_18/in[9]
set_disable_timing sb_4__0_/mux_top_track_20/in[11]
set_disable_timing sb_4__0_/mux_top_track_4/in[11]
set_disable_timing sb_4__0_/mux_top_track_22/in[8]
set_disable_timing sb_4__0_/mux_top_track_24/in[6]
set_disable_timing sb_4__0_/mux_top_track_26/in[4]
set_disable_timing sb_4__0_/mux_top_track_6/in[9]
set_disable_timing sb_4__0_/mux_top_track_28/in[5]
set_disable_timing sb_4__0_/mux_top_track_30/in[4]
set_disable_timing sb_4__0_/mux_top_track_32/in[6]
set_disable_timing sb_4__0_/mux_top_track_8/in[5]
set_disable_timing sb_4__0_/mux_top_track_34/in[9]
set_disable_timing sb_4__0_/mux_top_track_36/in[11]
set_disable_timing sb_4__0_/mux_top_track_10/in[5]
set_disable_timing sb_4__0_/mux_top_track_40/in[6]
set_disable_timing sb_4__0_/mux_top_track_42/in[4]
set_disable_timing sb_4__0_/mux_top_track_44/in[3]
set_disable_timing sb_4__0_/mux_top_track_12/in[5]
set_disable_timing sb_4__0_/mux_top_track_0/in[8]
set_disable_timing sb_4__0_/mux_top_track_64/in[7]
set_disable_timing sb_4__0_/mux_top_track_62/in[4]
set_disable_timing sb_4__0_/mux_top_track_0/in[9]
set_disable_timing sb_4__0_/mux_top_track_60/in[4]
set_disable_timing sb_4__0_/mux_top_track_58/in[4]
set_disable_timing sb_4__0_/mux_top_track_56/in[7]
set_disable_timing sb_4__0_/mux_top_track_64/in[8]
set_disable_timing sb_4__0_/mux_top_track_54/in[10]
set_disable_timing sb_4__0_/mux_top_track_52/in[9]
set_disable_timing sb_4__0_/mux_top_track_62/in[5]
set_disable_timing sb_4__0_/mux_top_track_48/in[4]
set_disable_timing sb_4__0_/mux_top_track_46/in[4]
set_disable_timing sb_4__0_/mux_top_track_44/in[4]
set_disable_timing sb_4__0_/mux_top_track_60/in[5]
set_disable_timing sb_4__0_/mux_top_track_42/in[5]
set_disable_timing sb_4__0_/mux_top_track_40/in[7]
set_disable_timing sb_4__0_/mux_top_track_38/in[11]
set_disable_timing sb_4__0_/mux_top_track_58/in[5]
set_disable_timing sb_4__0_/mux_top_track_36/in[12]
set_disable_timing sb_4__0_/mux_top_track_34/in[10]
set_disable_timing sb_4__0_/mux_top_track_32/in[7]
set_disable_timing sb_4__0_/mux_top_track_56/in[8]
set_disable_timing sb_4__0_/mux_top_track_28/in[6]
set_disable_timing sb_4__0_/mux_top_track_26/in[5]
set_disable_timing sb_4__0_/mux_top_track_54/in[11]
set_disable_timing sb_4__0_/mux_top_track_24/in[7]
set_disable_timing sb_4__0_/mux_top_track_22/in[9]
set_disable_timing sb_4__0_/mux_top_track_20/in[12]
set_disable_timing sb_4__0_/mux_top_track_52/in[10]
set_disable_timing sb_4__0_/mux_top_track_50/in[8]
##################################################
# Disable timing for Switch block sb_4__1_
##################################################
set_disable_timing sb_4__1_/chany_top_out[1]
set_disable_timing sb_4__1_/chany_top_out[2]
set_disable_timing sb_4__1_/chany_top_in[3]
set_disable_timing sb_4__1_/chany_top_in[7]
set_disable_timing sb_4__1_/chany_top_out[9]
set_disable_timing sb_4__1_/chany_top_out[13]
set_disable_timing sb_4__1_/chany_top_out[14]
set_disable_timing sb_4__1_/chany_top_out[15]
set_disable_timing sb_4__1_/chany_top_out[18]
set_disable_timing sb_4__1_/chany_top_out[19]
set_disable_timing sb_4__1_/chany_top_out[21]
set_disable_timing sb_4__1_/chany_top_out[23]
set_disable_timing sb_4__1_/chany_top_out[24]
set_disable_timing sb_4__1_/chany_top_out[25]
set_disable_timing sb_4__1_/chany_top_out[27]
set_disable_timing sb_4__1_/chany_top_in[27]
set_disable_timing sb_4__1_/chanx_right_out[2]
set_disable_timing sb_4__1_/chanx_right_out[3]
set_disable_timing sb_4__1_/chanx_right_out[5]
set_disable_timing sb_4__1_/chanx_right_in[6]
set_disable_timing sb_4__1_/chanx_right_in[11]
set_disable_timing sb_4__1_/chanx_right_in[14]
set_disable_timing sb_4__1_/chanx_right_out[18]
set_disable_timing sb_4__1_/chanx_right_in[22]
set_disable_timing sb_4__1_/chanx_right_in[23]
set_disable_timing sb_4__1_/chanx_right_in[26]
set_disable_timing sb_4__1_/chanx_right_in[30]
set_disable_timing sb_4__1_/chanx_right_out[31]
set_disable_timing sb_4__1_/chany_bottom_in[0]
set_disable_timing sb_4__1_/chany_bottom_in[1]
set_disable_timing sb_4__1_/chany_bottom_in[8]
set_disable_timing sb_4__1_/chany_bottom_out[8]
set_disable_timing sb_4__1_/chany_bottom_in[12]
set_disable_timing sb_4__1_/chany_bottom_in[13]
set_disable_timing sb_4__1_/chany_bottom_in[14]
set_disable_timing sb_4__1_/chany_bottom_in[17]
set_disable_timing sb_4__1_/chany_bottom_in[18]
set_disable_timing sb_4__1_/chany_bottom_in[20]
set_disable_timing sb_4__1_/chany_bottom_out[20]
set_disable_timing sb_4__1_/chany_bottom_in[22]
set_disable_timing sb_4__1_/chany_bottom_in[23]
set_disable_timing sb_4__1_/chany_bottom_in[24]
set_disable_timing sb_4__1_/chany_bottom_in[26]
set_disable_timing sb_4__1_/chany_bottom_in[27]
set_disable_timing sb_4__1_/chany_bottom_in[32]
set_disable_timing sb_4__1_/chanx_left_out[0]
set_disable_timing sb_4__1_/chanx_left_in[1]
set_disable_timing sb_4__1_/chanx_left_in[2]
set_disable_timing sb_4__1_/chanx_left_in[3]
set_disable_timing sb_4__1_/chanx_left_in[4]
set_disable_timing sb_4__1_/chanx_left_out[7]
set_disable_timing sb_4__1_/chanx_left_in[15]
set_disable_timing sb_4__1_/chanx_left_out[15]
set_disable_timing sb_4__1_/chanx_left_in[17]
set_disable_timing sb_4__1_/chanx_left_out[23]
set_disable_timing sb_4__1_/chanx_left_out[27]
set_disable_timing sb_4__1_/chanx_left_out[28]
set_disable_timing sb_4__1_/chanx_left_in[30]
set_disable_timing sb_4__1_/chanx_left_out[31]
set_disable_timing sb_4__1_/chanx_left_in[32]
set_disable_timing sb_4__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_4__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_4__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_4__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_4__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_4__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_4__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_4__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_4__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_4__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_4__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_4__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_4__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_4__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_4__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0]
set_disable_timing sb_4__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0]
set_disable_timing sb_4__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0]
set_disable_timing sb_4__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_4__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_4__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_4__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_4__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_4__1_/mux_top_track_0/in[0]
set_disable_timing sb_4__1_/mux_top_track_32/in[0]
set_disable_timing sb_4__1_/mux_top_track_64/in[0]
set_disable_timing sb_4__1_/mux_top_track_0/in[1]
set_disable_timing sb_4__1_/mux_top_track_8/in[0]
set_disable_timing sb_4__1_/mux_top_track_40/in[0]
set_disable_timing sb_4__1_/mux_top_track_16/in[0]
set_disable_timing sb_4__1_/mux_top_track_24/in[0]
set_disable_timing sb_4__1_/mux_top_track_32/in[1]
set_disable_timing sb_4__1_/mux_top_track_0/in[2]
set_disable_timing sb_4__1_/mux_top_track_32/in[2]
set_disable_timing sb_4__1_/mux_top_track_40/in[1]
set_disable_timing sb_4__1_/mux_top_track_48/in[0]
set_disable_timing sb_4__1_/mux_top_track_56/in[0]
set_disable_timing sb_4__1_/mux_top_track_64/in[1]
set_disable_timing sb_4__1_/mux_top_track_0/in[3]
set_disable_timing sb_4__1_/mux_right_track_0/in[3]
set_disable_timing sb_4__1_/mux_right_track_32/in[4]
set_disable_timing sb_4__1_/mux_right_track_64/in[3]
set_disable_timing sb_4__1_/mux_right_track_8/in[4]
set_disable_timing sb_4__1_/mux_right_track_16/in[4]
set_disable_timing sb_4__1_/mux_right_track_24/in[4]
set_disable_timing sb_4__1_/mux_right_track_32/in[5]
set_disable_timing sb_4__1_/mux_right_track_0/in[4]
set_disable_timing sb_4__1_/mux_right_track_32/in[6]
set_disable_timing sb_4__1_/mux_right_track_40/in[4]
set_disable_timing sb_4__1_/mux_right_track_8/in[5]
set_disable_timing sb_4__1_/mux_right_track_40/in[5]
set_disable_timing sb_4__1_/mux_right_track_48/in[4]
set_disable_timing sb_4__1_/mux_right_track_16/in[5]
set_disable_timing sb_4__1_/mux_right_track_48/in[5]
set_disable_timing sb_4__1_/mux_right_track_56/in[3]
set_disable_timing sb_4__1_/mux_right_track_64/in[4]
set_disable_timing sb_4__1_/mux_right_track_0/in[5]
set_disable_timing sb_4__1_/mux_right_track_8/in[6]
set_disable_timing sb_4__1_/mux_right_track_16/in[6]
set_disable_timing sb_4__1_/mux_right_track_24/in[5]
set_disable_timing sb_4__1_/mux_right_track_32/in[7]
set_disable_timing sb_4__1_/mux_right_track_0/in[6]
set_disable_timing sb_4__1_/mux_right_track_32/in[8]
set_disable_timing sb_4__1_/mux_right_track_40/in[6]
set_disable_timing sb_4__1_/mux_right_track_8/in[7]
set_disable_timing sb_4__1_/mux_right_track_40/in[7]
set_disable_timing sb_4__1_/mux_right_track_48/in[6]
set_disable_timing sb_4__1_/mux_right_track_56/in[4]
set_disable_timing sb_4__1_/mux_right_track_64/in[5]
set_disable_timing sb_4__1_/mux_right_track_0/in[7]
set_disable_timing sb_4__1_/mux_right_track_8/in[8]
set_disable_timing sb_4__1_/mux_right_track_16/in[7]
set_disable_timing sb_4__1_/mux_right_track_24/in[6]
set_disable_timing sb_4__1_/mux_right_track_24/in[7]
set_disable_timing sb_4__1_/mux_right_track_32/in[9]
set_disable_timing sb_4__1_/mux_right_track_64/in[6]
set_disable_timing sb_4__1_/mux_right_track_0/in[8]
set_disable_timing sb_4__1_/mux_right_track_32/in[10]
set_disable_timing sb_4__1_/mux_right_track_40/in[8]
set_disable_timing sb_4__1_/mux_right_track_8/in[9]
set_disable_timing sb_4__1_/mux_right_track_40/in[9]
set_disable_timing sb_4__1_/mux_right_track_48/in[7]
set_disable_timing sb_4__1_/mux_right_track_56/in[5]
set_disable_timing sb_4__1_/mux_right_track_64/in[7]
set_disable_timing sb_4__1_/mux_right_track_0/in[9]
set_disable_timing sb_4__1_/mux_right_track_8/in[10]
set_disable_timing sb_4__1_/mux_right_track_16/in[8]
set_disable_timing sb_4__1_/mux_right_track_24/in[8]
set_disable_timing sb_4__1_/mux_right_track_24/in[9]
set_disable_timing sb_4__1_/mux_right_track_32/in[11]
set_disable_timing sb_4__1_/mux_right_track_64/in[8]
set_disable_timing sb_4__1_/mux_right_track_0/in[10]
set_disable_timing sb_4__1_/mux_right_track_32/in[12]
set_disable_timing sb_4__1_/mux_right_track_40/in[10]
set_disable_timing sb_4__1_/mux_right_track_8/in[11]
set_disable_timing sb_4__1_/mux_right_track_40/in[11]
set_disable_timing sb_4__1_/mux_right_track_48/in[8]
set_disable_timing sb_4__1_/mux_right_track_56/in[6]
set_disable_timing sb_4__1_/mux_right_track_64/in[9]
set_disable_timing sb_4__1_/mux_right_track_0/in[11]
set_disable_timing sb_4__1_/mux_right_track_8/in[12]
set_disable_timing sb_4__1_/mux_right_track_16/in[9]
set_disable_timing sb_4__1_/mux_right_track_24/in[10]
set_disable_timing sb_4__1_/mux_right_track_24/in[11]
set_disable_timing sb_4__1_/mux_right_track_32/in[13]
set_disable_timing sb_4__1_/mux_right_track_64/in[10]
set_disable_timing sb_4__1_/mux_right_track_32/in[14]
set_disable_timing sb_4__1_/mux_right_track_40/in[12]
set_disable_timing sb_4__1_/mux_right_track_8/in[13]
set_disable_timing sb_4__1_/mux_right_track_40/in[13]
set_disable_timing sb_4__1_/mux_right_track_48/in[9]
set_disable_timing sb_4__1_/mux_right_track_56/in[7]
set_disable_timing sb_4__1_/mux_right_track_0/in[13]
set_disable_timing sb_4__1_/mux_right_track_24/in[13]
set_disable_timing sb_4__1_/mux_right_track_32/in[15]
set_disable_timing sb_4__1_/mux_right_track_64/in[12]
set_disable_timing sb_4__1_/mux_right_track_0/in[14]
set_disable_timing sb_4__1_/mux_right_track_32/in[16]
set_disable_timing sb_4__1_/mux_right_track_40/in[14]
set_disable_timing sb_4__1_/mux_right_track_48/in[10]
set_disable_timing sb_4__1_/mux_right_track_56/in[8]
set_disable_timing sb_4__1_/mux_right_track_64/in[13]
set_disable_timing sb_4__1_/mux_right_track_0/in[15]
set_disable_timing sb_4__1_/mux_right_track_8/in[15]
set_disable_timing sb_4__1_/mux_right_track_16/in[11]
set_disable_timing sb_4__1_/mux_right_track_24/in[14]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[13]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[13]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[13]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[14]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[13]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[14]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[14]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[13]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[15]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[14]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[15]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[16]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[15]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[16]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[12]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[11]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[13]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[13]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[14]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[14]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[15]
set_disable_timing sb_4__1_/mux_left_track_1/in[7]
set_disable_timing sb_4__1_/mux_left_track_33/in[8]
set_disable_timing sb_4__1_/mux_left_track_65/in[7]
set_disable_timing sb_4__1_/mux_left_track_9/in[7]
set_disable_timing sb_4__1_/mux_left_track_17/in[7]
set_disable_timing sb_4__1_/mux_left_track_25/in[7]
set_disable_timing sb_4__1_/mux_left_track_33/in[9]
set_disable_timing sb_4__1_/mux_right_track_8/in[0]
set_disable_timing sb_4__1_/mux_left_track_1/in[0]
set_disable_timing sb_4__1_/mux_right_track_16/in[0]
set_disable_timing sb_4__1_/mux_left_track_65/in[0]
set_disable_timing sb_4__1_/mux_right_track_24/in[0]
set_disable_timing sb_4__1_/mux_left_track_57/in[0]
set_disable_timing sb_4__1_/mux_right_track_8/in[1]
set_disable_timing sb_4__1_/mux_left_track_1/in[1]
set_disable_timing sb_4__1_/mux_right_track_32/in[0]
set_disable_timing sb_4__1_/mux_left_track_49/in[0]
set_disable_timing sb_4__1_/mux_left_track_41/in[0]
set_disable_timing sb_4__1_/mux_right_track_48/in[0]
set_disable_timing sb_4__1_/mux_right_track_16/in[1]
set_disable_timing sb_4__1_/mux_left_track_65/in[1]
set_disable_timing sb_4__1_/mux_right_track_56/in[0]
set_disable_timing sb_4__1_/mux_left_track_25/in[0]
set_disable_timing sb_4__1_/mux_right_track_64/in[0]
set_disable_timing sb_4__1_/mux_left_track_17/in[0]
set_disable_timing sb_4__1_/mux_right_track_0/in[0]
set_disable_timing sb_4__1_/mux_left_track_9/in[0]
set_disable_timing sb_4__1_/mux_right_track_24/in[1]
set_disable_timing sb_4__1_/mux_left_track_57/in[1]
set_disable_timing sb_4__1_/mux_right_track_8/in[2]
set_disable_timing sb_4__1_/mux_left_track_1/in[2]
set_disable_timing sb_4__1_/mux_right_track_16/in[2]
set_disable_timing sb_4__1_/mux_left_track_65/in[2]
set_disable_timing sb_4__1_/mux_right_track_24/in[2]
set_disable_timing sb_4__1_/mux_left_track_57/in[2]
set_disable_timing sb_4__1_/mux_right_track_32/in[1]
set_disable_timing sb_4__1_/mux_right_track_32/in[2]
set_disable_timing sb_4__1_/mux_left_track_49/in[2]
set_disable_timing sb_4__1_/mux_right_track_40/in[1]
set_disable_timing sb_4__1_/mux_right_track_48/in[1]
set_disable_timing sb_4__1_/mux_right_track_40/in[2]
set_disable_timing sb_4__1_/mux_right_track_56/in[1]
set_disable_timing sb_4__1_/mux_left_track_25/in[1]
set_disable_timing sb_4__1_/mux_right_track_64/in[1]
set_disable_timing sb_4__1_/mux_right_track_0/in[1]
set_disable_timing sb_4__1_/mux_left_track_9/in[1]
set_disable_timing sb_4__1_/mux_right_track_48/in[2]
set_disable_timing sb_4__1_/mux_right_track_8/in[3]
set_disable_timing sb_4__1_/mux_left_track_1/in[3]
set_disable_timing sb_4__1_/mux_right_track_16/in[3]
set_disable_timing sb_4__1_/mux_left_track_65/in[3]
set_disable_timing sb_4__1_/mux_right_track_24/in[3]
set_disable_timing sb_4__1_/mux_left_track_57/in[3]
set_disable_timing sb_4__1_/mux_right_track_56/in[2]
set_disable_timing sb_4__1_/mux_left_track_25/in[2]
set_disable_timing sb_4__1_/mux_right_track_32/in[3]
set_disable_timing sb_4__1_/mux_left_track_49/in[3]
set_disable_timing sb_4__1_/mux_right_track_40/in[3]
set_disable_timing sb_4__1_/mux_left_track_41/in[3]
set_disable_timing sb_4__1_/mux_right_track_48/in[3]
set_disable_timing sb_4__1_/mux_left_track_33/in[3]
set_disable_timing sb_4__1_/mux_right_track_64/in[2]
set_disable_timing sb_4__1_/mux_right_track_0/in[2]
set_disable_timing sb_4__1_/mux_top_track_64/in[2]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_4__1_/mux_top_track_0/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[0]
set_disable_timing sb_4__1_/mux_top_track_8/in[1]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[0]
set_disable_timing sb_4__1_/mux_top_track_64/in[3]
set_disable_timing sb_4__1_/mux_top_track_16/in[1]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_4__1_/mux_top_track_24/in[1]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_4__1_/mux_top_track_32/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[0]
set_disable_timing sb_4__1_/mux_top_track_0/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_4__1_/mux_top_track_40/in[2]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[0]
set_disable_timing sb_4__1_/mux_top_track_48/in[1]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[0]
set_disable_timing sb_4__1_/mux_top_track_56/in[1]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[0]
set_disable_timing sb_4__1_/mux_top_track_8/in[2]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[1]
set_disable_timing sb_4__1_/mux_top_track_64/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[2]
set_disable_timing sb_4__1_/mux_top_track_0/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[2]
set_disable_timing sb_4__1_/mux_top_track_8/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_4__1_/mux_top_track_16/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_4__1_/mux_top_track_24/in[2]
set_disable_timing sb_4__1_/mux_top_track_32/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[1]
set_disable_timing sb_4__1_/mux_top_track_24/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[2]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[1]
set_disable_timing sb_4__1_/mux_top_track_48/in[2]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_4__1_/mux_top_track_56/in[2]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[1]
set_disable_timing sb_4__1_/mux_top_track_32/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[2]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[3]
set_disable_timing sb_4__1_/mux_top_track_0/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_4__1_/mux_top_track_8/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[3]
set_disable_timing sb_4__1_/mux_top_track_40/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_4__1_/mux_top_track_16/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[3]
set_disable_timing sb_4__1_/mux_top_track_24/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_4__1_/mux_top_track_32/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_4__1_/mux_top_track_48/in[3]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[2]
set_disable_timing sb_4__1_/mux_right_track_56/in[9]
set_disable_timing sb_4__1_/mux_left_track_9/in[3]
set_disable_timing sb_4__1_/mux_right_track_48/in[11]
set_disable_timing sb_4__1_/mux_left_track_17/in[3]
set_disable_timing sb_4__1_/mux_right_track_40/in[15]
set_disable_timing sb_4__1_/mux_left_track_25/in[3]
set_disable_timing sb_4__1_/mux_left_track_9/in[4]
set_disable_timing sb_4__1_/mux_right_track_32/in[18]
set_disable_timing sb_4__1_/mux_left_track_33/in[4]
set_disable_timing sb_4__1_/mux_right_track_24/in[15]
set_disable_timing sb_4__1_/mux_left_track_41/in[4]
set_disable_timing sb_4__1_/mux_right_track_16/in[12]
set_disable_timing sb_4__1_/mux_left_track_49/in[4]
set_disable_timing sb_4__1_/mux_left_track_17/in[4]
set_disable_timing sb_4__1_/mux_right_track_8/in[16]
set_disable_timing sb_4__1_/mux_left_track_57/in[4]
set_disable_timing sb_4__1_/mux_right_track_0/in[16]
set_disable_timing sb_4__1_/mux_left_track_65/in[4]
set_disable_timing sb_4__1_/mux_right_track_64/in[14]
set_disable_timing sb_4__1_/mux_left_track_1/in[4]
set_disable_timing sb_4__1_/mux_right_track_40/in[16]
set_disable_timing sb_4__1_/mux_right_track_56/in[11]
set_disable_timing sb_4__1_/mux_left_track_9/in[5]
set_disable_timing sb_4__1_/mux_right_track_48/in[13]
set_disable_timing sb_4__1_/mux_left_track_17/in[5]
set_disable_timing sb_4__1_/mux_right_track_40/in[17]
set_disable_timing sb_4__1_/mux_left_track_25/in[5]
set_disable_timing sb_4__1_/mux_right_track_32/in[19]
set_disable_timing sb_4__1_/mux_right_track_32/in[20]
set_disable_timing sb_4__1_/mux_left_track_33/in[6]
set_disable_timing sb_4__1_/mux_right_track_24/in[16]
set_disable_timing sb_4__1_/mux_left_track_41/in[5]
set_disable_timing sb_4__1_/mux_right_track_16/in[13]
set_disable_timing sb_4__1_/mux_left_track_49/in[5]
set_disable_timing sb_4__1_/mux_right_track_24/in[17]
set_disable_timing sb_4__1_/mux_left_track_41/in[6]
set_disable_timing sb_4__1_/mux_right_track_8/in[17]
set_disable_timing sb_4__1_/mux_left_track_57/in[5]
set_disable_timing sb_4__1_/mux_right_track_0/in[17]
set_disable_timing sb_4__1_/mux_left_track_65/in[5]
set_disable_timing sb_4__1_/mux_right_track_64/in[15]
set_disable_timing sb_4__1_/mux_left_track_1/in[5]
set_disable_timing sb_4__1_/mux_right_track_16/in[14]
set_disable_timing sb_4__1_/mux_left_track_49/in[6]
set_disable_timing sb_4__1_/mux_right_track_56/in[12]
set_disable_timing sb_4__1_/mux_left_track_9/in[6]
set_disable_timing sb_4__1_/mux_right_track_48/in[14]
set_disable_timing sb_4__1_/mux_right_track_40/in[18]
set_disable_timing sb_4__1_/mux_left_track_25/in[6]
set_disable_timing sb_4__1_/mux_right_track_8/in[18]
set_disable_timing sb_4__1_/mux_left_track_57/in[6]
set_disable_timing sb_4__1_/mux_right_track_32/in[21]
set_disable_timing sb_4__1_/mux_left_track_33/in[7]
set_disable_timing sb_4__1_/mux_right_track_24/in[18]
set_disable_timing sb_4__1_/mux_left_track_41/in[7]
set_disable_timing sb_4__1_/mux_right_track_16/in[15]
set_disable_timing sb_4__1_/mux_left_track_49/in[7]
set_disable_timing sb_4__1_/mux_right_track_0/in[18]
set_disable_timing sb_4__1_/mux_right_track_64/in[16]
set_disable_timing sb_4__1_/mux_left_track_1/in[6]
set_disable_timing sb_4__1_/mux_top_track_0/in[8]
set_disable_timing sb_4__1_/mux_top_track_64/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[16]
set_disable_timing sb_4__1_/mux_top_track_56/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[13]
set_disable_timing sb_4__1_/mux_top_track_0/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[17]
set_disable_timing sb_4__1_/mux_top_track_48/in[4]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[12]
set_disable_timing sb_4__1_/mux_top_track_40/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[15]
set_disable_timing sb_4__1_/mux_top_track_32/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[17]
set_disable_timing sb_4__1_/mux_top_track_64/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[17]
set_disable_timing sb_4__1_/mux_top_track_24/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[17]
set_disable_timing sb_4__1_/mux_top_track_8/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[15]
set_disable_timing sb_4__1_/mux_top_track_56/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_9/in[14]
set_disable_timing sb_4__1_/mux_top_track_0/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[18]
set_disable_timing sb_4__1_/mux_top_track_56/in[6]
set_disable_timing sb_4__1_/mux_top_track_48/in[5]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[13]
set_disable_timing sb_4__1_/mux_top_track_48/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[14]
set_disable_timing sb_4__1_/mux_top_track_40/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[16]
set_disable_timing sb_4__1_/mux_top_track_40/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[17]
set_disable_timing sb_4__1_/mux_top_track_24/in[6]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[18]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[16]
set_disable_timing sb_4__1_/mux_top_track_32/in[9]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[19]
set_disable_timing sb_4__1_/mux_bottom_track_65/in[19]
set_disable_timing sb_4__1_/mux_bottom_track_1/in[19]
set_disable_timing sb_4__1_/mux_top_track_56/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_41/in[19]
set_disable_timing sb_4__1_/mux_top_track_48/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_17/in[15]
set_disable_timing sb_4__1_/mux_top_track_40/in[8]
set_disable_timing sb_4__1_/mux_bottom_track_25/in[18]
set_disable_timing sb_4__1_/mux_top_track_32/in[10]
set_disable_timing sb_4__1_/mux_bottom_track_33/in[20]
set_disable_timing sb_4__1_/mux_top_track_16/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_49/in[16]
set_disable_timing sb_4__1_/mux_top_track_8/in[7]
set_disable_timing sb_4__1_/mux_bottom_track_57/in[17]
##################################################
# Disable timing for Switch block sb_1__2_
##################################################
set_disable_timing sb_4__2_/chany_top_out[2]
set_disable_timing sb_4__2_/chany_top_in[2]
set_disable_timing sb_4__2_/chany_top_out[3]
set_disable_timing sb_4__2_/chany_top_in[3]
set_disable_timing sb_4__2_/chany_top_in[6]
set_disable_timing sb_4__2_/chany_top_out[10]
set_disable_timing sb_4__2_/chany_top_in[11]
set_disable_timing sb_4__2_/chany_top_out[12]
set_disable_timing sb_4__2_/chany_top_out[14]
set_disable_timing sb_4__2_/chany_top_out[15]
set_disable_timing sb_4__2_/chany_top_out[16]
set_disable_timing sb_4__2_/chany_top_out[19]
set_disable_timing sb_4__2_/chany_top_in[19]
set_disable_timing sb_4__2_/chany_top_out[22]
set_disable_timing sb_4__2_/chany_top_in[23]
set_disable_timing sb_4__2_/chany_top_out[25]
set_disable_timing sb_4__2_/chany_top_out[26]
set_disable_timing sb_4__2_/chany_top_in[26]
set_disable_timing sb_4__2_/chany_top_out[28]
set_disable_timing sb_4__2_/chany_top_in[31]
set_disable_timing sb_4__2_/chany_top_in[32]
set_disable_timing sb_4__2_/chanx_right_out[1]
set_disable_timing sb_4__2_/chanx_right_out[2]
set_disable_timing sb_4__2_/chanx_right_in[2]
set_disable_timing sb_4__2_/chanx_right_in[3]
set_disable_timing sb_4__2_/chanx_right_in[6]
set_disable_timing sb_4__2_/chanx_right_in[7]
set_disable_timing sb_4__2_/chanx_right_out[10]
set_disable_timing sb_4__2_/chanx_right_in[10]
set_disable_timing sb_4__2_/chanx_right_in[11]
set_disable_timing sb_4__2_/chanx_right_in[16]
set_disable_timing sb_4__2_/chanx_right_out[18]
set_disable_timing sb_4__2_/chanx_right_in[18]
set_disable_timing sb_4__2_/chanx_right_in[19]
set_disable_timing sb_4__2_/chanx_right_out[21]
set_disable_timing sb_4__2_/chanx_right_in[22]
set_disable_timing sb_4__2_/chanx_right_in[25]
set_disable_timing sb_4__2_/chanx_right_in[26]
set_disable_timing sb_4__2_/chanx_right_in[27]
set_disable_timing sb_4__2_/chanx_right_out[29]
set_disable_timing sb_4__2_/chanx_right_out[30]
set_disable_timing sb_4__2_/chanx_right_in[31]
set_disable_timing sb_4__2_/chany_bottom_in[1]
set_disable_timing sb_4__2_/chany_bottom_in[2]
set_disable_timing sb_4__2_/chany_bottom_out[3]
set_disable_timing sb_4__2_/chany_bottom_out[7]
set_disable_timing sb_4__2_/chany_bottom_in[9]
set_disable_timing sb_4__2_/chany_bottom_in[13]
set_disable_timing sb_4__2_/chany_bottom_in[14]
set_disable_timing sb_4__2_/chany_bottom_in[15]
set_disable_timing sb_4__2_/chany_bottom_in[18]
set_disable_timing sb_4__2_/chany_bottom_in[19]
set_disable_timing sb_4__2_/chany_bottom_in[21]
set_disable_timing sb_4__2_/chany_bottom_in[23]
set_disable_timing sb_4__2_/chany_bottom_in[24]
set_disable_timing sb_4__2_/chany_bottom_in[25]
set_disable_timing sb_4__2_/chany_bottom_in[27]
set_disable_timing sb_4__2_/chany_bottom_out[27]
set_disable_timing sb_4__2_/chanx_left_in[0]
set_disable_timing sb_4__2_/chanx_left_in[1]
set_disable_timing sb_4__2_/chanx_left_in[3]
set_disable_timing sb_4__2_/chanx_left_out[3]
set_disable_timing sb_4__2_/chanx_left_in[7]
set_disable_timing sb_4__2_/chanx_left_out[7]
set_disable_timing sb_4__2_/chanx_left_out[8]
set_disable_timing sb_4__2_/chanx_left_in[9]
set_disable_timing sb_4__2_/chanx_left_in[11]
set_disable_timing sb_4__2_/chanx_left_out[11]
set_disable_timing sb_4__2_/chanx_left_in[15]
set_disable_timing sb_4__2_/chanx_left_in[17]
set_disable_timing sb_4__2_/chanx_left_out[17]
set_disable_timing sb_4__2_/chanx_left_in[19]
set_disable_timing sb_4__2_/chanx_left_out[19]
set_disable_timing sb_4__2_/chanx_left_in[20]
set_disable_timing sb_4__2_/chanx_left_out[23]
set_disable_timing sb_4__2_/chanx_left_out[24]
set_disable_timing sb_4__2_/chanx_left_out[26]
set_disable_timing sb_4__2_/chanx_left_in[27]
set_disable_timing sb_4__2_/chanx_left_out[27]
set_disable_timing sb_4__2_/chanx_left_in[28]
set_disable_timing sb_4__2_/chanx_left_out[28]
set_disable_timing sb_4__2_/chanx_left_in[29]
set_disable_timing sb_4__2_/chanx_left_in[31]
set_disable_timing sb_4__2_/chanx_left_out[32]
set_disable_timing sb_4__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_4__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_4__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_4__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_4__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_4__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_4__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_4__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_4__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_4__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_4__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_4__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_4__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_4__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_4__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_4__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_4__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_4__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_4__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_4__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_4__2_/mux_right_track_0/in[3]
set_disable_timing sb_4__2_/mux_right_track_32/in[4]
set_disable_timing sb_4__2_/mux_right_track_64/in[3]
set_disable_timing sb_4__2_/mux_right_track_0/in[4]
set_disable_timing sb_4__2_/mux_right_track_8/in[4]
set_disable_timing sb_4__2_/mux_right_track_40/in[4]
set_disable_timing sb_4__2_/mux_right_track_16/in[4]
set_disable_timing sb_4__2_/mux_right_track_24/in[4]
set_disable_timing sb_4__2_/mux_right_track_32/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_9/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_57/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_4__2_/mux_left_track_1/in[7]
set_disable_timing sb_4__2_/mux_left_track_33/in[8]
set_disable_timing sb_4__2_/mux_left_track_65/in[7]
set_disable_timing sb_4__2_/mux_left_track_1/in[8]
set_disable_timing sb_4__2_/mux_left_track_9/in[7]
set_disable_timing sb_4__2_/mux_left_track_41/in[8]
set_disable_timing sb_4__2_/mux_left_track_17/in[7]
set_disable_timing sb_4__2_/mux_left_track_25/in[7]
set_disable_timing sb_4__2_/mux_left_track_33/in[9]
set_disable_timing sb_4__2_/mux_right_track_8/in[0]
set_disable_timing sb_4__2_/mux_right_track_16/in[0]
set_disable_timing sb_4__2_/mux_left_track_65/in[0]
set_disable_timing sb_4__2_/mux_right_track_24/in[0]
set_disable_timing sb_4__2_/mux_left_track_57/in[0]
set_disable_timing sb_4__2_/mux_right_track_8/in[1]
set_disable_timing sb_4__2_/mux_left_track_1/in[1]
set_disable_timing sb_4__2_/mux_right_track_32/in[0]
set_disable_timing sb_4__2_/mux_left_track_49/in[0]
set_disable_timing sb_4__2_/mux_right_track_40/in[0]
set_disable_timing sb_4__2_/mux_left_track_41/in[0]
set_disable_timing sb_4__2_/mux_right_track_48/in[0]
set_disable_timing sb_4__2_/mux_left_track_33/in[0]
set_disable_timing sb_4__2_/mux_right_track_16/in[1]
set_disable_timing sb_4__2_/mux_left_track_65/in[1]
set_disable_timing sb_4__2_/mux_right_track_56/in[0]
set_disable_timing sb_4__2_/mux_left_track_25/in[0]
set_disable_timing sb_4__2_/mux_left_track_17/in[0]
set_disable_timing sb_4__2_/mux_right_track_0/in[0]
set_disable_timing sb_4__2_/mux_right_track_24/in[1]
set_disable_timing sb_4__2_/mux_left_track_57/in[1]
set_disable_timing sb_4__2_/mux_right_track_8/in[2]
set_disable_timing sb_4__2_/mux_left_track_1/in[2]
set_disable_timing sb_4__2_/mux_right_track_16/in[2]
set_disable_timing sb_4__2_/mux_left_track_65/in[2]
set_disable_timing sb_4__2_/mux_right_track_24/in[2]
set_disable_timing sb_4__2_/mux_left_track_57/in[2]
set_disable_timing sb_4__2_/mux_left_track_49/in[1]
set_disable_timing sb_4__2_/mux_right_track_32/in[2]
set_disable_timing sb_4__2_/mux_left_track_49/in[2]
set_disable_timing sb_4__2_/mux_right_track_40/in[1]
set_disable_timing sb_4__2_/mux_left_track_41/in[1]
set_disable_timing sb_4__2_/mux_right_track_48/in[1]
set_disable_timing sb_4__2_/mux_right_track_40/in[2]
set_disable_timing sb_4__2_/mux_left_track_41/in[2]
set_disable_timing sb_4__2_/mux_right_track_56/in[1]
set_disable_timing sb_4__2_/mux_left_track_25/in[1]
set_disable_timing sb_4__2_/mux_right_track_64/in[1]
set_disable_timing sb_4__2_/mux_left_track_17/in[1]
set_disable_timing sb_4__2_/mux_right_track_0/in[1]
set_disable_timing sb_4__2_/mux_left_track_9/in[1]
set_disable_timing sb_4__2_/mux_right_track_48/in[2]
set_disable_timing sb_4__2_/mux_left_track_33/in[2]
set_disable_timing sb_4__2_/mux_left_track_1/in[3]
set_disable_timing sb_4__2_/mux_right_track_16/in[3]
set_disable_timing sb_4__2_/mux_left_track_65/in[3]
set_disable_timing sb_4__2_/mux_right_track_24/in[3]
set_disable_timing sb_4__2_/mux_left_track_57/in[3]
set_disable_timing sb_4__2_/mux_right_track_56/in[2]
set_disable_timing sb_4__2_/mux_right_track_32/in[3]
set_disable_timing sb_4__2_/mux_left_track_49/in[3]
set_disable_timing sb_4__2_/mux_right_track_40/in[3]
set_disable_timing sb_4__2_/mux_right_track_48/in[3]
set_disable_timing sb_4__2_/mux_right_track_64/in[2]
set_disable_timing sb_4__2_/mux_left_track_17/in[2]
set_disable_timing sb_4__2_/mux_right_track_0/in[2]
set_disable_timing sb_4__2_/mux_left_track_9/in[2]
set_disable_timing sb_4__2_/mux_bottom_track_57/in[0]
set_disable_timing sb_4__2_/mux_top_track_0/in[0]
set_disable_timing sb_4__2_/mux_bottom_track_49/in[0]
set_disable_timing sb_4__2_/mux_top_track_8/in[0]
set_disable_timing sb_4__2_/mux_bottom_track_41/in[0]
set_disable_timing sb_4__2_/mux_top_track_64/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_57/in[1]
set_disable_timing sb_4__2_/mux_top_track_16/in[0]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[0]
set_disable_timing sb_4__2_/mux_top_track_24/in[0]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[0]
set_disable_timing sb_4__2_/mux_top_track_32/in[0]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[0]
set_disable_timing sb_4__2_/mux_top_track_0/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_4__2_/mux_top_track_48/in[0]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[0]
set_disable_timing sb_4__2_/mux_top_track_56/in[0]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_4__2_/mux_top_track_8/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_41/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_57/in[2]
set_disable_timing sb_4__2_/mux_top_track_0/in[2]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[1]
set_disable_timing sb_4__2_/mux_top_track_16/in[2]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[2]
set_disable_timing sb_4__2_/mux_top_track_24/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_4__2_/mux_top_track_32/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[1]
set_disable_timing sb_4__2_/mux_top_track_24/in[2]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[2]
set_disable_timing sb_4__2_/mux_top_track_40/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_9/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_4__2_/mux_top_track_56/in[1]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[1]
set_disable_timing sb_4__2_/mux_top_track_32/in[2]
set_disable_timing sb_4__2_/mux_top_track_64/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_57/in[3]
set_disable_timing sb_4__2_/mux_top_track_0/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_49/in[3]
set_disable_timing sb_4__2_/mux_top_track_8/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_41/in[3]
set_disable_timing sb_4__2_/mux_top_track_40/in[2]
set_disable_timing sb_4__2_/mux_bottom_track_9/in[2]
set_disable_timing sb_4__2_/mux_top_track_16/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[3]
set_disable_timing sb_4__2_/mux_top_track_24/in[3]
set_disable_timing sb_4__2_/mux_top_track_32/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[3]
set_disable_timing sb_4__2_/mux_top_track_48/in[2]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[2]
set_disable_timing sb_4__2_/mux_top_track_56/in[2]
set_disable_timing sb_4__2_/mux_right_track_56/in[3]
set_disable_timing sb_4__2_/mux_left_track_9/in[3]
set_disable_timing sb_4__2_/mux_right_track_48/in[4]
set_disable_timing sb_4__2_/mux_left_track_17/in[3]
set_disable_timing sb_4__2_/mux_right_track_40/in[5]
set_disable_timing sb_4__2_/mux_left_track_25/in[3]
set_disable_timing sb_4__2_/mux_right_track_56/in[4]
set_disable_timing sb_4__2_/mux_left_track_9/in[4]
set_disable_timing sb_4__2_/mux_right_track_32/in[6]
set_disable_timing sb_4__2_/mux_right_track_24/in[5]
set_disable_timing sb_4__2_/mux_left_track_41/in[4]
set_disable_timing sb_4__2_/mux_left_track_49/in[4]
set_disable_timing sb_4__2_/mux_left_track_17/in[4]
set_disable_timing sb_4__2_/mux_right_track_8/in[5]
set_disable_timing sb_4__2_/mux_left_track_57/in[4]
set_disable_timing sb_4__2_/mux_right_track_0/in[5]
set_disable_timing sb_4__2_/mux_left_track_65/in[4]
set_disable_timing sb_4__2_/mux_right_track_64/in[4]
set_disable_timing sb_4__2_/mux_left_track_1/in[4]
set_disable_timing sb_4__2_/mux_left_track_25/in[4]
set_disable_timing sb_4__2_/mux_left_track_9/in[5]
set_disable_timing sb_4__2_/mux_right_track_48/in[6]
set_disable_timing sb_4__2_/mux_left_track_17/in[5]
set_disable_timing sb_4__2_/mux_right_track_40/in[7]
set_disable_timing sb_4__2_/mux_left_track_25/in[5]
set_disable_timing sb_4__2_/mux_right_track_32/in[7]
set_disable_timing sb_4__2_/mux_left_track_33/in[5]
set_disable_timing sb_4__2_/mux_right_track_32/in[8]
set_disable_timing sb_4__2_/mux_right_track_24/in[6]
set_disable_timing sb_4__2_/mux_left_track_41/in[5]
set_disable_timing sb_4__2_/mux_right_track_16/in[6]
set_disable_timing sb_4__2_/mux_left_track_49/in[5]
set_disable_timing sb_4__2_/mux_right_track_24/in[7]
set_disable_timing sb_4__2_/mux_left_track_41/in[6]
set_disable_timing sb_4__2_/mux_right_track_8/in[6]
set_disable_timing sb_4__2_/mux_left_track_57/in[5]
set_disable_timing sb_4__2_/mux_right_track_0/in[6]
set_disable_timing sb_4__2_/mux_left_track_65/in[5]
set_disable_timing sb_4__2_/mux_right_track_64/in[5]
set_disable_timing sb_4__2_/mux_left_track_1/in[5]
set_disable_timing sb_4__2_/mux_right_track_16/in[7]
set_disable_timing sb_4__2_/mux_left_track_49/in[6]
set_disable_timing sb_4__2_/mux_right_track_56/in[6]
set_disable_timing sb_4__2_/mux_left_track_9/in[6]
set_disable_timing sb_4__2_/mux_right_track_48/in[7]
set_disable_timing sb_4__2_/mux_left_track_17/in[6]
set_disable_timing sb_4__2_/mux_right_track_40/in[8]
set_disable_timing sb_4__2_/mux_left_track_25/in[6]
set_disable_timing sb_4__2_/mux_right_track_8/in[7]
set_disable_timing sb_4__2_/mux_left_track_57/in[6]
set_disable_timing sb_4__2_/mux_right_track_32/in[9]
set_disable_timing sb_4__2_/mux_left_track_33/in[7]
set_disable_timing sb_4__2_/mux_left_track_41/in[7]
set_disable_timing sb_4__2_/mux_right_track_16/in[8]
set_disable_timing sb_4__2_/mux_left_track_49/in[7]
set_disable_timing sb_4__2_/mux_left_track_65/in[6]
set_disable_timing sb_4__2_/mux_top_track_0/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[5]
set_disable_timing sb_4__2_/mux_top_track_64/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[6]
set_disable_timing sb_4__2_/mux_top_track_56/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_4__2_/mux_top_track_0/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_4__2_/mux_top_track_40/in[3]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_4__2_/mux_top_track_32/in[4]
set_disable_timing sb_4__2_/mux_top_track_64/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[7]
set_disable_timing sb_4__2_/mux_top_track_24/in[4]
set_disable_timing sb_4__2_/mux_top_track_16/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_49/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_4__2_/mux_top_track_56/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_9/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[7]
set_disable_timing sb_4__2_/mux_bottom_track_1/in[8]
set_disable_timing sb_4__2_/mux_top_track_56/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_9/in[7]
set_disable_timing sb_4__2_/mux_top_track_48/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_4__2_/mux_top_track_48/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_4__2_/mux_top_track_40/in[4]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[6]
set_disable_timing sb_4__2_/mux_top_track_32/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[8]
set_disable_timing sb_4__2_/mux_top_track_40/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[7]
set_disable_timing sb_4__2_/mux_top_track_24/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_41/in[7]
set_disable_timing sb_4__2_/mux_top_track_16/in[5]
set_disable_timing sb_4__2_/mux_top_track_8/in[5]
set_disable_timing sb_4__2_/mux_bottom_track_57/in[6]
set_disable_timing sb_4__2_/mux_top_track_32/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[9]
set_disable_timing sb_4__2_/mux_top_track_0/in[7]
set_disable_timing sb_4__2_/mux_bottom_track_65/in[8]
set_disable_timing sb_4__2_/mux_top_track_64/in[7]
set_disable_timing sb_4__2_/mux_top_track_56/in[6]
set_disable_timing sb_4__2_/mux_top_track_24/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_41/in[8]
set_disable_timing sb_4__2_/mux_top_track_48/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_17/in[8]
set_disable_timing sb_4__2_/mux_top_track_40/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_25/in[8]
set_disable_timing sb_4__2_/mux_top_track_32/in[7]
set_disable_timing sb_4__2_/mux_bottom_track_33/in[10]
set_disable_timing sb_4__2_/mux_top_track_16/in[6]
set_disable_timing sb_4__2_/mux_bottom_track_49/in[7]
set_disable_timing sb_4__2_/mux_top_track_8/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_4__3_/chany_top_out[0]
set_disable_timing sb_4__3_/chany_top_in[1]
set_disable_timing sb_4__3_/chany_top_in[2]
set_disable_timing sb_4__3_/chany_top_out[3]
set_disable_timing sb_4__3_/chany_top_out[4]
set_disable_timing sb_4__3_/chany_top_in[5]
set_disable_timing sb_4__3_/chany_top_in[7]
set_disable_timing sb_4__3_/chany_top_out[8]
set_disable_timing sb_4__3_/chany_top_in[10]
set_disable_timing sb_4__3_/chany_top_out[11]
set_disable_timing sb_4__3_/chany_top_in[11]
set_disable_timing sb_4__3_/chany_top_out[13]
set_disable_timing sb_4__3_/chany_top_out[15]
set_disable_timing sb_4__3_/chany_top_in[15]
set_disable_timing sb_4__3_/chany_top_out[17]
set_disable_timing sb_4__3_/chany_top_in[18]
set_disable_timing sb_4__3_/chany_top_in[22]
set_disable_timing sb_4__3_/chany_top_out[23]
set_disable_timing sb_4__3_/chany_top_in[23]
set_disable_timing sb_4__3_/chany_top_out[24]
set_disable_timing sb_4__3_/chany_top_in[25]
set_disable_timing sb_4__3_/chany_top_out[26]
set_disable_timing sb_4__3_/chany_top_out[27]
set_disable_timing sb_4__3_/chany_top_out[29]
set_disable_timing sb_4__3_/chany_top_in[30]
set_disable_timing sb_4__3_/chany_top_in[31]
set_disable_timing sb_4__3_/chany_top_out[32]
set_disable_timing sb_4__3_/chany_top_in[32]
set_disable_timing sb_4__3_/chanx_right_in[3]
set_disable_timing sb_4__3_/chanx_right_out[6]
set_disable_timing sb_4__3_/chanx_right_in[7]
set_disable_timing sb_4__3_/chanx_right_in[10]
set_disable_timing sb_4__3_/chanx_right_in[11]
set_disable_timing sb_4__3_/chanx_right_out[12]
set_disable_timing sb_4__3_/chanx_right_in[13]
set_disable_timing sb_4__3_/chanx_right_out[14]
set_disable_timing sb_4__3_/chanx_right_in[14]
set_disable_timing sb_4__3_/chanx_right_out[16]
set_disable_timing sb_4__3_/chanx_right_out[18]
set_disable_timing sb_4__3_/chanx_right_in[19]
set_disable_timing sb_4__3_/chanx_right_out[22]
set_disable_timing sb_4__3_/chanx_right_in[22]
set_disable_timing sb_4__3_/chanx_right_in[23]
set_disable_timing sb_4__3_/chanx_right_out[24]
set_disable_timing sb_4__3_/chanx_right_in[24]
set_disable_timing sb_4__3_/chanx_right_out[25]
set_disable_timing sb_4__3_/chanx_right_out[26]
set_disable_timing sb_4__3_/chanx_right_in[26]
set_disable_timing sb_4__3_/chanx_right_out[29]
set_disable_timing sb_4__3_/chanx_right_in[30]
set_disable_timing sb_4__3_/chanx_right_in[31]
set_disable_timing sb_4__3_/chanx_right_out[32]
set_disable_timing sb_4__3_/chany_bottom_in[2]
set_disable_timing sb_4__3_/chany_bottom_out[2]
set_disable_timing sb_4__3_/chany_bottom_in[3]
set_disable_timing sb_4__3_/chany_bottom_out[3]
set_disable_timing sb_4__3_/chany_bottom_out[6]
set_disable_timing sb_4__3_/chany_bottom_in[10]
set_disable_timing sb_4__3_/chany_bottom_out[11]
set_disable_timing sb_4__3_/chany_bottom_in[12]
set_disable_timing sb_4__3_/chany_bottom_in[14]
set_disable_timing sb_4__3_/chany_bottom_in[15]
set_disable_timing sb_4__3_/chany_bottom_in[16]
set_disable_timing sb_4__3_/chany_bottom_in[19]
set_disable_timing sb_4__3_/chany_bottom_out[19]
set_disable_timing sb_4__3_/chany_bottom_in[22]
set_disable_timing sb_4__3_/chany_bottom_out[23]
set_disable_timing sb_4__3_/chany_bottom_in[25]
set_disable_timing sb_4__3_/chany_bottom_in[26]
set_disable_timing sb_4__3_/chany_bottom_out[26]
set_disable_timing sb_4__3_/chany_bottom_in[28]
set_disable_timing sb_4__3_/chany_bottom_out[31]
set_disable_timing sb_4__3_/chany_bottom_out[32]
set_disable_timing sb_4__3_/chanx_left_in[3]
set_disable_timing sb_4__3_/chanx_left_in[5]
set_disable_timing sb_4__3_/chanx_left_in[7]
set_disable_timing sb_4__3_/chanx_left_in[11]
set_disable_timing sb_4__3_/chanx_left_out[11]
set_disable_timing sb_4__3_/chanx_left_in[13]
set_disable_timing sb_4__3_/chanx_left_out[14]
set_disable_timing sb_4__3_/chanx_left_out[15]
set_disable_timing sb_4__3_/chanx_left_in[17]
set_disable_timing sb_4__3_/chanx_left_in[19]
set_disable_timing sb_4__3_/chanx_left_in[21]
set_disable_timing sb_4__3_/chanx_left_in[23]
set_disable_timing sb_4__3_/chanx_left_out[23]
set_disable_timing sb_4__3_/chanx_left_in[24]
set_disable_timing sb_4__3_/chanx_left_in[25]
set_disable_timing sb_4__3_/chanx_left_out[25]
set_disable_timing sb_4__3_/chanx_left_out[27]
set_disable_timing sb_4__3_/chanx_left_in[28]
set_disable_timing sb_4__3_/chanx_left_out[31]
set_disable_timing sb_4__3_/chanx_left_in[32]
set_disable_timing sb_4__3_/mux_right_track_8/in[0]
set_disable_timing sb_4__3_/mux_left_track_1/in[0]
set_disable_timing sb_4__3_/mux_right_track_16/in[0]
set_disable_timing sb_4__3_/mux_left_track_65/in[0]
set_disable_timing sb_4__3_/mux_right_track_24/in[0]
set_disable_timing sb_4__3_/mux_left_track_57/in[0]
set_disable_timing sb_4__3_/mux_right_track_8/in[1]
set_disable_timing sb_4__3_/mux_left_track_1/in[1]
set_disable_timing sb_4__3_/mux_right_track_32/in[0]
set_disable_timing sb_4__3_/mux_left_track_49/in[0]
set_disable_timing sb_4__3_/mux_right_track_40/in[0]
set_disable_timing sb_4__3_/mux_left_track_41/in[0]
set_disable_timing sb_4__3_/mux_right_track_48/in[0]
set_disable_timing sb_4__3_/mux_right_track_16/in[1]
set_disable_timing sb_4__3_/mux_left_track_65/in[1]
set_disable_timing sb_4__3_/mux_right_track_56/in[0]
set_disable_timing sb_4__3_/mux_left_track_25/in[0]
set_disable_timing sb_4__3_/mux_right_track_64/in[0]
set_disable_timing sb_4__3_/mux_left_track_17/in[0]
set_disable_timing sb_4__3_/mux_right_track_0/in[0]
set_disable_timing sb_4__3_/mux_left_track_9/in[0]
set_disable_timing sb_4__3_/mux_right_track_24/in[1]
set_disable_timing sb_4__3_/mux_left_track_57/in[1]
set_disable_timing sb_4__3_/mux_right_track_8/in[2]
set_disable_timing sb_4__3_/mux_right_track_16/in[2]
set_disable_timing sb_4__3_/mux_left_track_65/in[2]
set_disable_timing sb_4__3_/mux_right_track_24/in[2]
set_disable_timing sb_4__3_/mux_left_track_57/in[2]
set_disable_timing sb_4__3_/mux_right_track_32/in[1]
set_disable_timing sb_4__3_/mux_left_track_49/in[1]
set_disable_timing sb_4__3_/mux_right_track_32/in[2]
set_disable_timing sb_4__3_/mux_left_track_49/in[2]
set_disable_timing sb_4__3_/mux_right_track_40/in[1]
set_disable_timing sb_4__3_/mux_left_track_41/in[1]
set_disable_timing sb_4__3_/mux_right_track_48/in[1]
set_disable_timing sb_4__3_/mux_left_track_33/in[1]
set_disable_timing sb_4__3_/mux_right_track_40/in[2]
set_disable_timing sb_4__3_/mux_right_track_56/in[1]
set_disable_timing sb_4__3_/mux_left_track_25/in[1]
set_disable_timing sb_4__3_/mux_right_track_64/in[1]
set_disable_timing sb_4__3_/mux_left_track_17/in[1]
set_disable_timing sb_4__3_/mux_right_track_0/in[1]
set_disable_timing sb_4__3_/mux_left_track_9/in[1]
set_disable_timing sb_4__3_/mux_right_track_48/in[2]
set_disable_timing sb_4__3_/mux_left_track_33/in[2]
set_disable_timing sb_4__3_/mux_right_track_8/in[3]
set_disable_timing sb_4__3_/mux_left_track_1/in[3]
set_disable_timing sb_4__3_/mux_right_track_16/in[3]
set_disable_timing sb_4__3_/mux_left_track_65/in[3]
set_disable_timing sb_4__3_/mux_right_track_24/in[3]
set_disable_timing sb_4__3_/mux_left_track_57/in[3]
set_disable_timing sb_4__3_/mux_right_track_56/in[2]
set_disable_timing sb_4__3_/mux_right_track_32/in[3]
set_disable_timing sb_4__3_/mux_left_track_49/in[3]
set_disable_timing sb_4__3_/mux_right_track_40/in[3]
set_disable_timing sb_4__3_/mux_left_track_41/in[3]
set_disable_timing sb_4__3_/mux_right_track_48/in[3]
set_disable_timing sb_4__3_/mux_left_track_33/in[3]
set_disable_timing sb_4__3_/mux_right_track_64/in[2]
set_disable_timing sb_4__3_/mux_left_track_17/in[2]
set_disable_timing sb_4__3_/mux_right_track_0/in[2]
set_disable_timing sb_4__3_/mux_left_track_9/in[2]
set_disable_timing sb_4__3_/mux_top_track_64/in[0]
set_disable_timing sb_4__3_/mux_bottom_track_57/in[0]
set_disable_timing sb_4__3_/mux_top_track_0/in[0]
set_disable_timing sb_4__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_4__3_/mux_top_track_8/in[0]
set_disable_timing sb_4__3_/mux_bottom_track_41/in[0]
set_disable_timing sb_4__3_/mux_top_track_64/in[1]
set_disable_timing sb_4__3_/mux_bottom_track_57/in[1]
set_disable_timing sb_4__3_/mux_top_track_16/in[0]
set_disable_timing sb_4__3_/mux_bottom_track_25/in[0]
set_disable_timing sb_4__3_/mux_bottom_track_17/in[0]
set_disable_timing sb_4__3_/mux_top_track_0/in[1]
set_disable_timing sb_4__3_/mux_bottom_track_49/in[1]
set_disable_timing sb_4__3_/mux_top_track_40/in[0]
set_disable_timing sb_4__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_4__3_/mux_top_track_48/in[0]
set_disable_timing sb_4__3_/mux_top_track_56/in[0]
set_disable_timing sb_4__3_/mux_bottom_track_65/in[0]
set_disable_timing sb_4__3_/mux_top_track_8/in[1]
set_disable_timing sb_4__3_/mux_bottom_track_41/in[1]
set_disable_timing sb_4__3_/mux_top_track_64/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_57/in[2]
set_disable_timing sb_4__3_/mux_top_track_0/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_49/in[2]
set_disable_timing sb_4__3_/mux_top_track_8/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_41/in[2]
set_disable_timing sb_4__3_/mux_top_track_16/in[1]
set_disable_timing sb_4__3_/mux_top_track_16/in[2]
set_disable_timing sb_4__3_/mux_top_track_24/in[1]
set_disable_timing sb_4__3_/mux_bottom_track_25/in[1]
set_disable_timing sb_4__3_/mux_top_track_32/in[1]
set_disable_timing sb_4__3_/mux_top_track_24/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_25/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_9/in[1]
set_disable_timing sb_4__3_/mux_top_track_48/in[1]
set_disable_timing sb_4__3_/mux_bottom_track_1/in[1]
set_disable_timing sb_4__3_/mux_top_track_56/in[1]
set_disable_timing sb_4__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_4__3_/mux_top_track_32/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_17/in[2]
set_disable_timing sb_4__3_/mux_top_track_64/in[3]
set_disable_timing sb_4__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_4__3_/mux_top_track_0/in[3]
set_disable_timing sb_4__3_/mux_top_track_8/in[3]
set_disable_timing sb_4__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_4__3_/mux_top_track_40/in[2]
set_disable_timing sb_4__3_/mux_top_track_16/in[3]
set_disable_timing sb_4__3_/mux_top_track_24/in[3]
set_disable_timing sb_4__3_/mux_top_track_32/in[3]
set_disable_timing sb_4__3_/mux_bottom_track_17/in[3]
set_disable_timing sb_4__3_/mux_top_track_48/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_4__3_/mux_bottom_track_65/in[2]
set_disable_timing sb_4__3_/mux_left_track_9/in[3]
set_disable_timing sb_4__3_/mux_right_track_48/in[4]
set_disable_timing sb_4__3_/mux_right_track_40/in[4]
set_disable_timing sb_4__3_/mux_left_track_25/in[3]
set_disable_timing sb_4__3_/mux_right_track_56/in[4]
set_disable_timing sb_4__3_/mux_left_track_9/in[4]
set_disable_timing sb_4__3_/mux_right_track_32/in[4]
set_disable_timing sb_4__3_/mux_left_track_33/in[4]
set_disable_timing sb_4__3_/mux_right_track_24/in[4]
set_disable_timing sb_4__3_/mux_left_track_41/in[4]
set_disable_timing sb_4__3_/mux_right_track_16/in[4]
set_disable_timing sb_4__3_/mux_left_track_49/in[4]
set_disable_timing sb_4__3_/mux_right_track_48/in[5]
set_disable_timing sb_4__3_/mux_left_track_17/in[4]
set_disable_timing sb_4__3_/mux_left_track_57/in[4]
set_disable_timing sb_4__3_/mux_right_track_0/in[3]
set_disable_timing sb_4__3_/mux_left_track_65/in[4]
set_disable_timing sb_4__3_/mux_right_track_64/in[3]
set_disable_timing sb_4__3_/mux_left_track_1/in[4]
set_disable_timing sb_4__3_/mux_left_track_25/in[4]
set_disable_timing sb_4__3_/mux_right_track_56/in[5]
set_disable_timing sb_4__3_/mux_left_track_9/in[5]
set_disable_timing sb_4__3_/mux_right_track_48/in[6]
set_disable_timing sb_4__3_/mux_left_track_17/in[5]
set_disable_timing sb_4__3_/mux_right_track_40/in[6]
set_disable_timing sb_4__3_/mux_left_track_25/in[5]
set_disable_timing sb_4__3_/mux_right_track_32/in[5]
set_disable_timing sb_4__3_/mux_left_track_33/in[5]
set_disable_timing sb_4__3_/mux_right_track_32/in[6]
set_disable_timing sb_4__3_/mux_left_track_33/in[6]
set_disable_timing sb_4__3_/mux_right_track_24/in[5]
set_disable_timing sb_4__3_/mux_left_track_41/in[5]
set_disable_timing sb_4__3_/mux_left_track_49/in[5]
set_disable_timing sb_4__3_/mux_right_track_24/in[6]
set_disable_timing sb_4__3_/mux_left_track_41/in[6]
set_disable_timing sb_4__3_/mux_right_track_8/in[5]
set_disable_timing sb_4__3_/mux_left_track_65/in[5]
set_disable_timing sb_4__3_/mux_right_track_64/in[4]
set_disable_timing sb_4__3_/mux_left_track_1/in[5]
set_disable_timing sb_4__3_/mux_right_track_16/in[6]
set_disable_timing sb_4__3_/mux_right_track_56/in[6]
set_disable_timing sb_4__3_/mux_right_track_48/in[7]
set_disable_timing sb_4__3_/mux_left_track_17/in[6]
set_disable_timing sb_4__3_/mux_right_track_40/in[7]
set_disable_timing sb_4__3_/mux_left_track_25/in[6]
set_disable_timing sb_4__3_/mux_right_track_8/in[6]
set_disable_timing sb_4__3_/mux_right_track_32/in[7]
set_disable_timing sb_4__3_/mux_left_track_33/in[7]
set_disable_timing sb_4__3_/mux_right_track_24/in[7]
set_disable_timing sb_4__3_/mux_left_track_41/in[7]
set_disable_timing sb_4__3_/mux_right_track_16/in[7]
set_disable_timing sb_4__3_/mux_left_track_49/in[7]
set_disable_timing sb_4__3_/mux_right_track_0/in[5]
set_disable_timing sb_4__3_/mux_right_track_64/in[5]
set_disable_timing sb_4__3_/mux_top_track_0/in[4]
set_disable_timing sb_4__3_/mux_bottom_track_65/in[3]
set_disable_timing sb_4__3_/mux_top_track_64/in[4]
set_disable_timing sb_4__3_/mux_top_track_56/in[3]
set_disable_timing sb_4__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_4__3_/mux_top_track_0/in[5]
set_disable_timing sb_4__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_4__3_/mux_top_track_48/in[3]
set_disable_timing sb_4__3_/mux_bottom_track_17/in[4]
set_disable_timing sb_4__3_/mux_top_track_40/in[3]
set_disable_timing sb_4__3_/mux_bottom_track_25/in[4]
set_disable_timing sb_4__3_/mux_top_track_64/in[5]
set_disable_timing sb_4__3_/mux_bottom_track_1/in[4]
set_disable_timing sb_4__3_/mux_top_track_24/in[4]
set_disable_timing sb_4__3_/mux_bottom_track_41/in[4]
set_disable_timing sb_4__3_/mux_top_track_16/in[4]
set_disable_timing sb_4__3_/mux_bottom_track_49/in[4]
set_disable_timing sb_4__3_/mux_top_track_8/in[4]
set_disable_timing sb_4__3_/mux_top_track_56/in[4]
set_disable_timing sb_4__3_/mux_bottom_track_9/in[4]
set_disable_timing sb_4__3_/mux_top_track_0/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_65/in[5]
set_disable_timing sb_4__3_/mux_top_track_64/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_4__3_/mux_top_track_56/in[5]
set_disable_timing sb_4__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_4__3_/mux_top_track_48/in[4]
set_disable_timing sb_4__3_/mux_bottom_track_17/in[5]
set_disable_timing sb_4__3_/mux_top_track_48/in[5]
set_disable_timing sb_4__3_/mux_bottom_track_17/in[6]
set_disable_timing sb_4__3_/mux_top_track_40/in[4]
set_disable_timing sb_4__3_/mux_bottom_track_25/in[5]
set_disable_timing sb_4__3_/mux_top_track_40/in[5]
set_disable_timing sb_4__3_/mux_bottom_track_25/in[6]
set_disable_timing sb_4__3_/mux_top_track_24/in[5]
set_disable_timing sb_4__3_/mux_top_track_16/in[5]
set_disable_timing sb_4__3_/mux_bottom_track_49/in[5]
set_disable_timing sb_4__3_/mux_top_track_8/in[5]
set_disable_timing sb_4__3_/mux_bottom_track_57/in[5]
set_disable_timing sb_4__3_/mux_top_track_32/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_33/in[6]
set_disable_timing sb_4__3_/mux_top_track_0/in[7]
set_disable_timing sb_4__3_/mux_bottom_track_65/in[6]
set_disable_timing sb_4__3_/mux_top_track_64/in[7]
set_disable_timing sb_4__3_/mux_bottom_track_1/in[6]
set_disable_timing sb_4__3_/mux_top_track_56/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_9/in[6]
set_disable_timing sb_4__3_/mux_top_track_24/in[6]
set_disable_timing sb_4__3_/mux_top_track_48/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_17/in[7]
set_disable_timing sb_4__3_/mux_top_track_40/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_25/in[7]
set_disable_timing sb_4__3_/mux_top_track_16/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_49/in[6]
set_disable_timing sb_4__3_/mux_top_track_8/in[6]
set_disable_timing sb_4__3_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_4__4_/chany_top_out[0]
set_disable_timing sb_4__4_/chany_top_in[0]
set_disable_timing sb_4__4_/chany_top_out[1]
set_disable_timing sb_4__4_/chany_top_in[1]
set_disable_timing sb_4__4_/chany_top_in[3]
set_disable_timing sb_4__4_/chany_top_in[4]
set_disable_timing sb_4__4_/chany_top_out[5]
set_disable_timing sb_4__4_/chany_top_in[6]
set_disable_timing sb_4__4_/chany_top_in[7]
set_disable_timing sb_4__4_/chany_top_out[9]
set_disable_timing sb_4__4_/chany_top_in[9]
set_disable_timing sb_4__4_/chany_top_in[10]
set_disable_timing sb_4__4_/chany_top_in[11]
set_disable_timing sb_4__4_/chany_top_out[12]
set_disable_timing sb_4__4_/chany_top_out[14]
set_disable_timing sb_4__4_/chany_top_in[14]
set_disable_timing sb_4__4_/chany_top_in[15]
set_disable_timing sb_4__4_/chany_top_out[16]
set_disable_timing sb_4__4_/chany_top_in[17]
set_disable_timing sb_4__4_/chany_top_out[18]
set_disable_timing sb_4__4_/chany_top_in[19]
set_disable_timing sb_4__4_/chany_top_out[20]
set_disable_timing sb_4__4_/chany_top_in[21]
set_disable_timing sb_4__4_/chany_top_in[22]
set_disable_timing sb_4__4_/chany_top_in[23]
set_disable_timing sb_4__4_/chany_top_out[24]
set_disable_timing sb_4__4_/chany_top_in[24]
set_disable_timing sb_4__4_/chany_top_out[25]
set_disable_timing sb_4__4_/chany_top_out[27]
set_disable_timing sb_4__4_/chany_top_in[27]
set_disable_timing sb_4__4_/chany_top_out[28]
set_disable_timing sb_4__4_/chany_top_in[29]
set_disable_timing sb_4__4_/chany_top_out[30]
set_disable_timing sb_4__4_/chany_top_in[30]
set_disable_timing sb_4__4_/chany_top_in[31]
set_disable_timing sb_4__4_/chany_top_in[32]
set_disable_timing sb_4__4_/chanx_right_out[0]
set_disable_timing sb_4__4_/chanx_right_out[1]
set_disable_timing sb_4__4_/chanx_right_in[1]
set_disable_timing sb_4__4_/chanx_right_in[2]
set_disable_timing sb_4__4_/chanx_right_out[3]
set_disable_timing sb_4__4_/chanx_right_in[3]
set_disable_timing sb_4__4_/chanx_right_in[6]
set_disable_timing sb_4__4_/chanx_right_in[8]
set_disable_timing sb_4__4_/chanx_right_in[9]
set_disable_timing sb_4__4_/chanx_right_in[11]
set_disable_timing sb_4__4_/chanx_right_out[13]
set_disable_timing sb_4__4_/chanx_right_out[14]
set_disable_timing sb_4__4_/chanx_right_in[14]
set_disable_timing sb_4__4_/chanx_right_out[15]
set_disable_timing sb_4__4_/chanx_right_in[15]
set_disable_timing sb_4__4_/chanx_right_in[18]
set_disable_timing sb_4__4_/chanx_right_in[19]
set_disable_timing sb_4__4_/chanx_right_out[20]
set_disable_timing sb_4__4_/chanx_right_in[21]
set_disable_timing sb_4__4_/chanx_right_in[23]
set_disable_timing sb_4__4_/chanx_right_out[25]
set_disable_timing sb_4__4_/chanx_right_out[26]
set_disable_timing sb_4__4_/chanx_right_in[26]
set_disable_timing sb_4__4_/chanx_right_in[27]
set_disable_timing sb_4__4_/chanx_right_out[29]
set_disable_timing sb_4__4_/chanx_right_in[29]
set_disable_timing sb_4__4_/chanx_right_out[30]
set_disable_timing sb_4__4_/chanx_right_in[30]
set_disable_timing sb_4__4_/chanx_right_out[31]
set_disable_timing sb_4__4_/chanx_right_in[31]
set_disable_timing sb_4__4_/chanx_right_in[32]
set_disable_timing sb_4__4_/chany_bottom_in[0]
set_disable_timing sb_4__4_/chany_bottom_out[1]
set_disable_timing sb_4__4_/chany_bottom_out[2]
set_disable_timing sb_4__4_/chany_bottom_in[3]
set_disable_timing sb_4__4_/chany_bottom_in[4]
set_disable_timing sb_4__4_/chany_bottom_out[5]
set_disable_timing sb_4__4_/chany_bottom_out[7]
set_disable_timing sb_4__4_/chany_bottom_in[8]
set_disable_timing sb_4__4_/chany_bottom_out[10]
set_disable_timing sb_4__4_/chany_bottom_in[11]
set_disable_timing sb_4__4_/chany_bottom_out[11]
set_disable_timing sb_4__4_/chany_bottom_in[13]
set_disable_timing sb_4__4_/chany_bottom_in[15]
set_disable_timing sb_4__4_/chany_bottom_out[15]
set_disable_timing sb_4__4_/chany_bottom_in[17]
set_disable_timing sb_4__4_/chany_bottom_out[18]
set_disable_timing sb_4__4_/chany_bottom_out[22]
set_disable_timing sb_4__4_/chany_bottom_in[23]
set_disable_timing sb_4__4_/chany_bottom_out[23]
set_disable_timing sb_4__4_/chany_bottom_in[24]
set_disable_timing sb_4__4_/chany_bottom_out[25]
set_disable_timing sb_4__4_/chany_bottom_in[26]
set_disable_timing sb_4__4_/chany_bottom_in[27]
set_disable_timing sb_4__4_/chany_bottom_in[29]
set_disable_timing sb_4__4_/chany_bottom_out[30]
set_disable_timing sb_4__4_/chany_bottom_out[31]
set_disable_timing sb_4__4_/chany_bottom_in[32]
set_disable_timing sb_4__4_/chany_bottom_out[32]
set_disable_timing sb_4__4_/chanx_left_in[0]
set_disable_timing sb_4__4_/chanx_left_out[0]
set_disable_timing sb_4__4_/chanx_left_in[2]
set_disable_timing sb_4__4_/chanx_left_out[2]
set_disable_timing sb_4__4_/chanx_left_in[3]
set_disable_timing sb_4__4_/chanx_left_out[3]
set_disable_timing sb_4__4_/chanx_left_out[4]
set_disable_timing sb_4__4_/chanx_left_in[7]
set_disable_timing sb_4__4_/chanx_left_out[7]
set_disable_timing sb_4__4_/chanx_left_out[8]
set_disable_timing sb_4__4_/chanx_left_out[9]
set_disable_timing sb_4__4_/chanx_left_out[10]
set_disable_timing sb_4__4_/chanx_left_in[12]
set_disable_timing sb_4__4_/chanx_left_out[12]
set_disable_timing sb_4__4_/chanx_left_in[13]
set_disable_timing sb_4__4_/chanx_left_in[14]
set_disable_timing sb_4__4_/chanx_left_in[15]
set_disable_timing sb_4__4_/chanx_left_out[15]
set_disable_timing sb_4__4_/chanx_left_out[16]
set_disable_timing sb_4__4_/chanx_left_out[19]
set_disable_timing sb_4__4_/chanx_left_out[20]
set_disable_timing sb_4__4_/chanx_left_out[22]
set_disable_timing sb_4__4_/chanx_left_in[24]
set_disable_timing sb_4__4_/chanx_left_out[24]
set_disable_timing sb_4__4_/chanx_left_in[25]
set_disable_timing sb_4__4_/chanx_left_in[27]
set_disable_timing sb_4__4_/chanx_left_out[27]
set_disable_timing sb_4__4_/chanx_left_in[28]
set_disable_timing sb_4__4_/chanx_left_in[29]
set_disable_timing sb_4__4_/chanx_left_in[30]
set_disable_timing sb_4__4_/chanx_left_out[30]
set_disable_timing sb_4__4_/chanx_left_in[31]
set_disable_timing sb_4__4_/chanx_left_out[31]
set_disable_timing sb_4__4_/chanx_left_out[32]
set_disable_timing sb_4__4_/mux_right_track_8/in[0]
set_disable_timing sb_4__4_/mux_left_track_1/in[0]
set_disable_timing sb_4__4_/mux_right_track_16/in[0]
set_disable_timing sb_4__4_/mux_left_track_65/in[0]
set_disable_timing sb_4__4_/mux_right_track_24/in[0]
set_disable_timing sb_4__4_/mux_right_track_8/in[1]
set_disable_timing sb_4__4_/mux_left_track_1/in[1]
set_disable_timing sb_4__4_/mux_right_track_32/in[0]
set_disable_timing sb_4__4_/mux_left_track_49/in[0]
set_disable_timing sb_4__4_/mux_right_track_40/in[0]
set_disable_timing sb_4__4_/mux_left_track_41/in[0]
set_disable_timing sb_4__4_/mux_right_track_48/in[0]
set_disable_timing sb_4__4_/mux_left_track_33/in[0]
set_disable_timing sb_4__4_/mux_right_track_16/in[1]
set_disable_timing sb_4__4_/mux_left_track_65/in[1]
set_disable_timing sb_4__4_/mux_right_track_56/in[0]
set_disable_timing sb_4__4_/mux_left_track_25/in[0]
set_disable_timing sb_4__4_/mux_right_track_64/in[0]
set_disable_timing sb_4__4_/mux_left_track_17/in[0]
set_disable_timing sb_4__4_/mux_right_track_0/in[0]
set_disable_timing sb_4__4_/mux_left_track_9/in[0]
set_disable_timing sb_4__4_/mux_right_track_24/in[1]
set_disable_timing sb_4__4_/mux_left_track_57/in[1]
set_disable_timing sb_4__4_/mux_right_track_8/in[2]
set_disable_timing sb_4__4_/mux_left_track_1/in[2]
set_disable_timing sb_4__4_/mux_right_track_16/in[2]
set_disable_timing sb_4__4_/mux_left_track_65/in[2]
set_disable_timing sb_4__4_/mux_right_track_24/in[2]
set_disable_timing sb_4__4_/mux_left_track_57/in[2]
set_disable_timing sb_4__4_/mux_right_track_32/in[1]
set_disable_timing sb_4__4_/mux_left_track_49/in[1]
set_disable_timing sb_4__4_/mux_left_track_49/in[2]
set_disable_timing sb_4__4_/mux_right_track_40/in[1]
set_disable_timing sb_4__4_/mux_left_track_41/in[1]
set_disable_timing sb_4__4_/mux_right_track_48/in[1]
set_disable_timing sb_4__4_/mux_left_track_33/in[1]
set_disable_timing sb_4__4_/mux_right_track_40/in[2]
set_disable_timing sb_4__4_/mux_left_track_41/in[2]
set_disable_timing sb_4__4_/mux_right_track_56/in[1]
set_disable_timing sb_4__4_/mux_left_track_25/in[1]
set_disable_timing sb_4__4_/mux_right_track_64/in[1]
set_disable_timing sb_4__4_/mux_left_track_17/in[1]
set_disable_timing sb_4__4_/mux_right_track_0/in[1]
set_disable_timing sb_4__4_/mux_left_track_9/in[1]
set_disable_timing sb_4__4_/mux_right_track_48/in[2]
set_disable_timing sb_4__4_/mux_left_track_33/in[2]
set_disable_timing sb_4__4_/mux_right_track_8/in[3]
set_disable_timing sb_4__4_/mux_left_track_1/in[3]
set_disable_timing sb_4__4_/mux_right_track_16/in[3]
set_disable_timing sb_4__4_/mux_left_track_65/in[3]
set_disable_timing sb_4__4_/mux_right_track_24/in[3]
set_disable_timing sb_4__4_/mux_left_track_57/in[3]
set_disable_timing sb_4__4_/mux_right_track_56/in[2]
set_disable_timing sb_4__4_/mux_left_track_25/in[2]
set_disable_timing sb_4__4_/mux_left_track_49/in[3]
set_disable_timing sb_4__4_/mux_right_track_40/in[3]
set_disable_timing sb_4__4_/mux_left_track_41/in[3]
set_disable_timing sb_4__4_/mux_right_track_48/in[3]
set_disable_timing sb_4__4_/mux_left_track_33/in[3]
set_disable_timing sb_4__4_/mux_right_track_64/in[2]
set_disable_timing sb_4__4_/mux_left_track_17/in[2]
set_disable_timing sb_4__4_/mux_right_track_0/in[2]
set_disable_timing sb_4__4_/mux_left_track_9/in[2]
set_disable_timing sb_4__4_/mux_top_track_64/in[0]
set_disable_timing sb_4__4_/mux_bottom_track_57/in[0]
set_disable_timing sb_4__4_/mux_top_track_0/in[0]
set_disable_timing sb_4__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_4__4_/mux_top_track_8/in[0]
set_disable_timing sb_4__4_/mux_bottom_track_41/in[0]
set_disable_timing sb_4__4_/mux_top_track_64/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_4__4_/mux_top_track_16/in[0]
set_disable_timing sb_4__4_/mux_top_track_24/in[0]
set_disable_timing sb_4__4_/mux_top_track_32/in[0]
set_disable_timing sb_4__4_/mux_bottom_track_17/in[0]
set_disable_timing sb_4__4_/mux_top_track_0/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_49/in[1]
set_disable_timing sb_4__4_/mux_top_track_40/in[0]
set_disable_timing sb_4__4_/mux_bottom_track_9/in[0]
set_disable_timing sb_4__4_/mux_top_track_48/in[0]
set_disable_timing sb_4__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_4__4_/mux_top_track_56/in[0]
set_disable_timing sb_4__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_4__4_/mux_top_track_8/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_41/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_4__4_/mux_top_track_0/in[2]
set_disable_timing sb_4__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_4__4_/mux_top_track_8/in[2]
set_disable_timing sb_4__4_/mux_bottom_track_41/in[2]
set_disable_timing sb_4__4_/mux_top_track_16/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_33/in[2]
set_disable_timing sb_4__4_/mux_top_track_24/in[1]
set_disable_timing sb_4__4_/mux_top_track_32/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_4__4_/mux_top_track_24/in[2]
set_disable_timing sb_4__4_/mux_bottom_track_25/in[2]
set_disable_timing sb_4__4_/mux_top_track_40/in[1]
set_disable_timing sb_4__4_/mux_top_track_48/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_1/in[1]
set_disable_timing sb_4__4_/mux_top_track_56/in[1]
set_disable_timing sb_4__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_4__4_/mux_top_track_32/in[2]
set_disable_timing sb_4__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_4__4_/mux_top_track_64/in[3]
set_disable_timing sb_4__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_4__4_/mux_top_track_0/in[3]
set_disable_timing sb_4__4_/mux_bottom_track_49/in[3]
set_disable_timing sb_4__4_/mux_top_track_8/in[3]
set_disable_timing sb_4__4_/mux_bottom_track_41/in[3]
set_disable_timing sb_4__4_/mux_top_track_40/in[2]
set_disable_timing sb_4__4_/mux_bottom_track_9/in[2]
set_disable_timing sb_4__4_/mux_top_track_16/in[3]
set_disable_timing sb_4__4_/mux_bottom_track_33/in[3]
set_disable_timing sb_4__4_/mux_top_track_24/in[3]
set_disable_timing sb_4__4_/mux_bottom_track_25/in[3]
set_disable_timing sb_4__4_/mux_top_track_32/in[3]
set_disable_timing sb_4__4_/mux_bottom_track_17/in[3]
set_disable_timing sb_4__4_/mux_top_track_48/in[2]
set_disable_timing sb_4__4_/mux_bottom_track_1/in[2]
set_disable_timing sb_4__4_/mux_top_track_56/in[2]
set_disable_timing sb_4__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_4__4_/mux_right_track_56/in[3]
set_disable_timing sb_4__4_/mux_left_track_9/in[3]
set_disable_timing sb_4__4_/mux_right_track_48/in[4]
set_disable_timing sb_4__4_/mux_left_track_17/in[3]
set_disable_timing sb_4__4_/mux_right_track_40/in[4]
set_disable_timing sb_4__4_/mux_left_track_25/in[3]
set_disable_timing sb_4__4_/mux_right_track_56/in[4]
set_disable_timing sb_4__4_/mux_left_track_9/in[4]
set_disable_timing sb_4__4_/mux_right_track_32/in[4]
set_disable_timing sb_4__4_/mux_left_track_33/in[4]
set_disable_timing sb_4__4_/mux_left_track_41/in[4]
set_disable_timing sb_4__4_/mux_right_track_16/in[4]
set_disable_timing sb_4__4_/mux_left_track_49/in[4]
set_disable_timing sb_4__4_/mux_left_track_17/in[4]
set_disable_timing sb_4__4_/mux_right_track_8/in[4]
set_disable_timing sb_4__4_/mux_left_track_57/in[4]
set_disable_timing sb_4__4_/mux_right_track_0/in[3]
set_disable_timing sb_4__4_/mux_left_track_65/in[4]
set_disable_timing sb_4__4_/mux_left_track_1/in[4]
set_disable_timing sb_4__4_/mux_right_track_40/in[5]
set_disable_timing sb_4__4_/mux_left_track_25/in[4]
set_disable_timing sb_4__4_/mux_left_track_9/in[5]
set_disable_timing sb_4__4_/mux_right_track_48/in[6]
set_disable_timing sb_4__4_/mux_left_track_17/in[5]
set_disable_timing sb_4__4_/mux_right_track_40/in[6]
set_disable_timing sb_4__4_/mux_left_track_25/in[5]
set_disable_timing sb_4__4_/mux_right_track_32/in[5]
set_disable_timing sb_4__4_/mux_left_track_33/in[5]
set_disable_timing sb_4__4_/mux_left_track_33/in[6]
set_disable_timing sb_4__4_/mux_right_track_24/in[5]
set_disable_timing sb_4__4_/mux_left_track_41/in[5]
set_disable_timing sb_4__4_/mux_right_track_16/in[5]
set_disable_timing sb_4__4_/mux_left_track_49/in[5]
set_disable_timing sb_4__4_/mux_right_track_24/in[6]
set_disable_timing sb_4__4_/mux_left_track_41/in[6]
set_disable_timing sb_4__4_/mux_left_track_57/in[5]
set_disable_timing sb_4__4_/mux_right_track_0/in[4]
set_disable_timing sb_4__4_/mux_left_track_65/in[5]
set_disable_timing sb_4__4_/mux_right_track_64/in[4]
set_disable_timing sb_4__4_/mux_left_track_1/in[5]
set_disable_timing sb_4__4_/mux_right_track_16/in[6]
set_disable_timing sb_4__4_/mux_left_track_49/in[6]
set_disable_timing sb_4__4_/mux_right_track_56/in[6]
set_disable_timing sb_4__4_/mux_left_track_9/in[6]
set_disable_timing sb_4__4_/mux_right_track_48/in[7]
set_disable_timing sb_4__4_/mux_left_track_17/in[6]
set_disable_timing sb_4__4_/mux_right_track_40/in[7]
set_disable_timing sb_4__4_/mux_left_track_25/in[6]
set_disable_timing sb_4__4_/mux_right_track_8/in[6]
set_disable_timing sb_4__4_/mux_left_track_57/in[6]
set_disable_timing sb_4__4_/mux_right_track_32/in[7]
set_disable_timing sb_4__4_/mux_left_track_33/in[7]
set_disable_timing sb_4__4_/mux_right_track_24/in[7]
set_disable_timing sb_4__4_/mux_left_track_41/in[7]
set_disable_timing sb_4__4_/mux_left_track_49/in[7]
set_disable_timing sb_4__4_/mux_right_track_0/in[5]
set_disable_timing sb_4__4_/mux_left_track_65/in[6]
set_disable_timing sb_4__4_/mux_right_track_64/in[5]
set_disable_timing sb_4__4_/mux_left_track_1/in[6]
set_disable_timing sb_4__4_/mux_top_track_0/in[4]
set_disable_timing sb_4__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_4__4_/mux_top_track_64/in[4]
set_disable_timing sb_4__4_/mux_top_track_56/in[3]
set_disable_timing sb_4__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_4__4_/mux_top_track_0/in[5]
set_disable_timing sb_4__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_4__4_/mux_top_track_48/in[3]
set_disable_timing sb_4__4_/mux_top_track_40/in[3]
set_disable_timing sb_4__4_/mux_top_track_32/in[4]
set_disable_timing sb_4__4_/mux_bottom_track_33/in[4]
set_disable_timing sb_4__4_/mux_top_track_64/in[5]
set_disable_timing sb_4__4_/mux_bottom_track_1/in[4]
set_disable_timing sb_4__4_/mux_top_track_24/in[4]
set_disable_timing sb_4__4_/mux_top_track_16/in[4]
set_disable_timing sb_4__4_/mux_top_track_8/in[4]
set_disable_timing sb_4__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_4__4_/mux_top_track_56/in[4]
set_disable_timing sb_4__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_4__4_/mux_top_track_0/in[6]
set_disable_timing sb_4__4_/mux_bottom_track_65/in[5]
set_disable_timing sb_4__4_/mux_top_track_64/in[6]
set_disable_timing sb_4__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_4__4_/mux_top_track_56/in[5]
set_disable_timing sb_4__4_/mux_bottom_track_9/in[5]
set_disable_timing sb_4__4_/mux_top_track_48/in[4]
set_disable_timing sb_4__4_/mux_bottom_track_17/in[5]
set_disable_timing sb_4__4_/mux_top_track_48/in[5]
set_disable_timing sb_4__4_/mux_bottom_track_17/in[6]
set_disable_timing sb_4__4_/mux_top_track_40/in[4]
set_disable_timing sb_4__4_/mux_top_track_32/in[5]
set_disable_timing sb_4__4_/mux_top_track_40/in[5]
set_disable_timing sb_4__4_/mux_bottom_track_25/in[6]
set_disable_timing sb_4__4_/mux_top_track_24/in[5]
set_disable_timing sb_4__4_/mux_bottom_track_41/in[5]
set_disable_timing sb_4__4_/mux_top_track_16/in[5]
set_disable_timing sb_4__4_/mux_bottom_track_49/in[5]
set_disable_timing sb_4__4_/mux_top_track_8/in[5]
set_disable_timing sb_4__4_/mux_top_track_32/in[6]
set_disable_timing sb_4__4_/mux_top_track_0/in[7]
set_disable_timing sb_4__4_/mux_bottom_track_65/in[6]
set_disable_timing sb_4__4_/mux_top_track_64/in[7]
set_disable_timing sb_4__4_/mux_bottom_track_1/in[6]
set_disable_timing sb_4__4_/mux_top_track_56/in[6]
set_disable_timing sb_4__4_/mux_top_track_24/in[6]
set_disable_timing sb_4__4_/mux_bottom_track_41/in[6]
set_disable_timing sb_4__4_/mux_top_track_48/in[6]
set_disable_timing sb_4__4_/mux_bottom_track_17/in[7]
set_disable_timing sb_4__4_/mux_top_track_40/in[6]
set_disable_timing sb_4__4_/mux_bottom_track_25/in[7]
set_disable_timing sb_4__4_/mux_top_track_32/in[7]
set_disable_timing sb_4__4_/mux_bottom_track_33/in[7]
set_disable_timing sb_4__4_/mux_top_track_16/in[6]
set_disable_timing sb_4__4_/mux_bottom_track_49/in[6]
set_disable_timing sb_4__4_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_4__5_/chany_top_out[0]
set_disable_timing sb_4__5_/chany_top_in[0]
set_disable_timing sb_4__5_/chany_top_out[1]
set_disable_timing sb_4__5_/chany_top_out[2]
set_disable_timing sb_4__5_/chany_top_in[2]
set_disable_timing sb_4__5_/chany_top_in[3]
set_disable_timing sb_4__5_/chany_top_out[4]
set_disable_timing sb_4__5_/chany_top_in[5]
set_disable_timing sb_4__5_/chany_top_out[6]
set_disable_timing sb_4__5_/chany_top_in[6]
set_disable_timing sb_4__5_/chany_top_in[7]
set_disable_timing sb_4__5_/chany_top_out[8]
set_disable_timing sb_4__5_/chany_top_in[8]
set_disable_timing sb_4__5_/chany_top_in[9]
set_disable_timing sb_4__5_/chany_top_out[10]
set_disable_timing sb_4__5_/chany_top_in[10]
set_disable_timing sb_4__5_/chany_top_in[11]
set_disable_timing sb_4__5_/chany_top_out[12]
set_disable_timing sb_4__5_/chany_top_out[13]
set_disable_timing sb_4__5_/chany_top_in[13]
set_disable_timing sb_4__5_/chany_top_in[14]
set_disable_timing sb_4__5_/chany_top_out[15]
set_disable_timing sb_4__5_/chany_top_out[16]
set_disable_timing sb_4__5_/chany_top_in[16]
set_disable_timing sb_4__5_/chany_top_out[17]
set_disable_timing sb_4__5_/chany_top_in[18]
set_disable_timing sb_4__5_/chany_top_out[19]
set_disable_timing sb_4__5_/chany_top_in[19]
set_disable_timing sb_4__5_/chany_top_out[20]
set_disable_timing sb_4__5_/chany_top_in[20]
set_disable_timing sb_4__5_/chany_top_out[21]
set_disable_timing sb_4__5_/chany_top_in[21]
set_disable_timing sb_4__5_/chany_top_in[22]
set_disable_timing sb_4__5_/chany_top_in[23]
set_disable_timing sb_4__5_/chany_top_out[24]
set_disable_timing sb_4__5_/chany_top_out[25]
set_disable_timing sb_4__5_/chany_top_out[26]
set_disable_timing sb_4__5_/chany_top_in[26]
set_disable_timing sb_4__5_/chany_top_in[27]
set_disable_timing sb_4__5_/chany_top_out[28]
set_disable_timing sb_4__5_/chany_top_in[28]
set_disable_timing sb_4__5_/chany_top_out[29]
set_disable_timing sb_4__5_/chany_top_in[29]
set_disable_timing sb_4__5_/chany_top_in[30]
set_disable_timing sb_4__5_/chany_top_out[31]
set_disable_timing sb_4__5_/chany_top_in[31]
set_disable_timing sb_4__5_/chany_top_out[32]
set_disable_timing sb_4__5_/chany_top_in[32]
set_disable_timing sb_4__5_/chanx_right_out[0]
set_disable_timing sb_4__5_/chanx_right_out[1]
set_disable_timing sb_4__5_/chanx_right_in[1]
set_disable_timing sb_4__5_/chanx_right_out[2]
set_disable_timing sb_4__5_/chanx_right_in[2]
set_disable_timing sb_4__5_/chanx_right_out[3]
set_disable_timing sb_4__5_/chanx_right_in[3]
set_disable_timing sb_4__5_/chanx_right_out[4]
set_disable_timing sb_4__5_/chanx_right_out[5]
set_disable_timing sb_4__5_/chanx_right_in[5]
set_disable_timing sb_4__5_/chanx_right_in[6]
set_disable_timing sb_4__5_/chanx_right_out[7]
set_disable_timing sb_4__5_/chanx_right_in[7]
set_disable_timing sb_4__5_/chanx_right_out[8]
set_disable_timing sb_4__5_/chanx_right_in[8]
set_disable_timing sb_4__5_/chanx_right_in[9]
set_disable_timing sb_4__5_/chanx_right_out[10]
set_disable_timing sb_4__5_/chanx_right_out[11]
set_disable_timing sb_4__5_/chanx_right_in[11]
set_disable_timing sb_4__5_/chanx_right_out[12]
set_disable_timing sb_4__5_/chanx_right_in[12]
set_disable_timing sb_4__5_/chanx_right_out[13]
set_disable_timing sb_4__5_/chanx_right_out[14]
set_disable_timing sb_4__5_/chanx_right_in[14]
set_disable_timing sb_4__5_/chanx_right_out[16]
set_disable_timing sb_4__5_/chanx_right_in[16]
set_disable_timing sb_4__5_/chanx_right_out[17]
set_disable_timing sb_4__5_/chanx_right_in[17]
set_disable_timing sb_4__5_/chanx_right_in[18]
set_disable_timing sb_4__5_/chanx_right_in[20]
set_disable_timing sb_4__5_/chanx_right_in[21]
set_disable_timing sb_4__5_/chanx_right_out[22]
set_disable_timing sb_4__5_/chanx_right_in[22]
set_disable_timing sb_4__5_/chanx_right_out[24]
set_disable_timing sb_4__5_/chanx_right_out[25]
set_disable_timing sb_4__5_/chanx_right_in[25]
set_disable_timing sb_4__5_/chanx_right_out[26]
set_disable_timing sb_4__5_/chanx_right_in[26]
set_disable_timing sb_4__5_/chanx_right_out[27]
set_disable_timing sb_4__5_/chanx_right_in[27]
set_disable_timing sb_4__5_/chanx_right_out[28]
set_disable_timing sb_4__5_/chanx_right_in[28]
set_disable_timing sb_4__5_/chanx_right_in[29]
set_disable_timing sb_4__5_/chanx_right_in[30]
set_disable_timing sb_4__5_/chanx_right_in[31]
set_disable_timing sb_4__5_/chanx_right_out[32]
set_disable_timing sb_4__5_/chanx_right_in[32]
set_disable_timing sb_4__5_/chany_bottom_in[0]
set_disable_timing sb_4__5_/chany_bottom_out[0]
set_disable_timing sb_4__5_/chany_bottom_in[1]
set_disable_timing sb_4__5_/chany_bottom_out[1]
set_disable_timing sb_4__5_/chany_bottom_out[3]
set_disable_timing sb_4__5_/chany_bottom_out[4]
set_disable_timing sb_4__5_/chany_bottom_in[5]
set_disable_timing sb_4__5_/chany_bottom_out[6]
set_disable_timing sb_4__5_/chany_bottom_out[7]
set_disable_timing sb_4__5_/chany_bottom_in[9]
set_disable_timing sb_4__5_/chany_bottom_out[9]
set_disable_timing sb_4__5_/chany_bottom_out[10]
set_disable_timing sb_4__5_/chany_bottom_out[11]
set_disable_timing sb_4__5_/chany_bottom_in[12]
set_disable_timing sb_4__5_/chany_bottom_in[14]
set_disable_timing sb_4__5_/chany_bottom_out[14]
set_disable_timing sb_4__5_/chany_bottom_out[15]
set_disable_timing sb_4__5_/chany_bottom_in[16]
set_disable_timing sb_4__5_/chany_bottom_out[17]
set_disable_timing sb_4__5_/chany_bottom_in[18]
set_disable_timing sb_4__5_/chany_bottom_out[19]
set_disable_timing sb_4__5_/chany_bottom_in[20]
set_disable_timing sb_4__5_/chany_bottom_out[21]
set_disable_timing sb_4__5_/chany_bottom_out[22]
set_disable_timing sb_4__5_/chany_bottom_out[23]
set_disable_timing sb_4__5_/chany_bottom_in[24]
set_disable_timing sb_4__5_/chany_bottom_out[24]
set_disable_timing sb_4__5_/chany_bottom_in[25]
set_disable_timing sb_4__5_/chany_bottom_in[27]
set_disable_timing sb_4__5_/chany_bottom_out[27]
set_disable_timing sb_4__5_/chany_bottom_in[28]
set_disable_timing sb_4__5_/chany_bottom_out[29]
set_disable_timing sb_4__5_/chany_bottom_in[30]
set_disable_timing sb_4__5_/chany_bottom_out[30]
set_disable_timing sb_4__5_/chany_bottom_out[31]
set_disable_timing sb_4__5_/chany_bottom_out[32]
set_disable_timing sb_4__5_/chanx_left_in[0]
set_disable_timing sb_4__5_/chanx_left_in[1]
set_disable_timing sb_4__5_/chanx_left_in[2]
set_disable_timing sb_4__5_/chanx_left_out[2]
set_disable_timing sb_4__5_/chanx_left_in[3]
set_disable_timing sb_4__5_/chanx_left_out[3]
set_disable_timing sb_4__5_/chanx_left_in[4]
set_disable_timing sb_4__5_/chanx_left_out[4]
set_disable_timing sb_4__5_/chanx_left_in[6]
set_disable_timing sb_4__5_/chanx_left_out[6]
set_disable_timing sb_4__5_/chanx_left_in[7]
set_disable_timing sb_4__5_/chanx_left_out[7]
set_disable_timing sb_4__5_/chanx_left_in[9]
set_disable_timing sb_4__5_/chanx_left_out[9]
set_disable_timing sb_4__5_/chanx_left_in[10]
set_disable_timing sb_4__5_/chanx_left_out[10]
set_disable_timing sb_4__5_/chanx_left_in[11]
set_disable_timing sb_4__5_/chanx_left_in[12]
set_disable_timing sb_4__5_/chanx_left_out[12]
set_disable_timing sb_4__5_/chanx_left_in[13]
set_disable_timing sb_4__5_/chanx_left_out[13]
set_disable_timing sb_4__5_/chanx_left_out[15]
set_disable_timing sb_4__5_/chanx_left_in[16]
set_disable_timing sb_4__5_/chanx_left_out[17]
set_disable_timing sb_4__5_/chanx_left_out[18]
set_disable_timing sb_4__5_/chanx_left_in[19]
set_disable_timing sb_4__5_/chanx_left_out[19]
set_disable_timing sb_4__5_/chanx_left_in[21]
set_disable_timing sb_4__5_/chanx_left_out[21]
set_disable_timing sb_4__5_/chanx_left_out[22]
set_disable_timing sb_4__5_/chanx_left_in[23]
set_disable_timing sb_4__5_/chanx_left_out[23]
set_disable_timing sb_4__5_/chanx_left_in[24]
set_disable_timing sb_4__5_/chanx_left_out[24]
set_disable_timing sb_4__5_/chanx_left_in[25]
set_disable_timing sb_4__5_/chanx_left_in[26]
set_disable_timing sb_4__5_/chanx_left_out[26]
set_disable_timing sb_4__5_/chanx_left_in[27]
set_disable_timing sb_4__5_/chanx_left_out[27]
set_disable_timing sb_4__5_/chanx_left_out[28]
set_disable_timing sb_4__5_/chanx_left_out[29]
set_disable_timing sb_4__5_/chanx_left_out[30]
set_disable_timing sb_4__5_/chanx_left_in[31]
set_disable_timing sb_4__5_/chanx_left_out[31]
set_disable_timing sb_4__5_/chanx_left_out[32]
set_disable_timing sb_4__5_/mux_right_track_8/in[0]
set_disable_timing sb_4__5_/mux_left_track_1/in[0]
set_disable_timing sb_4__5_/mux_right_track_16/in[0]
set_disable_timing sb_4__5_/mux_left_track_65/in[0]
set_disable_timing sb_4__5_/mux_right_track_24/in[0]
set_disable_timing sb_4__5_/mux_left_track_57/in[0]
set_disable_timing sb_4__5_/mux_right_track_8/in[1]
set_disable_timing sb_4__5_/mux_left_track_1/in[1]
set_disable_timing sb_4__5_/mux_right_track_32/in[0]
set_disable_timing sb_4__5_/mux_left_track_49/in[0]
set_disable_timing sb_4__5_/mux_right_track_40/in[0]
set_disable_timing sb_4__5_/mux_left_track_41/in[0]
set_disable_timing sb_4__5_/mux_right_track_48/in[0]
set_disable_timing sb_4__5_/mux_left_track_33/in[0]
set_disable_timing sb_4__5_/mux_right_track_16/in[1]
set_disable_timing sb_4__5_/mux_left_track_65/in[1]
set_disable_timing sb_4__5_/mux_right_track_56/in[0]
set_disable_timing sb_4__5_/mux_left_track_25/in[0]
set_disable_timing sb_4__5_/mux_right_track_64/in[0]
set_disable_timing sb_4__5_/mux_left_track_17/in[0]
set_disable_timing sb_4__5_/mux_right_track_0/in[0]
set_disable_timing sb_4__5_/mux_left_track_9/in[0]
set_disable_timing sb_4__5_/mux_right_track_24/in[1]
set_disable_timing sb_4__5_/mux_left_track_57/in[1]
set_disable_timing sb_4__5_/mux_right_track_8/in[2]
set_disable_timing sb_4__5_/mux_left_track_1/in[2]
set_disable_timing sb_4__5_/mux_right_track_16/in[2]
set_disable_timing sb_4__5_/mux_left_track_65/in[2]
set_disable_timing sb_4__5_/mux_right_track_24/in[2]
set_disable_timing sb_4__5_/mux_left_track_57/in[2]
set_disable_timing sb_4__5_/mux_right_track_32/in[1]
set_disable_timing sb_4__5_/mux_left_track_49/in[1]
set_disable_timing sb_4__5_/mux_right_track_32/in[2]
set_disable_timing sb_4__5_/mux_left_track_49/in[2]
set_disable_timing sb_4__5_/mux_right_track_40/in[1]
set_disable_timing sb_4__5_/mux_left_track_41/in[1]
set_disable_timing sb_4__5_/mux_right_track_48/in[1]
set_disable_timing sb_4__5_/mux_left_track_33/in[1]
set_disable_timing sb_4__5_/mux_right_track_40/in[2]
set_disable_timing sb_4__5_/mux_left_track_41/in[2]
set_disable_timing sb_4__5_/mux_right_track_56/in[1]
set_disable_timing sb_4__5_/mux_left_track_25/in[1]
set_disable_timing sb_4__5_/mux_right_track_64/in[1]
set_disable_timing sb_4__5_/mux_left_track_17/in[1]
set_disable_timing sb_4__5_/mux_right_track_0/in[1]
set_disable_timing sb_4__5_/mux_left_track_9/in[1]
set_disable_timing sb_4__5_/mux_right_track_48/in[2]
set_disable_timing sb_4__5_/mux_left_track_33/in[2]
set_disable_timing sb_4__5_/mux_right_track_8/in[3]
set_disable_timing sb_4__5_/mux_left_track_1/in[3]
set_disable_timing sb_4__5_/mux_right_track_16/in[3]
set_disable_timing sb_4__5_/mux_left_track_65/in[3]
set_disable_timing sb_4__5_/mux_right_track_24/in[3]
set_disable_timing sb_4__5_/mux_left_track_57/in[3]
set_disable_timing sb_4__5_/mux_right_track_56/in[2]
set_disable_timing sb_4__5_/mux_left_track_25/in[2]
set_disable_timing sb_4__5_/mux_right_track_32/in[3]
set_disable_timing sb_4__5_/mux_left_track_49/in[3]
set_disable_timing sb_4__5_/mux_right_track_40/in[3]
set_disable_timing sb_4__5_/mux_left_track_41/in[3]
set_disable_timing sb_4__5_/mux_right_track_48/in[3]
set_disable_timing sb_4__5_/mux_left_track_33/in[3]
set_disable_timing sb_4__5_/mux_right_track_64/in[2]
set_disable_timing sb_4__5_/mux_left_track_17/in[2]
set_disable_timing sb_4__5_/mux_right_track_0/in[2]
set_disable_timing sb_4__5_/mux_left_track_9/in[2]
set_disable_timing sb_4__5_/mux_top_track_64/in[0]
set_disable_timing sb_4__5_/mux_top_track_0/in[0]
set_disable_timing sb_4__5_/mux_bottom_track_49/in[0]
set_disable_timing sb_4__5_/mux_top_track_8/in[0]
set_disable_timing sb_4__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_4__5_/mux_top_track_64/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_4__5_/mux_top_track_16/in[0]
set_disable_timing sb_4__5_/mux_top_track_24/in[0]
set_disable_timing sb_4__5_/mux_bottom_track_25/in[0]
set_disable_timing sb_4__5_/mux_top_track_32/in[0]
set_disable_timing sb_4__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_4__5_/mux_top_track_0/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_49/in[1]
set_disable_timing sb_4__5_/mux_top_track_40/in[0]
set_disable_timing sb_4__5_/mux_bottom_track_9/in[0]
set_disable_timing sb_4__5_/mux_top_track_48/in[0]
set_disable_timing sb_4__5_/mux_bottom_track_1/in[0]
set_disable_timing sb_4__5_/mux_top_track_56/in[0]
set_disable_timing sb_4__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_4__5_/mux_top_track_8/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_4__5_/mux_top_track_64/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_57/in[2]
set_disable_timing sb_4__5_/mux_top_track_0/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_49/in[2]
set_disable_timing sb_4__5_/mux_top_track_8/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_4__5_/mux_top_track_16/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_33/in[1]
set_disable_timing sb_4__5_/mux_top_track_16/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_33/in[2]
set_disable_timing sb_4__5_/mux_top_track_24/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_25/in[1]
set_disable_timing sb_4__5_/mux_top_track_32/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_17/in[1]
set_disable_timing sb_4__5_/mux_top_track_24/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_4__5_/mux_top_track_40/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_9/in[1]
set_disable_timing sb_4__5_/mux_top_track_48/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_1/in[1]
set_disable_timing sb_4__5_/mux_top_track_56/in[1]
set_disable_timing sb_4__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_4__5_/mux_top_track_32/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_4__5_/mux_top_track_64/in[3]
set_disable_timing sb_4__5_/mux_top_track_0/in[3]
set_disable_timing sb_4__5_/mux_bottom_track_49/in[3]
set_disable_timing sb_4__5_/mux_top_track_8/in[3]
set_disable_timing sb_4__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_4__5_/mux_top_track_40/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_9/in[2]
set_disable_timing sb_4__5_/mux_top_track_16/in[3]
set_disable_timing sb_4__5_/mux_bottom_track_33/in[3]
set_disable_timing sb_4__5_/mux_top_track_24/in[3]
set_disable_timing sb_4__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_4__5_/mux_top_track_32/in[3]
set_disable_timing sb_4__5_/mux_bottom_track_17/in[3]
set_disable_timing sb_4__5_/mux_top_track_48/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_4__5_/mux_top_track_56/in[2]
set_disable_timing sb_4__5_/mux_bottom_track_65/in[2]
set_disable_timing sb_4__5_/mux_right_track_56/in[3]
set_disable_timing sb_4__5_/mux_left_track_9/in[3]
set_disable_timing sb_4__5_/mux_right_track_48/in[4]
set_disable_timing sb_4__5_/mux_left_track_17/in[3]
set_disable_timing sb_4__5_/mux_right_track_40/in[4]
set_disable_timing sb_4__5_/mux_left_track_25/in[3]
set_disable_timing sb_4__5_/mux_right_track_56/in[4]
set_disable_timing sb_4__5_/mux_left_track_9/in[4]
set_disable_timing sb_4__5_/mux_right_track_32/in[4]
set_disable_timing sb_4__5_/mux_right_track_24/in[4]
set_disable_timing sb_4__5_/mux_left_track_41/in[4]
set_disable_timing sb_4__5_/mux_right_track_16/in[4]
set_disable_timing sb_4__5_/mux_left_track_49/in[4]
set_disable_timing sb_4__5_/mux_right_track_48/in[5]
set_disable_timing sb_4__5_/mux_right_track_8/in[4]
set_disable_timing sb_4__5_/mux_left_track_57/in[4]
set_disable_timing sb_4__5_/mux_right_track_0/in[3]
set_disable_timing sb_4__5_/mux_left_track_65/in[4]
set_disable_timing sb_4__5_/mux_right_track_64/in[3]
set_disable_timing sb_4__5_/mux_left_track_1/in[4]
set_disable_timing sb_4__5_/mux_left_track_25/in[4]
set_disable_timing sb_4__5_/mux_right_track_56/in[5]
set_disable_timing sb_4__5_/mux_left_track_9/in[5]
set_disable_timing sb_4__5_/mux_right_track_48/in[6]
set_disable_timing sb_4__5_/mux_left_track_17/in[5]
set_disable_timing sb_4__5_/mux_right_track_40/in[6]
set_disable_timing sb_4__5_/mux_left_track_25/in[5]
set_disable_timing sb_4__5_/mux_right_track_32/in[5]
set_disable_timing sb_4__5_/mux_left_track_33/in[5]
set_disable_timing sb_4__5_/mux_right_track_32/in[6]
set_disable_timing sb_4__5_/mux_left_track_33/in[6]
set_disable_timing sb_4__5_/mux_right_track_24/in[5]
set_disable_timing sb_4__5_/mux_right_track_16/in[5]
set_disable_timing sb_4__5_/mux_left_track_49/in[5]
set_disable_timing sb_4__5_/mux_right_track_24/in[6]
set_disable_timing sb_4__5_/mux_right_track_8/in[5]
set_disable_timing sb_4__5_/mux_left_track_57/in[5]
set_disable_timing sb_4__5_/mux_right_track_0/in[4]
set_disable_timing sb_4__5_/mux_left_track_65/in[5]
set_disable_timing sb_4__5_/mux_right_track_64/in[4]
set_disable_timing sb_4__5_/mux_left_track_1/in[5]
set_disable_timing sb_4__5_/mux_right_track_16/in[6]
set_disable_timing sb_4__5_/mux_left_track_49/in[6]
set_disable_timing sb_4__5_/mux_right_track_56/in[6]
set_disable_timing sb_4__5_/mux_left_track_9/in[6]
set_disable_timing sb_4__5_/mux_right_track_48/in[7]
set_disable_timing sb_4__5_/mux_left_track_17/in[6]
set_disable_timing sb_4__5_/mux_left_track_25/in[6]
set_disable_timing sb_4__5_/mux_right_track_8/in[6]
set_disable_timing sb_4__5_/mux_left_track_57/in[6]
set_disable_timing sb_4__5_/mux_right_track_32/in[7]
set_disable_timing sb_4__5_/mux_left_track_33/in[7]
set_disable_timing sb_4__5_/mux_right_track_24/in[7]
set_disable_timing sb_4__5_/mux_left_track_41/in[7]
set_disable_timing sb_4__5_/mux_right_track_16/in[7]
set_disable_timing sb_4__5_/mux_left_track_49/in[7]
set_disable_timing sb_4__5_/mux_right_track_0/in[5]
set_disable_timing sb_4__5_/mux_left_track_65/in[6]
set_disable_timing sb_4__5_/mux_right_track_64/in[5]
set_disable_timing sb_4__5_/mux_top_track_0/in[4]
set_disable_timing sb_4__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_4__5_/mux_top_track_64/in[4]
set_disable_timing sb_4__5_/mux_bottom_track_1/in[3]
set_disable_timing sb_4__5_/mux_top_track_56/in[3]
set_disable_timing sb_4__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_4__5_/mux_top_track_0/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_65/in[4]
set_disable_timing sb_4__5_/mux_top_track_48/in[3]
set_disable_timing sb_4__5_/mux_bottom_track_17/in[4]
set_disable_timing sb_4__5_/mux_top_track_40/in[3]
set_disable_timing sb_4__5_/mux_top_track_32/in[4]
set_disable_timing sb_4__5_/mux_bottom_track_33/in[4]
set_disable_timing sb_4__5_/mux_top_track_64/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_4__5_/mux_top_track_24/in[4]
set_disable_timing sb_4__5_/mux_top_track_16/in[4]
set_disable_timing sb_4__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_4__5_/mux_top_track_8/in[4]
set_disable_timing sb_4__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_4__5_/mux_top_track_56/in[4]
set_disable_timing sb_4__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_4__5_/mux_top_track_0/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_65/in[5]
set_disable_timing sb_4__5_/mux_top_track_64/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_1/in[5]
set_disable_timing sb_4__5_/mux_top_track_56/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_4__5_/mux_top_track_48/in[4]
set_disable_timing sb_4__5_/mux_top_track_48/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_17/in[6]
set_disable_timing sb_4__5_/mux_top_track_40/in[4]
set_disable_timing sb_4__5_/mux_bottom_track_25/in[5]
set_disable_timing sb_4__5_/mux_top_track_32/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_33/in[5]
set_disable_timing sb_4__5_/mux_top_track_40/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_25/in[6]
set_disable_timing sb_4__5_/mux_top_track_24/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_41/in[5]
set_disable_timing sb_4__5_/mux_top_track_16/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_49/in[5]
set_disable_timing sb_4__5_/mux_top_track_8/in[5]
set_disable_timing sb_4__5_/mux_bottom_track_57/in[5]
set_disable_timing sb_4__5_/mux_top_track_32/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_33/in[6]
set_disable_timing sb_4__5_/mux_top_track_0/in[7]
set_disable_timing sb_4__5_/mux_bottom_track_65/in[6]
set_disable_timing sb_4__5_/mux_top_track_64/in[7]
set_disable_timing sb_4__5_/mux_bottom_track_1/in[6]
set_disable_timing sb_4__5_/mux_top_track_56/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_9/in[6]
set_disable_timing sb_4__5_/mux_top_track_24/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_41/in[6]
set_disable_timing sb_4__5_/mux_top_track_48/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_17/in[7]
set_disable_timing sb_4__5_/mux_top_track_40/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_25/in[7]
set_disable_timing sb_4__5_/mux_top_track_32/in[7]
set_disable_timing sb_4__5_/mux_top_track_16/in[6]
set_disable_timing sb_4__5_/mux_bottom_track_49/in[6]
set_disable_timing sb_4__5_/mux_top_track_8/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_4__6_/chany_top_out[0]
set_disable_timing sb_4__6_/chany_top_out[1]
set_disable_timing sb_4__6_/chany_top_in[1]
set_disable_timing sb_4__6_/chany_top_out[2]
set_disable_timing sb_4__6_/chany_top_in[2]
set_disable_timing sb_4__6_/chany_top_out[3]
set_disable_timing sb_4__6_/chany_top_in[3]
set_disable_timing sb_4__6_/chany_top_out[4]
set_disable_timing sb_4__6_/chany_top_in[4]
set_disable_timing sb_4__6_/chany_top_out[5]
set_disable_timing sb_4__6_/chany_top_in[5]
set_disable_timing sb_4__6_/chany_top_in[6]
set_disable_timing sb_4__6_/chany_top_out[7]
set_disable_timing sb_4__6_/chany_top_in[7]
set_disable_timing sb_4__6_/chany_top_out[8]
set_disable_timing sb_4__6_/chany_top_in[8]
set_disable_timing sb_4__6_/chany_top_out[9]
set_disable_timing sb_4__6_/chany_top_in[9]
set_disable_timing sb_4__6_/chany_top_in[10]
set_disable_timing sb_4__6_/chany_top_out[11]
set_disable_timing sb_4__6_/chany_top_out[12]
set_disable_timing sb_4__6_/chany_top_in[12]
set_disable_timing sb_4__6_/chany_top_out[13]
set_disable_timing sb_4__6_/chany_top_in[13]
set_disable_timing sb_4__6_/chany_top_out[14]
set_disable_timing sb_4__6_/chany_top_in[15]
set_disable_timing sb_4__6_/chany_top_out[16]
set_disable_timing sb_4__6_/chany_top_out[17]
set_disable_timing sb_4__6_/chany_top_in[17]
set_disable_timing sb_4__6_/chany_top_out[18]
set_disable_timing sb_4__6_/chany_top_in[18]
set_disable_timing sb_4__6_/chany_top_in[19]
set_disable_timing sb_4__6_/chany_top_out[20]
set_disable_timing sb_4__6_/chany_top_in[20]
set_disable_timing sb_4__6_/chany_top_out[21]
set_disable_timing sb_4__6_/chany_top_in[21]
set_disable_timing sb_4__6_/chany_top_out[22]
set_disable_timing sb_4__6_/chany_top_in[22]
set_disable_timing sb_4__6_/chany_top_in[23]
set_disable_timing sb_4__6_/chany_top_out[24]
set_disable_timing sb_4__6_/chany_top_out[25]
set_disable_timing sb_4__6_/chany_top_in[25]
set_disable_timing sb_4__6_/chany_top_out[26]
set_disable_timing sb_4__6_/chany_top_in[26]
set_disable_timing sb_4__6_/chany_top_out[27]
set_disable_timing sb_4__6_/chany_top_in[27]
set_disable_timing sb_4__6_/chany_top_out[28]
set_disable_timing sb_4__6_/chany_top_in[28]
set_disable_timing sb_4__6_/chany_top_out[29]
set_disable_timing sb_4__6_/chany_top_in[29]
set_disable_timing sb_4__6_/chany_top_out[30]
set_disable_timing sb_4__6_/chany_top_in[30]
set_disable_timing sb_4__6_/chany_top_in[31]
set_disable_timing sb_4__6_/chany_top_out[32]
set_disable_timing sb_4__6_/chany_top_in[32]
set_disable_timing sb_4__6_/chanx_right_out[0]
set_disable_timing sb_4__6_/chanx_right_in[0]
set_disable_timing sb_4__6_/chanx_right_out[1]
set_disable_timing sb_4__6_/chanx_right_in[1]
set_disable_timing sb_4__6_/chanx_right_out[2]
set_disable_timing sb_4__6_/chanx_right_in[2]
set_disable_timing sb_4__6_/chanx_right_out[3]
set_disable_timing sb_4__6_/chanx_right_in[3]
set_disable_timing sb_4__6_/chanx_right_out[4]
set_disable_timing sb_4__6_/chanx_right_in[4]
set_disable_timing sb_4__6_/chanx_right_out[5]
set_disable_timing sb_4__6_/chanx_right_in[5]
set_disable_timing sb_4__6_/chanx_right_out[6]
set_disable_timing sb_4__6_/chanx_right_in[6]
set_disable_timing sb_4__6_/chanx_right_in[7]
set_disable_timing sb_4__6_/chanx_right_in[8]
set_disable_timing sb_4__6_/chanx_right_out[9]
set_disable_timing sb_4__6_/chanx_right_in[9]
set_disable_timing sb_4__6_/chanx_right_in[10]
set_disable_timing sb_4__6_/chanx_right_in[11]
set_disable_timing sb_4__6_/chanx_right_in[12]
set_disable_timing sb_4__6_/chanx_right_in[13]
set_disable_timing sb_4__6_/chanx_right_out[14]
set_disable_timing sb_4__6_/chanx_right_in[14]
set_disable_timing sb_4__6_/chanx_right_out[15]
set_disable_timing sb_4__6_/chanx_right_in[15]
set_disable_timing sb_4__6_/chanx_right_out[16]
set_disable_timing sb_4__6_/chanx_right_in[16]
set_disable_timing sb_4__6_/chanx_right_out[17]
set_disable_timing sb_4__6_/chanx_right_in[17]
set_disable_timing sb_4__6_/chanx_right_out[18]
set_disable_timing sb_4__6_/chanx_right_in[18]
set_disable_timing sb_4__6_/chanx_right_out[19]
set_disable_timing sb_4__6_/chanx_right_out[20]
set_disable_timing sb_4__6_/chanx_right_in[20]
set_disable_timing sb_4__6_/chanx_right_out[21]
set_disable_timing sb_4__6_/chanx_right_in[21]
set_disable_timing sb_4__6_/chanx_right_in[22]
set_disable_timing sb_4__6_/chanx_right_out[23]
set_disable_timing sb_4__6_/chanx_right_in[23]
set_disable_timing sb_4__6_/chanx_right_out[24]
set_disable_timing sb_4__6_/chanx_right_in[24]
set_disable_timing sb_4__6_/chanx_right_in[25]
set_disable_timing sb_4__6_/chanx_right_out[27]
set_disable_timing sb_4__6_/chanx_right_in[27]
set_disable_timing sb_4__6_/chanx_right_out[28]
set_disable_timing sb_4__6_/chanx_right_in[28]
set_disable_timing sb_4__6_/chanx_right_out[29]
set_disable_timing sb_4__6_/chanx_right_in[29]
set_disable_timing sb_4__6_/chanx_right_out[30]
set_disable_timing sb_4__6_/chanx_right_in[30]
set_disable_timing sb_4__6_/chanx_right_out[31]
set_disable_timing sb_4__6_/chanx_right_in[31]
set_disable_timing sb_4__6_/chanx_right_out[32]
set_disable_timing sb_4__6_/chanx_right_in[32]
set_disable_timing sb_4__6_/chany_bottom_in[0]
set_disable_timing sb_4__6_/chany_bottom_out[0]
set_disable_timing sb_4__6_/chany_bottom_in[1]
set_disable_timing sb_4__6_/chany_bottom_in[2]
set_disable_timing sb_4__6_/chany_bottom_out[2]
set_disable_timing sb_4__6_/chany_bottom_out[3]
set_disable_timing sb_4__6_/chany_bottom_in[4]
set_disable_timing sb_4__6_/chany_bottom_out[5]
set_disable_timing sb_4__6_/chany_bottom_in[6]
set_disable_timing sb_4__6_/chany_bottom_out[6]
set_disable_timing sb_4__6_/chany_bottom_out[7]
set_disable_timing sb_4__6_/chany_bottom_in[8]
set_disable_timing sb_4__6_/chany_bottom_out[8]
set_disable_timing sb_4__6_/chany_bottom_out[9]
set_disable_timing sb_4__6_/chany_bottom_in[10]
set_disable_timing sb_4__6_/chany_bottom_out[10]
set_disable_timing sb_4__6_/chany_bottom_out[11]
set_disable_timing sb_4__6_/chany_bottom_in[12]
set_disable_timing sb_4__6_/chany_bottom_in[13]
set_disable_timing sb_4__6_/chany_bottom_out[13]
set_disable_timing sb_4__6_/chany_bottom_out[14]
set_disable_timing sb_4__6_/chany_bottom_in[15]
set_disable_timing sb_4__6_/chany_bottom_in[16]
set_disable_timing sb_4__6_/chany_bottom_out[16]
set_disable_timing sb_4__6_/chany_bottom_in[17]
set_disable_timing sb_4__6_/chany_bottom_out[18]
set_disable_timing sb_4__6_/chany_bottom_in[19]
set_disable_timing sb_4__6_/chany_bottom_out[19]
set_disable_timing sb_4__6_/chany_bottom_in[20]
set_disable_timing sb_4__6_/chany_bottom_out[20]
set_disable_timing sb_4__6_/chany_bottom_in[21]
set_disable_timing sb_4__6_/chany_bottom_out[21]
set_disable_timing sb_4__6_/chany_bottom_out[22]
set_disable_timing sb_4__6_/chany_bottom_out[23]
set_disable_timing sb_4__6_/chany_bottom_in[24]
set_disable_timing sb_4__6_/chany_bottom_in[25]
set_disable_timing sb_4__6_/chany_bottom_in[26]
set_disable_timing sb_4__6_/chany_bottom_out[26]
set_disable_timing sb_4__6_/chany_bottom_out[27]
set_disable_timing sb_4__6_/chany_bottom_in[28]
set_disable_timing sb_4__6_/chany_bottom_out[28]
set_disable_timing sb_4__6_/chany_bottom_in[29]
set_disable_timing sb_4__6_/chany_bottom_out[29]
set_disable_timing sb_4__6_/chany_bottom_out[30]
set_disable_timing sb_4__6_/chany_bottom_in[31]
set_disable_timing sb_4__6_/chany_bottom_out[31]
set_disable_timing sb_4__6_/chany_bottom_in[32]
set_disable_timing sb_4__6_/chany_bottom_out[32]
set_disable_timing sb_4__6_/chanx_left_in[0]
set_disable_timing sb_4__6_/chanx_left_out[0]
set_disable_timing sb_4__6_/chanx_left_in[1]
set_disable_timing sb_4__6_/chanx_left_out[1]
set_disable_timing sb_4__6_/chanx_left_in[2]
set_disable_timing sb_4__6_/chanx_left_out[2]
set_disable_timing sb_4__6_/chanx_left_in[3]
set_disable_timing sb_4__6_/chanx_left_out[3]
set_disable_timing sb_4__6_/chanx_left_in[4]
set_disable_timing sb_4__6_/chanx_left_out[4]
set_disable_timing sb_4__6_/chanx_left_in[5]
set_disable_timing sb_4__6_/chanx_left_out[5]
set_disable_timing sb_4__6_/chanx_left_out[6]
set_disable_timing sb_4__6_/chanx_left_in[7]
set_disable_timing sb_4__6_/chanx_left_out[7]
set_disable_timing sb_4__6_/chanx_left_in[8]
set_disable_timing sb_4__6_/chanx_left_out[8]
set_disable_timing sb_4__6_/chanx_left_out[9]
set_disable_timing sb_4__6_/chanx_left_out[10]
set_disable_timing sb_4__6_/chanx_left_out[11]
set_disable_timing sb_4__6_/chanx_left_out[12]
set_disable_timing sb_4__6_/chanx_left_in[13]
set_disable_timing sb_4__6_/chanx_left_out[13]
set_disable_timing sb_4__6_/chanx_left_in[14]
set_disable_timing sb_4__6_/chanx_left_out[14]
set_disable_timing sb_4__6_/chanx_left_in[15]
set_disable_timing sb_4__6_/chanx_left_out[15]
set_disable_timing sb_4__6_/chanx_left_in[16]
set_disable_timing sb_4__6_/chanx_left_out[16]
set_disable_timing sb_4__6_/chanx_left_in[17]
set_disable_timing sb_4__6_/chanx_left_out[17]
set_disable_timing sb_4__6_/chanx_left_in[18]
set_disable_timing sb_4__6_/chanx_left_out[18]
set_disable_timing sb_4__6_/chanx_left_in[19]
set_disable_timing sb_4__6_/chanx_left_out[19]
set_disable_timing sb_4__6_/chanx_left_in[20]
set_disable_timing sb_4__6_/chanx_left_out[20]
set_disable_timing sb_4__6_/chanx_left_out[21]
set_disable_timing sb_4__6_/chanx_left_in[22]
set_disable_timing sb_4__6_/chanx_left_out[22]
set_disable_timing sb_4__6_/chanx_left_out[23]
set_disable_timing sb_4__6_/chanx_left_out[24]
set_disable_timing sb_4__6_/chanx_left_out[25]
set_disable_timing sb_4__6_/chanx_left_in[26]
set_disable_timing sb_4__6_/chanx_left_out[26]
set_disable_timing sb_4__6_/chanx_left_in[28]
set_disable_timing sb_4__6_/chanx_left_in[29]
set_disable_timing sb_4__6_/chanx_left_out[29]
set_disable_timing sb_4__6_/chanx_left_in[30]
set_disable_timing sb_4__6_/chanx_left_out[30]
set_disable_timing sb_4__6_/chanx_left_out[31]
set_disable_timing sb_4__6_/chanx_left_in[32]
set_disable_timing sb_4__6_/chanx_left_out[32]
set_disable_timing sb_4__6_/mux_right_track_8/in[0]
set_disable_timing sb_4__6_/mux_left_track_1/in[0]
set_disable_timing sb_4__6_/mux_right_track_16/in[0]
set_disable_timing sb_4__6_/mux_left_track_65/in[0]
set_disable_timing sb_4__6_/mux_right_track_24/in[0]
set_disable_timing sb_4__6_/mux_left_track_57/in[0]
set_disable_timing sb_4__6_/mux_right_track_8/in[1]
set_disable_timing sb_4__6_/mux_left_track_1/in[1]
set_disable_timing sb_4__6_/mux_right_track_32/in[0]
set_disable_timing sb_4__6_/mux_left_track_49/in[0]
set_disable_timing sb_4__6_/mux_right_track_40/in[0]
set_disable_timing sb_4__6_/mux_left_track_41/in[0]
set_disable_timing sb_4__6_/mux_right_track_48/in[0]
set_disable_timing sb_4__6_/mux_left_track_33/in[0]
set_disable_timing sb_4__6_/mux_right_track_16/in[1]
set_disable_timing sb_4__6_/mux_left_track_65/in[1]
set_disable_timing sb_4__6_/mux_right_track_56/in[0]
set_disable_timing sb_4__6_/mux_left_track_25/in[0]
set_disable_timing sb_4__6_/mux_right_track_64/in[0]
set_disable_timing sb_4__6_/mux_left_track_17/in[0]
set_disable_timing sb_4__6_/mux_right_track_0/in[0]
set_disable_timing sb_4__6_/mux_left_track_9/in[0]
set_disable_timing sb_4__6_/mux_right_track_24/in[1]
set_disable_timing sb_4__6_/mux_right_track_8/in[2]
set_disable_timing sb_4__6_/mux_left_track_1/in[2]
set_disable_timing sb_4__6_/mux_right_track_16/in[2]
set_disable_timing sb_4__6_/mux_left_track_65/in[2]
set_disable_timing sb_4__6_/mux_left_track_57/in[2]
set_disable_timing sb_4__6_/mux_right_track_32/in[1]
set_disable_timing sb_4__6_/mux_left_track_49/in[1]
set_disable_timing sb_4__6_/mux_right_track_32/in[2]
set_disable_timing sb_4__6_/mux_left_track_49/in[2]
set_disable_timing sb_4__6_/mux_right_track_40/in[1]
set_disable_timing sb_4__6_/mux_left_track_41/in[1]
set_disable_timing sb_4__6_/mux_right_track_48/in[1]
set_disable_timing sb_4__6_/mux_left_track_33/in[1]
set_disable_timing sb_4__6_/mux_right_track_40/in[2]
set_disable_timing sb_4__6_/mux_left_track_41/in[2]
set_disable_timing sb_4__6_/mux_right_track_56/in[1]
set_disable_timing sb_4__6_/mux_left_track_25/in[1]
set_disable_timing sb_4__6_/mux_right_track_64/in[1]
set_disable_timing sb_4__6_/mux_left_track_17/in[1]
set_disable_timing sb_4__6_/mux_right_track_0/in[1]
set_disable_timing sb_4__6_/mux_left_track_9/in[1]
set_disable_timing sb_4__6_/mux_right_track_48/in[2]
set_disable_timing sb_4__6_/mux_left_track_33/in[2]
set_disable_timing sb_4__6_/mux_right_track_8/in[3]
set_disable_timing sb_4__6_/mux_left_track_1/in[3]
set_disable_timing sb_4__6_/mux_right_track_16/in[3]
set_disable_timing sb_4__6_/mux_left_track_65/in[3]
set_disable_timing sb_4__6_/mux_right_track_24/in[3]
set_disable_timing sb_4__6_/mux_left_track_57/in[3]
set_disable_timing sb_4__6_/mux_right_track_56/in[2]
set_disable_timing sb_4__6_/mux_left_track_25/in[2]
set_disable_timing sb_4__6_/mux_right_track_32/in[3]
set_disable_timing sb_4__6_/mux_left_track_49/in[3]
set_disable_timing sb_4__6_/mux_right_track_40/in[3]
set_disable_timing sb_4__6_/mux_left_track_41/in[3]
set_disable_timing sb_4__6_/mux_right_track_48/in[3]
set_disable_timing sb_4__6_/mux_left_track_33/in[3]
set_disable_timing sb_4__6_/mux_right_track_64/in[2]
set_disable_timing sb_4__6_/mux_left_track_17/in[2]
set_disable_timing sb_4__6_/mux_right_track_0/in[2]
set_disable_timing sb_4__6_/mux_left_track_9/in[2]
set_disable_timing sb_4__6_/mux_top_track_64/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_57/in[0]
set_disable_timing sb_4__6_/mux_top_track_0/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_49/in[0]
set_disable_timing sb_4__6_/mux_top_track_8/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_41/in[0]
set_disable_timing sb_4__6_/mux_top_track_64/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_4__6_/mux_top_track_16/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_4__6_/mux_top_track_24/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_4__6_/mux_top_track_32/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_4__6_/mux_top_track_0/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_4__6_/mux_top_track_40/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_4__6_/mux_top_track_48/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_4__6_/mux_top_track_56/in[0]
set_disable_timing sb_4__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_4__6_/mux_top_track_8/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_4__6_/mux_top_track_64/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_4__6_/mux_top_track_0/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_4__6_/mux_top_track_8/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_41/in[2]
set_disable_timing sb_4__6_/mux_top_track_16/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[1]
set_disable_timing sb_4__6_/mux_top_track_16/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_4__6_/mux_top_track_24/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_4__6_/mux_top_track_32/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[1]
set_disable_timing sb_4__6_/mux_top_track_24/in[2]
set_disable_timing sb_4__6_/mux_top_track_40/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_4__6_/mux_top_track_48/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_4__6_/mux_top_track_56/in[1]
set_disable_timing sb_4__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_4__6_/mux_top_track_32/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[2]
set_disable_timing sb_4__6_/mux_top_track_64/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_4__6_/mux_top_track_0/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_4__6_/mux_top_track_8/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_4__6_/mux_top_track_40/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_9/in[2]
set_disable_timing sb_4__6_/mux_top_track_16/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[3]
set_disable_timing sb_4__6_/mux_top_track_24/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_25/in[3]
set_disable_timing sb_4__6_/mux_top_track_32/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_4__6_/mux_top_track_48/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_4__6_/mux_top_track_56/in[2]
set_disable_timing sb_4__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_4__6_/mux_right_track_56/in[3]
set_disable_timing sb_4__6_/mux_left_track_9/in[3]
set_disable_timing sb_4__6_/mux_right_track_48/in[4]
set_disable_timing sb_4__6_/mux_left_track_17/in[3]
set_disable_timing sb_4__6_/mux_right_track_40/in[4]
set_disable_timing sb_4__6_/mux_left_track_25/in[3]
set_disable_timing sb_4__6_/mux_right_track_56/in[4]
set_disable_timing sb_4__6_/mux_left_track_9/in[4]
set_disable_timing sb_4__6_/mux_right_track_32/in[4]
set_disable_timing sb_4__6_/mux_left_track_33/in[4]
set_disable_timing sb_4__6_/mux_right_track_24/in[4]
set_disable_timing sb_4__6_/mux_left_track_41/in[4]
set_disable_timing sb_4__6_/mux_right_track_16/in[4]
set_disable_timing sb_4__6_/mux_left_track_49/in[4]
set_disable_timing sb_4__6_/mux_right_track_48/in[5]
set_disable_timing sb_4__6_/mux_left_track_17/in[4]
set_disable_timing sb_4__6_/mux_right_track_8/in[4]
set_disable_timing sb_4__6_/mux_left_track_57/in[4]
set_disable_timing sb_4__6_/mux_right_track_0/in[3]
set_disable_timing sb_4__6_/mux_left_track_65/in[4]
set_disable_timing sb_4__6_/mux_right_track_64/in[3]
set_disable_timing sb_4__6_/mux_left_track_1/in[4]
set_disable_timing sb_4__6_/mux_right_track_40/in[5]
set_disable_timing sb_4__6_/mux_left_track_25/in[4]
set_disable_timing sb_4__6_/mux_right_track_56/in[5]
set_disable_timing sb_4__6_/mux_left_track_9/in[5]
set_disable_timing sb_4__6_/mux_right_track_48/in[6]
set_disable_timing sb_4__6_/mux_left_track_17/in[5]
set_disable_timing sb_4__6_/mux_right_track_40/in[6]
set_disable_timing sb_4__6_/mux_left_track_25/in[5]
set_disable_timing sb_4__6_/mux_right_track_32/in[5]
set_disable_timing sb_4__6_/mux_left_track_33/in[5]
set_disable_timing sb_4__6_/mux_right_track_32/in[6]
set_disable_timing sb_4__6_/mux_left_track_33/in[6]
set_disable_timing sb_4__6_/mux_right_track_24/in[5]
set_disable_timing sb_4__6_/mux_left_track_41/in[5]
set_disable_timing sb_4__6_/mux_right_track_16/in[5]
set_disable_timing sb_4__6_/mux_left_track_49/in[5]
set_disable_timing sb_4__6_/mux_right_track_24/in[6]
set_disable_timing sb_4__6_/mux_left_track_41/in[6]
set_disable_timing sb_4__6_/mux_right_track_8/in[5]
set_disable_timing sb_4__6_/mux_left_track_57/in[5]
set_disable_timing sb_4__6_/mux_right_track_0/in[4]
set_disable_timing sb_4__6_/mux_left_track_65/in[5]
set_disable_timing sb_4__6_/mux_right_track_64/in[4]
set_disable_timing sb_4__6_/mux_left_track_1/in[5]
set_disable_timing sb_4__6_/mux_right_track_16/in[6]
set_disable_timing sb_4__6_/mux_left_track_49/in[6]
set_disable_timing sb_4__6_/mux_right_track_56/in[6]
set_disable_timing sb_4__6_/mux_left_track_9/in[6]
set_disable_timing sb_4__6_/mux_right_track_48/in[7]
set_disable_timing sb_4__6_/mux_left_track_17/in[6]
set_disable_timing sb_4__6_/mux_right_track_40/in[7]
set_disable_timing sb_4__6_/mux_left_track_25/in[6]
set_disable_timing sb_4__6_/mux_right_track_8/in[6]
set_disable_timing sb_4__6_/mux_left_track_57/in[6]
set_disable_timing sb_4__6_/mux_right_track_32/in[7]
set_disable_timing sb_4__6_/mux_left_track_33/in[7]
set_disable_timing sb_4__6_/mux_right_track_24/in[7]
set_disable_timing sb_4__6_/mux_left_track_41/in[7]
set_disable_timing sb_4__6_/mux_left_track_49/in[7]
set_disable_timing sb_4__6_/mux_right_track_0/in[5]
set_disable_timing sb_4__6_/mux_left_track_65/in[6]
set_disable_timing sb_4__6_/mux_right_track_64/in[5]
set_disable_timing sb_4__6_/mux_left_track_1/in[6]
set_disable_timing sb_4__6_/mux_top_track_0/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_4__6_/mux_top_track_64/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_1/in[3]
set_disable_timing sb_4__6_/mux_top_track_56/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_4__6_/mux_top_track_0/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_4__6_/mux_top_track_48/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_4__6_/mux_top_track_40/in[3]
set_disable_timing sb_4__6_/mux_bottom_track_25/in[4]
set_disable_timing sb_4__6_/mux_top_track_32/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_4__6_/mux_top_track_64/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_1/in[4]
set_disable_timing sb_4__6_/mux_top_track_24/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_4__6_/mux_top_track_16/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_49/in[4]
set_disable_timing sb_4__6_/mux_top_track_8/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_4__6_/mux_top_track_56/in[4]
set_disable_timing sb_4__6_/mux_top_track_0/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_65/in[5]
set_disable_timing sb_4__6_/mux_top_track_64/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_1/in[5]
set_disable_timing sb_4__6_/mux_top_track_56/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_9/in[5]
set_disable_timing sb_4__6_/mux_top_track_48/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_4__6_/mux_top_track_48/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_4__6_/mux_top_track_40/in[4]
set_disable_timing sb_4__6_/mux_bottom_track_25/in[5]
set_disable_timing sb_4__6_/mux_top_track_32/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[5]
set_disable_timing sb_4__6_/mux_top_track_40/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_25/in[6]
set_disable_timing sb_4__6_/mux_top_track_24/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_4__6_/mux_top_track_16/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_49/in[5]
set_disable_timing sb_4__6_/mux_top_track_8/in[5]
set_disable_timing sb_4__6_/mux_bottom_track_57/in[5]
set_disable_timing sb_4__6_/mux_top_track_32/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[6]
set_disable_timing sb_4__6_/mux_top_track_0/in[7]
set_disable_timing sb_4__6_/mux_bottom_track_65/in[6]
set_disable_timing sb_4__6_/mux_top_track_64/in[7]
set_disable_timing sb_4__6_/mux_bottom_track_1/in[6]
set_disable_timing sb_4__6_/mux_top_track_56/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_9/in[6]
set_disable_timing sb_4__6_/mux_top_track_24/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_41/in[6]
set_disable_timing sb_4__6_/mux_top_track_48/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_17/in[7]
set_disable_timing sb_4__6_/mux_top_track_40/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_25/in[7]
set_disable_timing sb_4__6_/mux_top_track_32/in[7]
set_disable_timing sb_4__6_/mux_bottom_track_33/in[7]
set_disable_timing sb_4__6_/mux_top_track_16/in[6]
set_disable_timing sb_4__6_/mux_top_track_8/in[6]
set_disable_timing sb_4__6_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__7_
##################################################
set_disable_timing sb_4__7_/chanx_right_out[0]
set_disable_timing sb_4__7_/chanx_right_in[0]
set_disable_timing sb_4__7_/chanx_right_out[1]
set_disable_timing sb_4__7_/chanx_right_in[1]
set_disable_timing sb_4__7_/chanx_right_in[2]
set_disable_timing sb_4__7_/chanx_right_out[3]
set_disable_timing sb_4__7_/chanx_right_in[3]
set_disable_timing sb_4__7_/chanx_right_out[4]
set_disable_timing sb_4__7_/chanx_right_in[4]
set_disable_timing sb_4__7_/chanx_right_out[5]
set_disable_timing sb_4__7_/chanx_right_in[5]
set_disable_timing sb_4__7_/chanx_right_out[6]
set_disable_timing sb_4__7_/chanx_right_in[6]
set_disable_timing sb_4__7_/chanx_right_out[7]
set_disable_timing sb_4__7_/chanx_right_in[7]
set_disable_timing sb_4__7_/chanx_right_out[8]
set_disable_timing sb_4__7_/chanx_right_out[9]
set_disable_timing sb_4__7_/chanx_right_out[10]
set_disable_timing sb_4__7_/chanx_right_in[10]
set_disable_timing sb_4__7_/chanx_right_out[11]
set_disable_timing sb_4__7_/chanx_right_in[11]
set_disable_timing sb_4__7_/chanx_right_out[12]
set_disable_timing sb_4__7_/chanx_right_in[12]
set_disable_timing sb_4__7_/chanx_right_out[13]
set_disable_timing sb_4__7_/chanx_right_in[13]
set_disable_timing sb_4__7_/chanx_right_out[14]
set_disable_timing sb_4__7_/chanx_right_in[14]
set_disable_timing sb_4__7_/chanx_right_out[15]
set_disable_timing sb_4__7_/chanx_right_in[15]
set_disable_timing sb_4__7_/chanx_right_out[16]
set_disable_timing sb_4__7_/chanx_right_in[16]
set_disable_timing sb_4__7_/chanx_right_in[17]
set_disable_timing sb_4__7_/chanx_right_in[18]
set_disable_timing sb_4__7_/chanx_right_out[19]
set_disable_timing sb_4__7_/chanx_right_in[19]
set_disable_timing sb_4__7_/chanx_right_out[20]
set_disable_timing sb_4__7_/chanx_right_in[20]
set_disable_timing sb_4__7_/chanx_right_out[21]
set_disable_timing sb_4__7_/chanx_right_in[21]
set_disable_timing sb_4__7_/chanx_right_out[22]
set_disable_timing sb_4__7_/chanx_right_in[23]
set_disable_timing sb_4__7_/chanx_right_in[24]
set_disable_timing sb_4__7_/chanx_right_out[25]
set_disable_timing sb_4__7_/chanx_right_in[25]
set_disable_timing sb_4__7_/chanx_right_out[26]
set_disable_timing sb_4__7_/chanx_right_in[26]
set_disable_timing sb_4__7_/chanx_right_out[27]
set_disable_timing sb_4__7_/chanx_right_in[27]
set_disable_timing sb_4__7_/chanx_right_out[28]
set_disable_timing sb_4__7_/chanx_right_out[29]
set_disable_timing sb_4__7_/chanx_right_in[29]
set_disable_timing sb_4__7_/chanx_right_in[30]
set_disable_timing sb_4__7_/chanx_right_out[31]
set_disable_timing sb_4__7_/chanx_right_in[31]
set_disable_timing sb_4__7_/chanx_right_out[32]
set_disable_timing sb_4__7_/chanx_right_in[32]
set_disable_timing sb_4__7_/chany_bottom_in[0]
set_disable_timing sb_4__7_/chany_bottom_in[1]
set_disable_timing sb_4__7_/chany_bottom_out[1]
set_disable_timing sb_4__7_/chany_bottom_in[2]
set_disable_timing sb_4__7_/chany_bottom_out[2]
set_disable_timing sb_4__7_/chany_bottom_in[3]
set_disable_timing sb_4__7_/chany_bottom_out[3]
set_disable_timing sb_4__7_/chany_bottom_in[4]
set_disable_timing sb_4__7_/chany_bottom_out[4]
set_disable_timing sb_4__7_/chany_bottom_in[5]
set_disable_timing sb_4__7_/chany_bottom_out[5]
set_disable_timing sb_4__7_/chany_bottom_out[6]
set_disable_timing sb_4__7_/chany_bottom_in[7]
set_disable_timing sb_4__7_/chany_bottom_out[7]
set_disable_timing sb_4__7_/chany_bottom_in[8]
set_disable_timing sb_4__7_/chany_bottom_out[8]
set_disable_timing sb_4__7_/chany_bottom_in[9]
set_disable_timing sb_4__7_/chany_bottom_out[9]
set_disable_timing sb_4__7_/chany_bottom_out[10]
set_disable_timing sb_4__7_/chany_bottom_in[11]
set_disable_timing sb_4__7_/chany_bottom_in[12]
set_disable_timing sb_4__7_/chany_bottom_out[12]
set_disable_timing sb_4__7_/chany_bottom_in[13]
set_disable_timing sb_4__7_/chany_bottom_out[13]
set_disable_timing sb_4__7_/chany_bottom_in[14]
set_disable_timing sb_4__7_/chany_bottom_out[15]
set_disable_timing sb_4__7_/chany_bottom_in[16]
set_disable_timing sb_4__7_/chany_bottom_in[17]
set_disable_timing sb_4__7_/chany_bottom_out[17]
set_disable_timing sb_4__7_/chany_bottom_in[18]
set_disable_timing sb_4__7_/chany_bottom_out[18]
set_disable_timing sb_4__7_/chany_bottom_out[19]
set_disable_timing sb_4__7_/chany_bottom_in[20]
set_disable_timing sb_4__7_/chany_bottom_out[20]
set_disable_timing sb_4__7_/chany_bottom_in[21]
set_disable_timing sb_4__7_/chany_bottom_out[21]
set_disable_timing sb_4__7_/chany_bottom_in[22]
set_disable_timing sb_4__7_/chany_bottom_out[22]
set_disable_timing sb_4__7_/chany_bottom_out[23]
set_disable_timing sb_4__7_/chany_bottom_in[24]
set_disable_timing sb_4__7_/chany_bottom_in[25]
set_disable_timing sb_4__7_/chany_bottom_out[25]
set_disable_timing sb_4__7_/chany_bottom_in[26]
set_disable_timing sb_4__7_/chany_bottom_out[26]
set_disable_timing sb_4__7_/chany_bottom_in[27]
set_disable_timing sb_4__7_/chany_bottom_out[27]
set_disable_timing sb_4__7_/chany_bottom_in[28]
set_disable_timing sb_4__7_/chany_bottom_out[28]
set_disable_timing sb_4__7_/chany_bottom_in[29]
set_disable_timing sb_4__7_/chany_bottom_out[29]
set_disable_timing sb_4__7_/chany_bottom_in[30]
set_disable_timing sb_4__7_/chany_bottom_out[30]
set_disable_timing sb_4__7_/chany_bottom_out[31]
set_disable_timing sb_4__7_/chany_bottom_in[32]
set_disable_timing sb_4__7_/chany_bottom_out[32]
set_disable_timing sb_4__7_/chanx_left_in[0]
set_disable_timing sb_4__7_/chanx_left_out[0]
set_disable_timing sb_4__7_/chanx_left_out[1]
set_disable_timing sb_4__7_/chanx_left_in[2]
set_disable_timing sb_4__7_/chanx_left_out[2]
set_disable_timing sb_4__7_/chanx_left_in[3]
set_disable_timing sb_4__7_/chanx_left_out[3]
set_disable_timing sb_4__7_/chanx_left_in[4]
set_disable_timing sb_4__7_/chanx_left_out[4]
set_disable_timing sb_4__7_/chanx_left_in[5]
set_disable_timing sb_4__7_/chanx_left_out[5]
set_disable_timing sb_4__7_/chanx_left_in[6]
set_disable_timing sb_4__7_/chanx_left_out[6]
set_disable_timing sb_4__7_/chanx_left_in[7]
set_disable_timing sb_4__7_/chanx_left_out[7]
set_disable_timing sb_4__7_/chanx_left_in[8]
set_disable_timing sb_4__7_/chanx_left_out[8]
set_disable_timing sb_4__7_/chanx_left_in[9]
set_disable_timing sb_4__7_/chanx_left_in[10]
set_disable_timing sb_4__7_/chanx_left_in[11]
set_disable_timing sb_4__7_/chanx_left_out[11]
set_disable_timing sb_4__7_/chanx_left_in[12]
set_disable_timing sb_4__7_/chanx_left_out[12]
set_disable_timing sb_4__7_/chanx_left_in[13]
set_disable_timing sb_4__7_/chanx_left_out[13]
set_disable_timing sb_4__7_/chanx_left_in[14]
set_disable_timing sb_4__7_/chanx_left_out[14]
set_disable_timing sb_4__7_/chanx_left_out[15]
set_disable_timing sb_4__7_/chanx_left_out[16]
set_disable_timing sb_4__7_/chanx_left_out[17]
set_disable_timing sb_4__7_/chanx_left_in[18]
set_disable_timing sb_4__7_/chanx_left_out[18]
set_disable_timing sb_4__7_/chanx_left_in[19]
set_disable_timing sb_4__7_/chanx_left_out[19]
set_disable_timing sb_4__7_/chanx_left_in[20]
set_disable_timing sb_4__7_/chanx_left_out[20]
set_disable_timing sb_4__7_/chanx_left_in[21]
set_disable_timing sb_4__7_/chanx_left_out[21]
set_disable_timing sb_4__7_/chanx_left_out[22]
set_disable_timing sb_4__7_/chanx_left_in[24]
set_disable_timing sb_4__7_/chanx_left_out[24]
set_disable_timing sb_4__7_/chanx_left_in[25]
set_disable_timing sb_4__7_/chanx_left_out[25]
set_disable_timing sb_4__7_/chanx_left_in[26]
set_disable_timing sb_4__7_/chanx_left_out[26]
set_disable_timing sb_4__7_/chanx_left_in[27]
set_disable_timing sb_4__7_/chanx_left_out[27]
set_disable_timing sb_4__7_/chanx_left_in[28]
set_disable_timing sb_4__7_/chanx_left_out[28]
set_disable_timing sb_4__7_/chanx_left_in[30]
set_disable_timing sb_4__7_/chanx_left_out[30]
set_disable_timing sb_4__7_/chanx_left_in[31]
set_disable_timing sb_4__7_/chanx_left_out[31]
set_disable_timing sb_4__7_/chanx_left_in[32]
set_disable_timing sb_4__7_/chanx_left_out[32]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_4__7_/right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_4__7_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_4__7_/mux_right_track_0/in[0]
set_disable_timing sb_4__7_/mux_right_track_32/in[0]
set_disable_timing sb_4__7_/mux_right_track_64/in[0]
set_disable_timing sb_4__7_/mux_right_track_0/in[1]
set_disable_timing sb_4__7_/mux_right_track_8/in[0]
set_disable_timing sb_4__7_/mux_right_track_40/in[0]
set_disable_timing sb_4__7_/mux_right_track_8/in[1]
set_disable_timing sb_4__7_/mux_right_track_16/in[0]
set_disable_timing sb_4__7_/mux_right_track_48/in[0]
set_disable_timing sb_4__7_/mux_right_track_16/in[1]
set_disable_timing sb_4__7_/mux_right_track_24/in[0]
set_disable_timing sb_4__7_/mux_right_track_56/in[0]
set_disable_timing sb_4__7_/mux_right_track_24/in[1]
set_disable_timing sb_4__7_/mux_right_track_32/in[1]
set_disable_timing sb_4__7_/mux_right_track_64/in[1]
set_disable_timing sb_4__7_/mux_right_track_0/in[2]
set_disable_timing sb_4__7_/mux_right_track_32/in[2]
set_disable_timing sb_4__7_/mux_right_track_40/in[1]
set_disable_timing sb_4__7_/mux_right_track_8/in[2]
set_disable_timing sb_4__7_/mux_right_track_40/in[2]
set_disable_timing sb_4__7_/mux_right_track_48/in[1]
set_disable_timing sb_4__7_/mux_right_track_16/in[2]
set_disable_timing sb_4__7_/mux_right_track_48/in[2]
set_disable_timing sb_4__7_/mux_right_track_56/in[1]
set_disable_timing sb_4__7_/mux_left_track_1/in[3]
set_disable_timing sb_4__7_/mux_left_track_33/in[4]
set_disable_timing sb_4__7_/mux_left_track_65/in[3]
set_disable_timing sb_4__7_/mux_left_track_1/in[4]
set_disable_timing sb_4__7_/mux_left_track_9/in[4]
set_disable_timing sb_4__7_/mux_left_track_41/in[4]
set_disable_timing sb_4__7_/mux_left_track_9/in[5]
set_disable_timing sb_4__7_/mux_left_track_17/in[4]
set_disable_timing sb_4__7_/mux_left_track_49/in[4]
set_disable_timing sb_4__7_/mux_left_track_17/in[5]
set_disable_timing sb_4__7_/mux_left_track_25/in[4]
set_disable_timing sb_4__7_/mux_left_track_57/in[3]
set_disable_timing sb_4__7_/mux_left_track_25/in[5]
set_disable_timing sb_4__7_/mux_left_track_33/in[5]
set_disable_timing sb_4__7_/mux_left_track_65/in[4]
set_disable_timing sb_4__7_/mux_left_track_1/in[5]
set_disable_timing sb_4__7_/mux_left_track_33/in[6]
set_disable_timing sb_4__7_/mux_left_track_41/in[5]
set_disable_timing sb_4__7_/mux_left_track_9/in[6]
set_disable_timing sb_4__7_/mux_left_track_41/in[6]
set_disable_timing sb_4__7_/mux_left_track_49/in[5]
set_disable_timing sb_4__7_/mux_left_track_17/in[6]
set_disable_timing sb_4__7_/mux_left_track_49/in[6]
set_disable_timing sb_4__7_/mux_left_track_57/in[4]
set_disable_timing sb_4__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_63/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_47/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_39/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_27/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_49/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_4__7_/mux_right_track_56/in[2]
set_disable_timing sb_4__7_/mux_left_track_9/in[0]
set_disable_timing sb_4__7_/mux_right_track_48/in[3]
set_disable_timing sb_4__7_/mux_left_track_17/in[0]
set_disable_timing sb_4__7_/mux_right_track_40/in[3]
set_disable_timing sb_4__7_/mux_left_track_25/in[0]
set_disable_timing sb_4__7_/mux_right_track_32/in[3]
set_disable_timing sb_4__7_/mux_left_track_33/in[0]
set_disable_timing sb_4__7_/mux_right_track_24/in[2]
set_disable_timing sb_4__7_/mux_left_track_41/in[0]
set_disable_timing sb_4__7_/mux_right_track_16/in[3]
set_disable_timing sb_4__7_/mux_left_track_49/in[0]
set_disable_timing sb_4__7_/mux_right_track_8/in[3]
set_disable_timing sb_4__7_/mux_left_track_57/in[0]
set_disable_timing sb_4__7_/mux_right_track_0/in[3]
set_disable_timing sb_4__7_/mux_left_track_65/in[0]
set_disable_timing sb_4__7_/mux_right_track_64/in[2]
set_disable_timing sb_4__7_/mux_left_track_1/in[0]
set_disable_timing sb_4__7_/mux_right_track_56/in[3]
set_disable_timing sb_4__7_/mux_left_track_9/in[1]
set_disable_timing sb_4__7_/mux_left_track_17/in[1]
set_disable_timing sb_4__7_/mux_right_track_40/in[4]
set_disable_timing sb_4__7_/mux_left_track_25/in[1]
set_disable_timing sb_4__7_/mux_right_track_32/in[4]
set_disable_timing sb_4__7_/mux_left_track_33/in[1]
set_disable_timing sb_4__7_/mux_right_track_24/in[3]
set_disable_timing sb_4__7_/mux_left_track_41/in[1]
set_disable_timing sb_4__7_/mux_right_track_16/in[4]
set_disable_timing sb_4__7_/mux_left_track_49/in[1]
set_disable_timing sb_4__7_/mux_right_track_8/in[4]
set_disable_timing sb_4__7_/mux_left_track_57/in[1]
set_disable_timing sb_4__7_/mux_right_track_0/in[4]
set_disable_timing sb_4__7_/mux_left_track_65/in[1]
set_disable_timing sb_4__7_/mux_right_track_64/in[3]
set_disable_timing sb_4__7_/mux_left_track_1/in[1]
set_disable_timing sb_4__7_/mux_right_track_56/in[4]
set_disable_timing sb_4__7_/mux_left_track_9/in[2]
set_disable_timing sb_4__7_/mux_right_track_48/in[5]
set_disable_timing sb_4__7_/mux_left_track_17/in[2]
set_disable_timing sb_4__7_/mux_right_track_40/in[5]
set_disable_timing sb_4__7_/mux_left_track_25/in[2]
set_disable_timing sb_4__7_/mux_right_track_32/in[5]
set_disable_timing sb_4__7_/mux_left_track_33/in[2]
set_disable_timing sb_4__7_/mux_right_track_24/in[4]
set_disable_timing sb_4__7_/mux_left_track_41/in[2]
set_disable_timing sb_4__7_/mux_right_track_16/in[5]
set_disable_timing sb_4__7_/mux_left_track_49/in[2]
set_disable_timing sb_4__7_/mux_right_track_8/in[5]
set_disable_timing sb_4__7_/mux_left_track_57/in[2]
set_disable_timing sb_4__7_/mux_right_track_0/in[5]
set_disable_timing sb_4__7_/mux_left_track_65/in[2]
set_disable_timing sb_4__7_/mux_right_track_64/in[4]
set_disable_timing sb_4__7_/mux_left_track_1/in[2]
set_disable_timing sb_4__7_/mux_right_track_56/in[5]
set_disable_timing sb_4__7_/mux_left_track_9/in[3]
set_disable_timing sb_4__7_/mux_right_track_48/in[6]
set_disable_timing sb_4__7_/mux_left_track_17/in[3]
set_disable_timing sb_4__7_/mux_right_track_40/in[6]
set_disable_timing sb_4__7_/mux_left_track_25/in[3]
set_disable_timing sb_4__7_/mux_right_track_32/in[6]
set_disable_timing sb_4__7_/mux_left_track_33/in[3]
set_disable_timing sb_4__7_/mux_right_track_24/in[5]
set_disable_timing sb_4__7_/mux_left_track_41/in[3]
set_disable_timing sb_4__7_/mux_right_track_16/in[6]
set_disable_timing sb_4__7_/mux_left_track_49/in[3]
set_disable_timing sb_4__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_1/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_4__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_21/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_25/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_27/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_7/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_37/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_39/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_41/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_45/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_13/in[1]
set_disable_timing sb_4__7_/mux_bottom_track_15/in[1]
##################################################
# Disable timing for Switch block sb_1__0_
##################################################
set_disable_timing sb_5__0_/chany_top_out[0]
set_disable_timing sb_5__0_/chany_top_out[1]
set_disable_timing sb_5__0_/chany_top_out[3]
set_disable_timing sb_5__0_/chany_top_out[6]
set_disable_timing sb_5__0_/chany_top_in[7]
set_disable_timing sb_5__0_/chany_top_out[9]
set_disable_timing sb_5__0_/chany_top_out[13]
set_disable_timing sb_5__0_/chany_top_in[13]
set_disable_timing sb_5__0_/chany_top_out[14]
set_disable_timing sb_5__0_/chany_top_in[14]
set_disable_timing sb_5__0_/chany_top_out[16]
set_disable_timing sb_5__0_/chany_top_out[18]
set_disable_timing sb_5__0_/chany_top_in[20]
set_disable_timing sb_5__0_/chany_top_out[21]
set_disable_timing sb_5__0_/chany_top_out[22]
set_disable_timing sb_5__0_/chany_top_out[23]
set_disable_timing sb_5__0_/chany_top_in[24]
set_disable_timing sb_5__0_/chany_top_in[25]
set_disable_timing sb_5__0_/chany_top_out[27]
set_disable_timing sb_5__0_/chany_top_in[29]
set_disable_timing sb_5__0_/chany_top_in[31]
set_disable_timing sb_5__0_/chany_top_out[32]
set_disable_timing sb_5__0_/chanx_right_in[3]
set_disable_timing sb_5__0_/chanx_right_in[7]
set_disable_timing sb_5__0_/chanx_right_in[11]
set_disable_timing sb_5__0_/chanx_right_in[15]
set_disable_timing sb_5__0_/chanx_right_in[21]
set_disable_timing sb_5__0_/chanx_right_in[22]
set_disable_timing sb_5__0_/chanx_right_in[27]
set_disable_timing sb_5__0_/chanx_right_in[31]
set_disable_timing sb_5__0_/chanx_right_in[32]
set_disable_timing sb_5__0_/chanx_left_out[22]
set_disable_timing sb_5__0_/chanx_left_out[23]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_ovch_3_0_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_oack_3_0_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0]
set_disable_timing sb_5__0_/top_left_grid_right_width_0_height_0_subtile_0__pin_olck_3_0_[0]
set_disable_timing sb_5__0_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_5__0_/right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_5__0_/right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_5__0_/right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_0_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_4_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_8_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_12_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_16_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_20_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_24_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_28_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_0_32_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_1_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_5_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_9_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_13_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_17_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_21_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_25_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_29_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_1_33_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_2_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_6_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_10_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_14_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_18_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_22_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_26_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_30_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_2_34_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_3_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_7_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_11_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_15_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_19_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_23_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_27_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_odata_3_31_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_ovch_0_0_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_1_1_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_oack_3_1_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_0_1_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_ordy_2_1_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_1_1_[0]
set_disable_timing sb_5__0_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_olck_3_1_[0]
set_disable_timing sb_5__0_/left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_5__0_/left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_5__0_/mux_top_track_0/in[0]
set_disable_timing sb_5__0_/mux_top_track_16/in[0]
set_disable_timing sb_5__0_/mux_top_track_32/in[0]
set_disable_timing sb_5__0_/mux_top_track_48/in[0]
set_disable_timing sb_5__0_/mux_top_track_64/in[0]
set_disable_timing sb_5__0_/mux_top_track_0/in[1]
set_disable_timing sb_5__0_/mux_top_track_2/in[0]
set_disable_timing sb_5__0_/mux_top_track_18/in[0]
set_disable_timing sb_5__0_/mux_top_track_34/in[0]
set_disable_timing sb_5__0_/mux_top_track_50/in[0]
set_disable_timing sb_5__0_/mux_top_track_4/in[0]
set_disable_timing sb_5__0_/mux_top_track_26/in[0]
set_disable_timing sb_5__0_/mux_top_track_48/in[1]
set_disable_timing sb_5__0_/mux_top_track_6/in[0]
set_disable_timing sb_5__0_/mux_top_track_28/in[0]
set_disable_timing sb_5__0_/mux_top_track_50/in[1]
set_disable_timing sb_5__0_/mux_top_track_8/in[0]
set_disable_timing sb_5__0_/mux_top_track_30/in[0]
set_disable_timing sb_5__0_/mux_top_track_52/in[0]
set_disable_timing sb_5__0_/mux_top_track_10/in[0]
set_disable_timing sb_5__0_/mux_top_track_32/in[1]
set_disable_timing sb_5__0_/mux_top_track_54/in[0]
set_disable_timing sb_5__0_/mux_top_track_12/in[0]
set_disable_timing sb_5__0_/mux_top_track_34/in[1]
set_disable_timing sb_5__0_/mux_top_track_56/in[0]
set_disable_timing sb_5__0_/mux_top_track_14/in[0]
set_disable_timing sb_5__0_/mux_top_track_36/in[0]
set_disable_timing sb_5__0_/mux_top_track_58/in[0]
set_disable_timing sb_5__0_/mux_top_track_14/in[1]
set_disable_timing sb_5__0_/mux_top_track_16/in[1]
set_disable_timing sb_5__0_/mux_top_track_32/in[2]
set_disable_timing sb_5__0_/mux_top_track_64/in[1]
set_disable_timing sb_5__0_/mux_top_track_0/in[2]
set_disable_timing sb_5__0_/mux_top_track_16/in[2]
set_disable_timing sb_5__0_/mux_top_track_18/in[1]
set_disable_timing sb_5__0_/mux_top_track_34/in[2]
set_disable_timing sb_5__0_/mux_top_track_50/in[2]
set_disable_timing sb_5__0_/mux_top_track_2/in[1]
set_disable_timing sb_5__0_/mux_top_track_18/in[2]
set_disable_timing sb_5__0_/mux_top_track_20/in[0]
set_disable_timing sb_5__0_/mux_top_track_36/in[1]
set_disable_timing sb_5__0_/mux_top_track_52/in[1]
set_disable_timing sb_5__0_/mux_top_track_0/in[3]
set_disable_timing sb_5__0_/mux_top_track_22/in[0]
set_disable_timing sb_5__0_/mux_top_track_44/in[0]
set_disable_timing sb_5__0_/mux_top_track_2/in[2]
set_disable_timing sb_5__0_/mux_top_track_24/in[0]
set_disable_timing sb_5__0_/mux_top_track_46/in[0]
set_disable_timing sb_5__0_/mux_top_track_4/in[1]
set_disable_timing sb_5__0_/mux_top_track_26/in[1]
set_disable_timing sb_5__0_/mux_top_track_48/in[3]
set_disable_timing sb_5__0_/mux_top_track_6/in[1]
set_disable_timing sb_5__0_/mux_top_track_28/in[1]
set_disable_timing sb_5__0_/mux_top_track_50/in[3]
set_disable_timing sb_5__0_/mux_top_track_8/in[1]
set_disable_timing sb_5__0_/mux_top_track_30/in[1]
set_disable_timing sb_5__0_/mux_top_track_52/in[2]
set_disable_timing sb_5__0_/mux_top_track_10/in[1]
set_disable_timing sb_5__0_/mux_top_track_32/in[3]
set_disable_timing sb_5__0_/mux_top_track_54/in[1]
set_disable_timing sb_5__0_/mux_top_track_0/in[4]
set_disable_timing sb_5__0_/mux_top_track_16/in[3]
set_disable_timing sb_5__0_/mux_top_track_32/in[4]
set_disable_timing sb_5__0_/mux_top_track_34/in[3]
set_disable_timing sb_5__0_/mux_top_track_50/in[4]
set_disable_timing sb_5__0_/mux_top_track_2/in[3]
set_disable_timing sb_5__0_/mux_top_track_18/in[3]
set_disable_timing sb_5__0_/mux_top_track_34/in[4]
set_disable_timing sb_5__0_/mux_top_track_36/in[2]
set_disable_timing sb_5__0_/mux_top_track_52/in[3]
set_disable_timing sb_5__0_/mux_top_track_4/in[2]
set_disable_timing sb_5__0_/mux_top_track_20/in[1]
set_disable_timing sb_5__0_/mux_top_track_36/in[3]
set_disable_timing sb_5__0_/mux_top_track_38/in[0]
set_disable_timing sb_5__0_/mux_top_track_54/in[2]
set_disable_timing sb_5__0_/mux_top_track_18/in[4]
set_disable_timing sb_5__0_/mux_top_track_40/in[0]
set_disable_timing sb_5__0_/mux_top_track_62/in[0]
set_disable_timing sb_5__0_/mux_top_track_20/in[2]
set_disable_timing sb_5__0_/mux_top_track_42/in[0]
set_disable_timing sb_5__0_/mux_top_track_64/in[2]
set_disable_timing sb_5__0_/mux_top_track_0/in[5]
set_disable_timing sb_5__0_/mux_top_track_22/in[1]
set_disable_timing sb_5__0_/mux_top_track_44/in[1]
set_disable_timing sb_5__0_/mux_top_track_2/in[4]
set_disable_timing sb_5__0_/mux_top_track_24/in[1]
set_disable_timing sb_5__0_/mux_top_track_46/in[1]
set_disable_timing sb_5__0_/mux_top_track_4/in[3]
set_disable_timing sb_5__0_/mux_top_track_26/in[2]
set_disable_timing sb_5__0_/mux_top_track_48/in[4]
set_disable_timing sb_5__0_/mux_top_track_6/in[2]
set_disable_timing sb_5__0_/mux_top_track_28/in[2]
set_disable_timing sb_5__0_/mux_top_track_50/in[5]
set_disable_timing sb_5__0_/mux_top_track_2/in[5]
set_disable_timing sb_5__0_/mux_top_track_18/in[5]
set_disable_timing sb_5__0_/mux_top_track_34/in[5]
set_disable_timing sb_5__0_/mux_top_track_50/in[6]
set_disable_timing sb_5__0_/mux_top_track_52/in[4]
set_disable_timing sb_5__0_/mux_top_track_4/in[4]
set_disable_timing sb_5__0_/mux_top_track_20/in[3]
set_disable_timing sb_5__0_/mux_top_track_36/in[4]
set_disable_timing sb_5__0_/mux_top_track_52/in[5]
set_disable_timing sb_5__0_/mux_top_track_54/in[3]
set_disable_timing sb_5__0_/mux_top_track_6/in[3]
set_disable_timing sb_5__0_/mux_top_track_22/in[2]
set_disable_timing sb_5__0_/mux_top_track_38/in[1]
set_disable_timing sb_5__0_/mux_top_track_54/in[4]
set_disable_timing sb_5__0_/mux_top_track_56/in[1]
set_disable_timing sb_5__0_/mux_top_track_14/in[2]
set_disable_timing sb_5__0_/mux_top_track_36/in[5]
set_disable_timing sb_5__0_/mux_top_track_58/in[1]
set_disable_timing sb_5__0_/mux_top_track_16/in[4]
set_disable_timing sb_5__0_/mux_top_track_38/in[2]
set_disable_timing sb_5__0_/mux_top_track_60/in[0]
set_disable_timing sb_5__0_/mux_top_track_18/in[6]
set_disable_timing sb_5__0_/mux_top_track_40/in[1]
set_disable_timing sb_5__0_/mux_top_track_62/in[1]
set_disable_timing sb_5__0_/mux_top_track_20/in[4]
set_disable_timing sb_5__0_/mux_top_track_42/in[1]
set_disable_timing sb_5__0_/mux_top_track_64/in[3]
set_disable_timing sb_5__0_/mux_top_track_0/in[6]
set_disable_timing sb_5__0_/mux_top_track_22/in[3]
set_disable_timing sb_5__0_/mux_top_track_44/in[2]
set_disable_timing sb_5__0_/mux_top_track_2/in[6]
set_disable_timing sb_5__0_/mux_top_track_24/in[2]
set_disable_timing sb_5__0_/mux_top_track_46/in[2]
set_disable_timing sb_5__0_/mux_top_track_2/in[7]
set_disable_timing sb_5__0_/mux_top_track_20/in[5]
set_disable_timing sb_5__0_/mux_top_track_36/in[6]
set_disable_timing sb_5__0_/mux_top_track_52/in[6]
set_disable_timing sb_5__0_/mux_top_track_4/in[6]
set_disable_timing sb_5__0_/mux_top_track_6/in[4]
set_disable_timing sb_5__0_/mux_top_track_22/in[4]
set_disable_timing sb_5__0_/mux_top_track_38/in[3]
set_disable_timing sb_5__0_/mux_top_track_54/in[5]
set_disable_timing sb_5__0_/mux_top_track_8/in[2]
set_disable_timing sb_5__0_/mux_top_track_52/in[7]
set_disable_timing sb_5__0_/mux_top_track_32/in[5]
set_disable_timing sb_5__0_/mux_top_track_54/in[6]
set_disable_timing sb_5__0_/mux_top_track_12/in[1]
set_disable_timing sb_5__0_/mux_top_track_56/in[2]
set_disable_timing sb_5__0_/mux_top_track_14/in[3]
set_disable_timing sb_5__0_/mux_top_track_36/in[7]
set_disable_timing sb_5__0_/mux_top_track_16/in[5]
set_disable_timing sb_5__0_/mux_top_track_38/in[4]
set_disable_timing sb_5__0_/mux_top_track_18/in[7]
set_disable_timing sb_5__0_/mux_top_track_62/in[2]
set_disable_timing sb_5__0_/mux_top_track_2/in[8]
set_disable_timing sb_5__0_/mux_top_track_18/in[8]
set_disable_timing sb_5__0_/mux_top_track_20/in[6]
set_disable_timing sb_5__0_/mux_top_track_36/in[8]
set_disable_timing sb_5__0_/mux_top_track_52/in[8]
set_disable_timing sb_5__0_/mux_top_track_4/in[7]
set_disable_timing sb_5__0_/mux_top_track_20/in[7]
set_disable_timing sb_5__0_/mux_top_track_22/in[5]
set_disable_timing sb_5__0_/mux_top_track_54/in[7]
set_disable_timing sb_5__0_/mux_top_track_6/in[5]
set_disable_timing sb_5__0_/mux_top_track_22/in[6]
set_disable_timing sb_5__0_/mux_top_track_24/in[3]
set_disable_timing sb_5__0_/mux_top_track_40/in[3]
set_disable_timing sb_5__0_/mux_top_track_56/in[3]
set_disable_timing sb_5__0_/mux_top_track_24/in[4]
set_disable_timing sb_5__0_/mux_top_track_26/in[3]
set_disable_timing sb_5__0_/mux_top_track_42/in[2]
set_disable_timing sb_5__0_/mux_top_track_58/in[3]
set_disable_timing sb_5__0_/mux_top_track_10/in[3]
set_disable_timing sb_5__0_/mux_top_track_26/in[4]
set_disable_timing sb_5__0_/mux_top_track_28/in[3]
set_disable_timing sb_5__0_/mux_top_track_44/in[3]
set_disable_timing sb_5__0_/mux_top_track_60/in[2]
set_disable_timing sb_5__0_/mux_top_track_12/in[2]
set_disable_timing sb_5__0_/mux_top_track_28/in[4]
set_disable_timing sb_5__0_/mux_top_track_30/in[3]
set_disable_timing sb_5__0_/mux_top_track_46/in[3]
set_disable_timing sb_5__0_/mux_top_track_62/in[3]
set_disable_timing sb_5__0_/mux_top_track_14/in[4]
set_disable_timing sb_5__0_/mux_top_track_30/in[4]
set_disable_timing sb_5__0_/mux_top_track_32/in[6]
set_disable_timing sb_5__0_/mux_top_track_48/in[5]
set_disable_timing sb_5__0_/mux_top_track_64/in[4]
set_disable_timing sb_5__0_/mux_top_track_0/in[7]
set_disable_timing sb_5__0_/mux_top_track_32/in[7]
set_disable_timing sb_5__0_/mux_top_track_34/in[7]
set_disable_timing sb_5__0_/mux_top_track_50/in[7]
set_disable_timing sb_5__0_/mux_top_track_2/in[9]
set_disable_timing sb_5__0_/mux_top_track_18/in[9]
set_disable_timing sb_5__0_/mux_top_track_34/in[8]
set_disable_timing sb_5__0_/mux_top_track_36/in[9]
set_disable_timing sb_5__0_/mux_top_track_52/in[9]
set_disable_timing sb_5__0_/mux_top_track_4/in[8]
set_disable_timing sb_5__0_/mux_top_track_20/in[8]
set_disable_timing sb_5__0_/mux_top_track_36/in[10]
set_disable_timing sb_5__0_/mux_top_track_38/in[6]
set_disable_timing sb_5__0_/mux_top_track_54/in[8]
set_disable_timing sb_5__0_/mux_right_track_0/in[3]
set_disable_timing sb_5__0_/mux_right_track_32/in[4]
set_disable_timing sb_5__0_/mux_right_track_64/in[3]
set_disable_timing sb_5__0_/mux_right_track_0/in[4]
set_disable_timing sb_5__0_/mux_right_track_40/in[4]
set_disable_timing sb_5__0_/mux_right_track_8/in[5]
set_disable_timing sb_5__0_/mux_right_track_16/in[4]
set_disable_timing sb_5__0_/mux_right_track_48/in[4]
set_disable_timing sb_5__0_/mux_right_track_16/in[5]
set_disable_timing sb_5__0_/mux_right_track_24/in[4]
set_disable_timing sb_5__0_/mux_right_track_56/in[3]
set_disable_timing sb_5__0_/mux_right_track_32/in[5]
set_disable_timing sb_5__0_/mux_right_track_64/in[4]
set_disable_timing sb_5__0_/mux_right_track_0/in[5]
set_disable_timing sb_5__0_/mux_right_track_32/in[6]
set_disable_timing sb_5__0_/mux_right_track_40/in[5]
set_disable_timing sb_5__0_/mux_right_track_8/in[6]
set_disable_timing sb_5__0_/mux_right_track_48/in[5]
set_disable_timing sb_5__0_/mux_right_track_16/in[6]
set_disable_timing sb_5__0_/mux_right_track_48/in[6]
set_disable_timing sb_5__0_/mux_right_track_56/in[4]
set_disable_timing sb_5__0_/mux_left_track_1/in[4]
set_disable_timing sb_5__0_/mux_left_track_33/in[4]
set_disable_timing sb_5__0_/mux_left_track_65/in[4]
set_disable_timing sb_5__0_/mux_left_track_1/in[5]
set_disable_timing sb_5__0_/mux_left_track_9/in[3]
set_disable_timing sb_5__0_/mux_left_track_41/in[4]
set_disable_timing sb_5__0_/mux_left_track_9/in[4]
set_disable_timing sb_5__0_/mux_left_track_17/in[3]
set_disable_timing sb_5__0_/mux_left_track_49/in[4]
set_disable_timing sb_5__0_/mux_left_track_25/in[3]
set_disable_timing sb_5__0_/mux_left_track_33/in[5]
set_disable_timing sb_5__0_/mux_left_track_41/in[5]
set_disable_timing sb_5__0_/mux_left_track_49/in[5]
set_disable_timing sb_5__0_/mux_left_track_57/in[4]
set_disable_timing sb_5__0_/mux_left_track_65/in[5]
set_disable_timing sb_5__0_/mux_left_track_1/in[6]
set_disable_timing sb_5__0_/mux_left_track_33/in[6]
set_disable_timing sb_5__0_/mux_left_track_65/in[6]
set_disable_timing sb_5__0_/mux_left_track_1/in[7]
set_disable_timing sb_5__0_/mux_left_track_9/in[5]
set_disable_timing sb_5__0_/mux_left_track_41/in[6]
set_disable_timing sb_5__0_/mux_left_track_9/in[6]
set_disable_timing sb_5__0_/mux_left_track_17/in[4]
set_disable_timing sb_5__0_/mux_left_track_49/in[6]
set_disable_timing sb_5__0_/mux_left_track_25/in[4]
set_disable_timing sb_5__0_/mux_left_track_33/in[7]
set_disable_timing sb_5__0_/mux_left_track_41/in[7]
set_disable_timing sb_5__0_/mux_left_track_49/in[7]
set_disable_timing sb_5__0_/mux_left_track_57/in[5]
set_disable_timing sb_5__0_/mux_left_track_65/in[7]
set_disable_timing sb_5__0_/mux_left_track_1/in[8]
set_disable_timing sb_5__0_/mux_left_track_33/in[8]
set_disable_timing sb_5__0_/mux_left_track_65/in[8]
set_disable_timing sb_5__0_/mux_left_track_1/in[9]
set_disable_timing sb_5__0_/mux_left_track_9/in[7]
set_disable_timing sb_5__0_/mux_left_track_41/in[8]
set_disable_timing sb_5__0_/mux_left_track_9/in[8]
set_disable_timing sb_5__0_/mux_left_track_17/in[5]
set_disable_timing sb_5__0_/mux_left_track_49/in[8]
set_disable_timing sb_5__0_/mux_left_track_25/in[5]
set_disable_timing sb_5__0_/mux_left_track_33/in[9]
set_disable_timing sb_5__0_/mux_left_track_41/in[9]
set_disable_timing sb_5__0_/mux_left_track_49/in[9]
set_disable_timing sb_5__0_/mux_left_track_57/in[6]
set_disable_timing sb_5__0_/mux_left_track_65/in[9]
set_disable_timing sb_5__0_/mux_left_track_1/in[10]
set_disable_timing sb_5__0_/mux_left_track_33/in[10]
set_disable_timing sb_5__0_/mux_left_track_65/in[10]
set_disable_timing sb_5__0_/mux_left_track_1/in[11]
set_disable_timing sb_5__0_/mux_left_track_9/in[9]
set_disable_timing sb_5__0_/mux_left_track_41/in[10]
set_disable_timing sb_5__0_/mux_left_track_17/in[6]
set_disable_timing sb_5__0_/mux_left_track_25/in[6]
set_disable_timing sb_5__0_/mux_left_track_33/in[11]
set_disable_timing sb_5__0_/mux_left_track_41/in[11]
set_disable_timing sb_5__0_/mux_left_track_49/in[10]
set_disable_timing sb_5__0_/mux_left_track_57/in[7]
set_disable_timing sb_5__0_/mux_left_track_25/in[7]
set_disable_timing sb_5__0_/mux_left_track_57/in[8]
set_disable_timing sb_5__0_/mux_left_track_65/in[11]
set_disable_timing sb_5__0_/mux_left_track_1/in[12]
set_disable_timing sb_5__0_/mux_left_track_65/in[12]
set_disable_timing sb_5__0_/mux_left_track_1/in[13]
set_disable_timing sb_5__0_/mux_left_track_9/in[10]
set_disable_timing sb_5__0_/mux_left_track_41/in[12]
set_disable_timing sb_5__0_/mux_left_track_25/in[8]
set_disable_timing sb_5__0_/mux_left_track_33/in[13]
set_disable_timing sb_5__0_/mux_left_track_41/in[13]
set_disable_timing sb_5__0_/mux_left_track_49/in[11]
set_disable_timing sb_5__0_/mux_left_track_57/in[9]
set_disable_timing sb_5__0_/mux_left_track_57/in[10]
set_disable_timing sb_5__0_/mux_left_track_65/in[13]
set_disable_timing sb_5__0_/mux_left_track_1/in[14]
set_disable_timing sb_5__0_/mux_left_track_33/in[14]
set_disable_timing sb_5__0_/mux_left_track_65/in[14]
set_disable_timing sb_5__0_/mux_left_track_1/in[15]
set_disable_timing sb_5__0_/mux_left_track_9/in[11]
set_disable_timing sb_5__0_/mux_left_track_41/in[14]
set_disable_timing sb_5__0_/mux_left_track_17/in[8]
set_disable_timing sb_5__0_/mux_left_track_25/in[10]
set_disable_timing sb_5__0_/mux_left_track_33/in[15]
set_disable_timing sb_5__0_/mux_left_track_41/in[15]
set_disable_timing sb_5__0_/mux_left_track_57/in[11]
set_disable_timing sb_5__0_/mux_left_track_65/in[15]
set_disable_timing sb_5__0_/mux_left_track_1/in[16]
set_disable_timing sb_5__0_/mux_left_track_33/in[16]
set_disable_timing sb_5__0_/mux_left_track_9/in[12]
set_disable_timing sb_5__0_/mux_left_track_41/in[16]
set_disable_timing sb_5__0_/mux_left_track_17/in[9]
set_disable_timing sb_5__0_/mux_left_track_49/in[13]
set_disable_timing sb_5__0_/mux_left_track_17/in[10]
set_disable_timing sb_5__0_/mux_left_track_25/in[11]
set_disable_timing sb_5__0_/mux_left_track_25/in[12]
set_disable_timing sb_5__0_/mux_left_track_33/in[17]
set_disable_timing sb_5__0_/mux_left_track_65/in[17]
set_disable_timing sb_5__0_/mux_left_track_1/in[18]
set_disable_timing sb_5__0_/mux_left_track_33/in[18]
set_disable_timing sb_5__0_/mux_left_track_9/in[14]
set_disable_timing sb_5__0_/mux_left_track_41/in[18]
set_disable_timing sb_5__0_/mux_left_track_49/in[14]
set_disable_timing sb_5__0_/mux_left_track_17/in[11]
set_disable_timing sb_5__0_/mux_left_track_49/in[15]
set_disable_timing sb_5__0_/mux_left_track_57/in[13]
set_disable_timing sb_5__0_/mux_right_track_8/in[0]
set_disable_timing sb_5__0_/mux_left_track_1/in[0]
set_disable_timing sb_5__0_/mux_right_track_16/in[0]
set_disable_timing sb_5__0_/mux_left_track_65/in[0]
set_disable_timing sb_5__0_/mux_right_track_24/in[0]
set_disable_timing sb_5__0_/mux_left_track_57/in[0]
set_disable_timing sb_5__0_/mux_right_track_32/in[0]
set_disable_timing sb_5__0_/mux_left_track_49/in[0]
set_disable_timing sb_5__0_/mux_right_track_40/in[0]
set_disable_timing sb_5__0_/mux_left_track_41/in[0]
set_disable_timing sb_5__0_/mux_right_track_48/in[0]
set_disable_timing sb_5__0_/mux_left_track_33/in[0]
set_disable_timing sb_5__0_/mux_left_track_25/in[0]
set_disable_timing sb_5__0_/mux_right_track_64/in[0]
set_disable_timing sb_5__0_/mux_left_track_17/in[0]
set_disable_timing sb_5__0_/mux_left_track_9/in[0]
set_disable_timing sb_5__0_/mux_right_track_8/in[1]
set_disable_timing sb_5__0_/mux_left_track_1/in[1]
set_disable_timing sb_5__0_/mux_left_track_65/in[1]
set_disable_timing sb_5__0_/mux_right_track_24/in[1]
set_disable_timing sb_5__0_/mux_left_track_57/in[1]
set_disable_timing sb_5__0_/mux_left_track_49/in[1]
set_disable_timing sb_5__0_/mux_right_track_40/in[1]
set_disable_timing sb_5__0_/mux_left_track_41/in[1]
set_disable_timing sb_5__0_/mux_right_track_48/in[1]
set_disable_timing sb_5__0_/mux_left_track_33/in[1]
set_disable_timing sb_5__0_/mux_right_track_56/in[1]
set_disable_timing sb_5__0_/mux_left_track_25/in[1]
set_disable_timing sb_5__0_/mux_left_track_17/in[1]
set_disable_timing sb_5__0_/mux_right_track_0/in[1]
set_disable_timing sb_5__0_/mux_left_track_9/in[1]
set_disable_timing sb_5__0_/mux_right_track_8/in[2]
set_disable_timing sb_5__0_/mux_left_track_1/in[2]
set_disable_timing sb_5__0_/mux_right_track_16/in[2]
set_disable_timing sb_5__0_/mux_left_track_65/in[2]
set_disable_timing sb_5__0_/mux_right_track_24/in[2]
set_disable_timing sb_5__0_/mux_left_track_57/in[2]
set_disable_timing sb_5__0_/mux_right_track_32/in[2]
set_disable_timing sb_5__0_/mux_left_track_49/in[2]
set_disable_timing sb_5__0_/mux_right_track_40/in[2]
set_disable_timing sb_5__0_/mux_left_track_41/in[2]
set_disable_timing sb_5__0_/mux_left_track_33/in[2]
set_disable_timing sb_5__0_/mux_right_track_56/in[2]
set_disable_timing sb_5__0_/mux_left_track_25/in[2]
set_disable_timing sb_5__0_/mux_right_track_64/in[2]
set_disable_timing sb_5__0_/mux_left_track_17/in[2]
set_disable_timing sb_5__0_/mux_right_track_0/in[2]
set_disable_timing sb_5__0_/mux_left_track_9/in[2]
set_disable_timing sb_5__0_/mux_right_track_8/in[3]
set_disable_timing sb_5__0_/mux_left_track_1/in[3]
set_disable_timing sb_5__0_/mux_right_track_16/in[3]
set_disable_timing sb_5__0_/mux_left_track_65/in[3]
set_disable_timing sb_5__0_/mux_right_track_24/in[3]
set_disable_timing sb_5__0_/mux_left_track_57/in[3]
set_disable_timing sb_5__0_/mux_right_track_32/in[3]
set_disable_timing sb_5__0_/mux_left_track_49/in[3]
set_disable_timing sb_5__0_/mux_right_track_40/in[3]
set_disable_timing sb_5__0_/mux_left_track_41/in[3]
set_disable_timing sb_5__0_/mux_right_track_48/in[3]
set_disable_timing sb_5__0_/mux_left_track_33/in[3]
set_disable_timing sb_5__0_/mux_top_track_64/in[5]
set_disable_timing sb_5__0_/mux_top_track_0/in[8]
set_disable_timing sb_5__0_/mux_top_track_2/in[10]
set_disable_timing sb_5__0_/mux_top_track_64/in[6]
set_disable_timing sb_5__0_/mux_top_track_4/in[9]
set_disable_timing sb_5__0_/mux_top_track_6/in[6]
set_disable_timing sb_5__0_/mux_top_track_8/in[4]
set_disable_timing sb_5__0_/mux_top_track_0/in[9]
set_disable_timing sb_5__0_/mux_top_track_10/in[4]
set_disable_timing sb_5__0_/mux_top_track_12/in[3]
set_disable_timing sb_5__0_/mux_top_track_2/in[11]
set_disable_timing sb_5__0_/mux_top_track_16/in[7]
set_disable_timing sb_5__0_/mux_top_track_18/in[10]
set_disable_timing sb_5__0_/mux_top_track_20/in[9]
set_disable_timing sb_5__0_/mux_top_track_4/in[10]
set_disable_timing sb_5__0_/mux_top_track_24/in[5]
set_disable_timing sb_5__0_/mux_top_track_26/in[5]
set_disable_timing sb_5__0_/mux_top_track_6/in[7]
set_disable_timing sb_5__0_/mux_top_track_28/in[5]
set_disable_timing sb_5__0_/mux_top_track_30/in[5]
set_disable_timing sb_5__0_/mux_top_track_32/in[8]
set_disable_timing sb_5__0_/mux_top_track_8/in[5]
set_disable_timing sb_5__0_/mux_top_track_34/in[9]
set_disable_timing sb_5__0_/mux_top_track_36/in[11]
set_disable_timing sb_5__0_/mux_top_track_38/in[7]
set_disable_timing sb_5__0_/mux_top_track_10/in[5]
set_disable_timing sb_5__0_/mux_top_track_40/in[4]
set_disable_timing sb_5__0_/mux_top_track_42/in[3]
set_disable_timing sb_5__0_/mux_top_track_44/in[4]
set_disable_timing sb_5__0_/mux_top_track_12/in[4]
set_disable_timing sb_5__0_/mux_top_track_14/in[6]
set_disable_timing sb_5__0_/mux_top_track_0/in[10]
set_disable_timing sb_5__0_/mux_top_track_64/in[7]
set_disable_timing sb_5__0_/mux_top_track_0/in[11]
set_disable_timing sb_5__0_/mux_top_track_60/in[3]
set_disable_timing sb_5__0_/mux_top_track_58/in[4]
set_disable_timing sb_5__0_/mux_top_track_64/in[8]
set_disable_timing sb_5__0_/mux_top_track_54/in[9]
set_disable_timing sb_5__0_/mux_top_track_52/in[10]
set_disable_timing sb_5__0_/mux_top_track_50/in[8]
set_disable_timing sb_5__0_/mux_top_track_48/in[6]
set_disable_timing sb_5__0_/mux_top_track_46/in[4]
set_disable_timing sb_5__0_/mux_top_track_44/in[5]
set_disable_timing sb_5__0_/mux_top_track_60/in[4]
set_disable_timing sb_5__0_/mux_top_track_42/in[4]
set_disable_timing sb_5__0_/mux_top_track_40/in[5]
set_disable_timing sb_5__0_/mux_top_track_38/in[8]
set_disable_timing sb_5__0_/mux_top_track_58/in[5]
set_disable_timing sb_5__0_/mux_top_track_36/in[12]
set_disable_timing sb_5__0_/mux_top_track_34/in[10]
set_disable_timing sb_5__0_/mux_top_track_32/in[9]
set_disable_timing sb_5__0_/mux_top_track_56/in[5]
set_disable_timing sb_5__0_/mux_top_track_30/in[6]
set_disable_timing sb_5__0_/mux_top_track_28/in[6]
set_disable_timing sb_5__0_/mux_top_track_26/in[6]
set_disable_timing sb_5__0_/mux_top_track_54/in[10]
set_disable_timing sb_5__0_/mux_top_track_22/in[8]
##################################################
# Disable timing for Switch block sb_1__1_
##################################################
set_disable_timing sb_5__1_/chany_top_out[1]
set_disable_timing sb_5__1_/chany_top_out[2]
set_disable_timing sb_5__1_/chany_top_in[6]
set_disable_timing sb_5__1_/chany_top_out[7]
set_disable_timing sb_5__1_/chany_top_in[7]
set_disable_timing sb_5__1_/chany_top_out[10]
set_disable_timing sb_5__1_/chany_top_in[12]
set_disable_timing sb_5__1_/chany_top_in[13]
set_disable_timing sb_5__1_/chany_top_out[14]
set_disable_timing sb_5__1_/chany_top_out[15]
set_disable_timing sb_5__1_/chany_top_in[15]
set_disable_timing sb_5__1_/chany_top_out[16]
set_disable_timing sb_5__1_/chany_top_out[17]
set_disable_timing sb_5__1_/chany_top_out[19]
set_disable_timing sb_5__1_/chany_top_out[22]
set_disable_timing sb_5__1_/chany_top_out[23]
set_disable_timing sb_5__1_/chany_top_in[24]
set_disable_timing sb_5__1_/chany_top_in[28]
set_disable_timing sb_5__1_/chany_top_in[30]
set_disable_timing sb_5__1_/chany_top_out[32]
set_disable_timing sb_5__1_/chanx_right_out[3]
set_disable_timing sb_5__1_/chanx_right_in[5]
set_disable_timing sb_5__1_/chanx_right_out[6]
set_disable_timing sb_5__1_/chanx_right_in[7]
set_disable_timing sb_5__1_/chanx_right_in[10]
set_disable_timing sb_5__1_/chanx_right_in[11]
set_disable_timing sb_5__1_/chanx_right_in[13]
set_disable_timing sb_5__1_/chanx_right_in[15]
set_disable_timing sb_5__1_/chanx_right_out[19]
set_disable_timing sb_5__1_/chanx_right_in[19]
set_disable_timing sb_5__1_/chanx_right_in[21]
set_disable_timing sb_5__1_/chanx_right_in[22]
set_disable_timing sb_5__1_/chanx_right_in[23]
set_disable_timing sb_5__1_/chanx_right_out[24]
set_disable_timing sb_5__1_/chanx_right_in[25]
set_disable_timing sb_5__1_/chanx_right_in[27]
set_disable_timing sb_5__1_/chanx_right_in[29]
set_disable_timing sb_5__1_/chanx_right_in[31]
set_disable_timing sb_5__1_/chany_bottom_in[0]
set_disable_timing sb_5__1_/chany_bottom_in[1]
set_disable_timing sb_5__1_/chany_bottom_in[3]
set_disable_timing sb_5__1_/chany_bottom_in[6]
set_disable_timing sb_5__1_/chany_bottom_out[7]
set_disable_timing sb_5__1_/chany_bottom_in[9]
set_disable_timing sb_5__1_/chany_bottom_in[13]
set_disable_timing sb_5__1_/chany_bottom_out[13]
set_disable_timing sb_5__1_/chany_bottom_in[14]
set_disable_timing sb_5__1_/chany_bottom_out[14]
set_disable_timing sb_5__1_/chany_bottom_in[16]
set_disable_timing sb_5__1_/chany_bottom_in[18]
set_disable_timing sb_5__1_/chany_bottom_out[20]
set_disable_timing sb_5__1_/chany_bottom_in[21]
set_disable_timing sb_5__1_/chany_bottom_in[22]
set_disable_timing sb_5__1_/chany_bottom_in[23]
set_disable_timing sb_5__1_/chany_bottom_out[24]
set_disable_timing sb_5__1_/chany_bottom_out[25]
set_disable_timing sb_5__1_/chany_bottom_in[27]
set_disable_timing sb_5__1_/chany_bottom_out[29]
set_disable_timing sb_5__1_/chany_bottom_out[31]
set_disable_timing sb_5__1_/chany_bottom_in[32]
set_disable_timing sb_5__1_/chanx_left_in[2]
set_disable_timing sb_5__1_/chanx_left_in[3]
set_disable_timing sb_5__1_/chanx_left_in[5]
set_disable_timing sb_5__1_/chanx_left_out[6]
set_disable_timing sb_5__1_/chanx_left_out[11]
set_disable_timing sb_5__1_/chanx_left_out[14]
set_disable_timing sb_5__1_/chanx_left_in[18]
set_disable_timing sb_5__1_/chanx_left_out[22]
set_disable_timing sb_5__1_/chanx_left_out[23]
set_disable_timing sb_5__1_/chanx_left_out[26]
set_disable_timing sb_5__1_/chanx_left_out[30]
set_disable_timing sb_5__1_/chanx_left_in[31]
set_disable_timing sb_5__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_5__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_5__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_5__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_5__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_5__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_5__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_5__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_5__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_5__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_5__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_5__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_5__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_5__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_3_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_7_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_11_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_15_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_19_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_23_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_27_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_0_31_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_4_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_8_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_12_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_16_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_20_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_24_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_28_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_1_32_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_1_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_5_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_9_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_13_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_17_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_21_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_25_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_29_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_2_33_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_2_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_6_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_10_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_14_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_18_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_22_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_26_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_30_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_odata_3_34_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_0_0_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_3_0_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_3_0_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_0_0_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_2_0_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0]
set_disable_timing sb_5__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_3_0_[0]
set_disable_timing sb_5__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_5__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_5__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_5__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_5__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0]
set_disable_timing sb_5__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0]
set_disable_timing sb_5__1_/mux_top_track_0/in[0]
set_disable_timing sb_5__1_/mux_top_track_32/in[0]
set_disable_timing sb_5__1_/mux_top_track_64/in[0]
set_disable_timing sb_5__1_/mux_top_track_0/in[1]
set_disable_timing sb_5__1_/mux_top_track_8/in[0]
set_disable_timing sb_5__1_/mux_top_track_40/in[0]
set_disable_timing sb_5__1_/mux_top_track_24/in[0]
set_disable_timing sb_5__1_/mux_top_track_32/in[1]
set_disable_timing sb_5__1_/mux_top_track_0/in[2]
set_disable_timing sb_5__1_/mux_top_track_32/in[2]
set_disable_timing sb_5__1_/mux_top_track_40/in[1]
set_disable_timing sb_5__1_/mux_top_track_48/in[0]
set_disable_timing sb_5__1_/mux_top_track_56/in[0]
set_disable_timing sb_5__1_/mux_top_track_64/in[1]
set_disable_timing sb_5__1_/mux_top_track_0/in[3]
set_disable_timing sb_5__1_/mux_right_track_0/in[3]
set_disable_timing sb_5__1_/mux_right_track_32/in[4]
set_disable_timing sb_5__1_/mux_right_track_64/in[3]
set_disable_timing sb_5__1_/mux_right_track_8/in[4]
set_disable_timing sb_5__1_/mux_right_track_16/in[4]
set_disable_timing sb_5__1_/mux_right_track_24/in[4]
set_disable_timing sb_5__1_/mux_right_track_32/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[3]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[3]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[3]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[13]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[13]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[13]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[14]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[13]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[13]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[13]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[14]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[14]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[15]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[15]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[14]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[14]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[16]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[14]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[15]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[11]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[15]
set_disable_timing sb_5__1_/mux_left_track_1/in[7]
set_disable_timing sb_5__1_/mux_left_track_33/in[8]
set_disable_timing sb_5__1_/mux_left_track_65/in[7]
set_disable_timing sb_5__1_/mux_left_track_9/in[7]
set_disable_timing sb_5__1_/mux_left_track_17/in[7]
set_disable_timing sb_5__1_/mux_left_track_25/in[7]
set_disable_timing sb_5__1_/mux_left_track_33/in[9]
set_disable_timing sb_5__1_/mux_left_track_1/in[8]
set_disable_timing sb_5__1_/mux_left_track_33/in[10]
set_disable_timing sb_5__1_/mux_left_track_41/in[8]
set_disable_timing sb_5__1_/mux_left_track_9/in[8]
set_disable_timing sb_5__1_/mux_left_track_41/in[9]
set_disable_timing sb_5__1_/mux_left_track_49/in[8]
set_disable_timing sb_5__1_/mux_left_track_17/in[8]
set_disable_timing sb_5__1_/mux_left_track_49/in[9]
set_disable_timing sb_5__1_/mux_left_track_57/in[7]
set_disable_timing sb_5__1_/mux_left_track_65/in[8]
set_disable_timing sb_5__1_/mux_left_track_1/in[9]
set_disable_timing sb_5__1_/mux_left_track_9/in[9]
set_disable_timing sb_5__1_/mux_left_track_17/in[9]
set_disable_timing sb_5__1_/mux_left_track_25/in[8]
set_disable_timing sb_5__1_/mux_left_track_33/in[11]
set_disable_timing sb_5__1_/mux_left_track_1/in[10]
set_disable_timing sb_5__1_/mux_left_track_33/in[12]
set_disable_timing sb_5__1_/mux_left_track_41/in[10]
set_disable_timing sb_5__1_/mux_left_track_9/in[10]
set_disable_timing sb_5__1_/mux_left_track_41/in[11]
set_disable_timing sb_5__1_/mux_left_track_49/in[10]
set_disable_timing sb_5__1_/mux_left_track_57/in[8]
set_disable_timing sb_5__1_/mux_left_track_65/in[9]
set_disable_timing sb_5__1_/mux_left_track_1/in[11]
set_disable_timing sb_5__1_/mux_left_track_9/in[11]
set_disable_timing sb_5__1_/mux_left_track_17/in[10]
set_disable_timing sb_5__1_/mux_left_track_25/in[9]
set_disable_timing sb_5__1_/mux_left_track_25/in[10]
set_disable_timing sb_5__1_/mux_left_track_33/in[13]
set_disable_timing sb_5__1_/mux_left_track_65/in[10]
set_disable_timing sb_5__1_/mux_left_track_1/in[12]
set_disable_timing sb_5__1_/mux_left_track_33/in[14]
set_disable_timing sb_5__1_/mux_left_track_41/in[12]
set_disable_timing sb_5__1_/mux_left_track_9/in[12]
set_disable_timing sb_5__1_/mux_left_track_41/in[13]
set_disable_timing sb_5__1_/mux_left_track_49/in[11]
set_disable_timing sb_5__1_/mux_left_track_57/in[9]
set_disable_timing sb_5__1_/mux_left_track_65/in[11]
set_disable_timing sb_5__1_/mux_left_track_1/in[13]
set_disable_timing sb_5__1_/mux_left_track_9/in[13]
set_disable_timing sb_5__1_/mux_left_track_17/in[11]
set_disable_timing sb_5__1_/mux_left_track_25/in[11]
set_disable_timing sb_5__1_/mux_left_track_25/in[12]
set_disable_timing sb_5__1_/mux_left_track_33/in[15]
set_disable_timing sb_5__1_/mux_left_track_65/in[12]
set_disable_timing sb_5__1_/mux_left_track_1/in[14]
set_disable_timing sb_5__1_/mux_left_track_33/in[16]
set_disable_timing sb_5__1_/mux_left_track_41/in[14]
set_disable_timing sb_5__1_/mux_left_track_9/in[14]
set_disable_timing sb_5__1_/mux_left_track_41/in[15]
set_disable_timing sb_5__1_/mux_left_track_49/in[12]
set_disable_timing sb_5__1_/mux_left_track_57/in[10]
set_disable_timing sb_5__1_/mux_left_track_65/in[13]
set_disable_timing sb_5__1_/mux_left_track_1/in[15]
set_disable_timing sb_5__1_/mux_left_track_9/in[15]
set_disable_timing sb_5__1_/mux_left_track_17/in[12]
set_disable_timing sb_5__1_/mux_left_track_25/in[13]
set_disable_timing sb_5__1_/mux_left_track_25/in[14]
set_disable_timing sb_5__1_/mux_left_track_65/in[14]
set_disable_timing sb_5__1_/mux_left_track_1/in[16]
set_disable_timing sb_5__1_/mux_left_track_33/in[18]
set_disable_timing sb_5__1_/mux_left_track_41/in[16]
set_disable_timing sb_5__1_/mux_left_track_9/in[16]
set_disable_timing sb_5__1_/mux_left_track_49/in[13]
set_disable_timing sb_5__1_/mux_left_track_65/in[15]
set_disable_timing sb_5__1_/mux_left_track_9/in[17]
set_disable_timing sb_5__1_/mux_left_track_17/in[13]
set_disable_timing sb_5__1_/mux_left_track_25/in[15]
set_disable_timing sb_5__1_/mux_left_track_25/in[16]
set_disable_timing sb_5__1_/mux_left_track_33/in[19]
set_disable_timing sb_5__1_/mux_left_track_65/in[16]
set_disable_timing sb_5__1_/mux_left_track_1/in[18]
set_disable_timing sb_5__1_/mux_left_track_33/in[20]
set_disable_timing sb_5__1_/mux_left_track_41/in[18]
set_disable_timing sb_5__1_/mux_left_track_49/in[14]
set_disable_timing sb_5__1_/mux_left_track_57/in[12]
set_disable_timing sb_5__1_/mux_left_track_1/in[19]
set_disable_timing sb_5__1_/mux_left_track_9/in[18]
set_disable_timing sb_5__1_/mux_left_track_17/in[14]
set_disable_timing sb_5__1_/mux_left_track_25/in[17]
set_disable_timing sb_5__1_/mux_left_track_33/in[21]
set_disable_timing sb_5__1_/mux_right_track_8/in[0]
set_disable_timing sb_5__1_/mux_left_track_1/in[0]
set_disable_timing sb_5__1_/mux_left_track_65/in[0]
set_disable_timing sb_5__1_/mux_right_track_24/in[0]
set_disable_timing sb_5__1_/mux_left_track_57/in[0]
set_disable_timing sb_5__1_/mux_left_track_1/in[1]
set_disable_timing sb_5__1_/mux_right_track_32/in[0]
set_disable_timing sb_5__1_/mux_right_track_40/in[0]
set_disable_timing sb_5__1_/mux_left_track_41/in[0]
set_disable_timing sb_5__1_/mux_right_track_48/in[0]
set_disable_timing sb_5__1_/mux_left_track_33/in[0]
set_disable_timing sb_5__1_/mux_right_track_16/in[1]
set_disable_timing sb_5__1_/mux_left_track_65/in[1]
set_disable_timing sb_5__1_/mux_right_track_56/in[0]
set_disable_timing sb_5__1_/mux_left_track_25/in[0]
set_disable_timing sb_5__1_/mux_right_track_64/in[0]
set_disable_timing sb_5__1_/mux_left_track_17/in[0]
set_disable_timing sb_5__1_/mux_left_track_9/in[0]
set_disable_timing sb_5__1_/mux_right_track_24/in[1]
set_disable_timing sb_5__1_/mux_left_track_57/in[1]
set_disable_timing sb_5__1_/mux_right_track_8/in[2]
set_disable_timing sb_5__1_/mux_left_track_1/in[2]
set_disable_timing sb_5__1_/mux_right_track_16/in[2]
set_disable_timing sb_5__1_/mux_left_track_65/in[2]
set_disable_timing sb_5__1_/mux_right_track_24/in[2]
set_disable_timing sb_5__1_/mux_left_track_57/in[2]
set_disable_timing sb_5__1_/mux_right_track_32/in[1]
set_disable_timing sb_5__1_/mux_left_track_49/in[1]
set_disable_timing sb_5__1_/mux_right_track_32/in[2]
set_disable_timing sb_5__1_/mux_left_track_49/in[2]
set_disable_timing sb_5__1_/mux_left_track_41/in[1]
set_disable_timing sb_5__1_/mux_right_track_48/in[1]
set_disable_timing sb_5__1_/mux_left_track_33/in[1]
set_disable_timing sb_5__1_/mux_left_track_41/in[2]
set_disable_timing sb_5__1_/mux_right_track_56/in[1]
set_disable_timing sb_5__1_/mux_left_track_25/in[1]
set_disable_timing sb_5__1_/mux_left_track_17/in[1]
set_disable_timing sb_5__1_/mux_right_track_0/in[1]
set_disable_timing sb_5__1_/mux_left_track_9/in[1]
set_disable_timing sb_5__1_/mux_right_track_48/in[2]
set_disable_timing sb_5__1_/mux_left_track_33/in[2]
set_disable_timing sb_5__1_/mux_right_track_8/in[3]
set_disable_timing sb_5__1_/mux_left_track_1/in[3]
set_disable_timing sb_5__1_/mux_right_track_16/in[3]
set_disable_timing sb_5__1_/mux_left_track_65/in[3]
set_disable_timing sb_5__1_/mux_right_track_24/in[3]
set_disable_timing sb_5__1_/mux_left_track_57/in[3]
set_disable_timing sb_5__1_/mux_left_track_25/in[2]
set_disable_timing sb_5__1_/mux_right_track_32/in[3]
set_disable_timing sb_5__1_/mux_left_track_49/in[3]
set_disable_timing sb_5__1_/mux_right_track_40/in[3]
set_disable_timing sb_5__1_/mux_left_track_41/in[3]
set_disable_timing sb_5__1_/mux_right_track_48/in[3]
set_disable_timing sb_5__1_/mux_left_track_33/in[3]
set_disable_timing sb_5__1_/mux_right_track_64/in[2]
set_disable_timing sb_5__1_/mux_left_track_17/in[2]
set_disable_timing sb_5__1_/mux_right_track_0/in[2]
set_disable_timing sb_5__1_/mux_top_track_64/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_5__1_/mux_top_track_0/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[0]
set_disable_timing sb_5__1_/mux_top_track_8/in[1]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[0]
set_disable_timing sb_5__1_/mux_top_track_64/in[3]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[1]
set_disable_timing sb_5__1_/mux_top_track_16/in[1]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_5__1_/mux_top_track_24/in[1]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_5__1_/mux_top_track_32/in[3]
set_disable_timing sb_5__1_/mux_top_track_0/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_5__1_/mux_top_track_40/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[0]
set_disable_timing sb_5__1_/mux_top_track_48/in[1]
set_disable_timing sb_5__1_/mux_top_track_56/in[1]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[0]
set_disable_timing sb_5__1_/mux_top_track_8/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[1]
set_disable_timing sb_5__1_/mux_top_track_64/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[2]
set_disable_timing sb_5__1_/mux_top_track_0/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[2]
set_disable_timing sb_5__1_/mux_top_track_8/in[3]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_5__1_/mux_top_track_16/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[1]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_5__1_/mux_top_track_24/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[1]
set_disable_timing sb_5__1_/mux_top_track_32/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[1]
set_disable_timing sb_5__1_/mux_top_track_24/in[3]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[2]
set_disable_timing sb_5__1_/mux_top_track_40/in[3]
set_disable_timing sb_5__1_/mux_top_track_48/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_5__1_/mux_top_track_56/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[1]
set_disable_timing sb_5__1_/mux_top_track_32/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[2]
set_disable_timing sb_5__1_/mux_top_track_64/in[5]
set_disable_timing sb_5__1_/mux_top_track_0/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_5__1_/mux_top_track_8/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[3]
set_disable_timing sb_5__1_/mux_top_track_40/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_5__1_/mux_top_track_16/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[3]
set_disable_timing sb_5__1_/mux_top_track_24/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_5__1_/mux_top_track_32/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_5__1_/mux_top_track_48/in[3]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[2]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[2]
set_disable_timing sb_5__1_/mux_right_track_56/in[3]
set_disable_timing sb_5__1_/mux_left_track_9/in[3]
set_disable_timing sb_5__1_/mux_right_track_48/in[4]
set_disable_timing sb_5__1_/mux_left_track_17/in[3]
set_disable_timing sb_5__1_/mux_right_track_40/in[4]
set_disable_timing sb_5__1_/mux_left_track_25/in[3]
set_disable_timing sb_5__1_/mux_right_track_56/in[4]
set_disable_timing sb_5__1_/mux_left_track_9/in[4]
set_disable_timing sb_5__1_/mux_right_track_32/in[6]
set_disable_timing sb_5__1_/mux_left_track_33/in[4]
set_disable_timing sb_5__1_/mux_right_track_24/in[5]
set_disable_timing sb_5__1_/mux_left_track_41/in[4]
set_disable_timing sb_5__1_/mux_right_track_16/in[5]
set_disable_timing sb_5__1_/mux_left_track_49/in[4]
set_disable_timing sb_5__1_/mux_right_track_48/in[5]
set_disable_timing sb_5__1_/mux_left_track_17/in[4]
set_disable_timing sb_5__1_/mux_right_track_8/in[5]
set_disable_timing sb_5__1_/mux_left_track_57/in[4]
set_disable_timing sb_5__1_/mux_right_track_0/in[4]
set_disable_timing sb_5__1_/mux_left_track_65/in[4]
set_disable_timing sb_5__1_/mux_right_track_64/in[4]
set_disable_timing sb_5__1_/mux_left_track_1/in[4]
set_disable_timing sb_5__1_/mux_right_track_40/in[5]
set_disable_timing sb_5__1_/mux_left_track_25/in[4]
set_disable_timing sb_5__1_/mux_right_track_56/in[5]
set_disable_timing sb_5__1_/mux_left_track_9/in[5]
set_disable_timing sb_5__1_/mux_right_track_48/in[6]
set_disable_timing sb_5__1_/mux_left_track_17/in[5]
set_disable_timing sb_5__1_/mux_right_track_40/in[6]
set_disable_timing sb_5__1_/mux_left_track_25/in[5]
set_disable_timing sb_5__1_/mux_left_track_33/in[5]
set_disable_timing sb_5__1_/mux_right_track_32/in[8]
set_disable_timing sb_5__1_/mux_left_track_33/in[6]
set_disable_timing sb_5__1_/mux_right_track_24/in[6]
set_disable_timing sb_5__1_/mux_left_track_41/in[5]
set_disable_timing sb_5__1_/mux_right_track_16/in[6]
set_disable_timing sb_5__1_/mux_left_track_49/in[5]
set_disable_timing sb_5__1_/mux_left_track_41/in[6]
set_disable_timing sb_5__1_/mux_right_track_8/in[6]
set_disable_timing sb_5__1_/mux_left_track_57/in[5]
set_disable_timing sb_5__1_/mux_right_track_0/in[5]
set_disable_timing sb_5__1_/mux_left_track_65/in[5]
set_disable_timing sb_5__1_/mux_right_track_64/in[5]
set_disable_timing sb_5__1_/mux_left_track_1/in[5]
set_disable_timing sb_5__1_/mux_right_track_16/in[7]
set_disable_timing sb_5__1_/mux_left_track_49/in[6]
set_disable_timing sb_5__1_/mux_right_track_56/in[6]
set_disable_timing sb_5__1_/mux_left_track_9/in[6]
set_disable_timing sb_5__1_/mux_right_track_48/in[7]
set_disable_timing sb_5__1_/mux_right_track_40/in[7]
set_disable_timing sb_5__1_/mux_right_track_8/in[7]
set_disable_timing sb_5__1_/mux_left_track_57/in[6]
set_disable_timing sb_5__1_/mux_right_track_32/in[9]
set_disable_timing sb_5__1_/mux_left_track_33/in[7]
set_disable_timing sb_5__1_/mux_right_track_24/in[8]
set_disable_timing sb_5__1_/mux_left_track_41/in[7]
set_disable_timing sb_5__1_/mux_right_track_16/in[8]
set_disable_timing sb_5__1_/mux_left_track_49/in[7]
set_disable_timing sb_5__1_/mux_left_track_65/in[6]
set_disable_timing sb_5__1_/mux_right_track_64/in[6]
set_disable_timing sb_5__1_/mux_left_track_1/in[6]
set_disable_timing sb_5__1_/mux_top_track_0/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[15]
set_disable_timing sb_5__1_/mux_top_track_64/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[15]
set_disable_timing sb_5__1_/mux_top_track_56/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[11]
set_disable_timing sb_5__1_/mux_top_track_0/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[16]
set_disable_timing sb_5__1_/mux_top_track_48/in[4]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[13]
set_disable_timing sb_5__1_/mux_top_track_40/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[16]
set_disable_timing sb_5__1_/mux_top_track_32/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[17]
set_disable_timing sb_5__1_/mux_top_track_64/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[16]
set_disable_timing sb_5__1_/mux_top_track_24/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[16]
set_disable_timing sb_5__1_/mux_top_track_16/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[13]
set_disable_timing sb_5__1_/mux_top_track_8/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[16]
set_disable_timing sb_5__1_/mux_top_track_56/in[5]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[12]
set_disable_timing sb_5__1_/mux_bottom_track_65/in[17]
set_disable_timing sb_5__1_/mux_top_track_64/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[17]
set_disable_timing sb_5__1_/mux_top_track_56/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[13]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[14]
set_disable_timing sb_5__1_/mux_top_track_48/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[15]
set_disable_timing sb_5__1_/mux_top_track_40/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[17]
set_disable_timing sb_5__1_/mux_top_track_32/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[18]
set_disable_timing sb_5__1_/mux_top_track_24/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[17]
set_disable_timing sb_5__1_/mux_top_track_16/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[14]
set_disable_timing sb_5__1_/mux_top_track_8/in[6]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[17]
set_disable_timing sb_5__1_/mux_top_track_32/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[19]
set_disable_timing sb_5__1_/mux_top_track_0/in[11]
set_disable_timing sb_5__1_/mux_top_track_64/in[9]
set_disable_timing sb_5__1_/mux_bottom_track_1/in[18]
set_disable_timing sb_5__1_/mux_top_track_56/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_9/in[14]
set_disable_timing sb_5__1_/mux_bottom_track_41/in[18]
set_disable_timing sb_5__1_/mux_top_track_48/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_17/in[16]
set_disable_timing sb_5__1_/mux_top_track_40/in[8]
set_disable_timing sb_5__1_/mux_bottom_track_25/in[19]
set_disable_timing sb_5__1_/mux_top_track_32/in[10]
set_disable_timing sb_5__1_/mux_bottom_track_33/in[20]
set_disable_timing sb_5__1_/mux_top_track_16/in[7]
set_disable_timing sb_5__1_/mux_bottom_track_49/in[15]
set_disable_timing sb_5__1_/mux_bottom_track_57/in[18]
##################################################
# Disable timing for Switch block sb_1__2_
##################################################
set_disable_timing sb_5__2_/chany_top_out[2]
set_disable_timing sb_5__2_/chany_top_out[3]
set_disable_timing sb_5__2_/chany_top_in[5]
set_disable_timing sb_5__2_/chany_top_in[6]
set_disable_timing sb_5__2_/chany_top_out[8]
set_disable_timing sb_5__2_/chany_top_out[11]
set_disable_timing sb_5__2_/chany_top_in[11]
set_disable_timing sb_5__2_/chany_top_in[12]
set_disable_timing sb_5__2_/chany_top_in[14]
set_disable_timing sb_5__2_/chany_top_out[15]
set_disable_timing sb_5__2_/chany_top_in[15]
set_disable_timing sb_5__2_/chany_top_out[17]
set_disable_timing sb_5__2_/chany_top_out[18]
set_disable_timing sb_5__2_/chany_top_in[19]
set_disable_timing sb_5__2_/chany_top_out[20]
set_disable_timing sb_5__2_/chany_top_out[23]
set_disable_timing sb_5__2_/chany_top_in[23]
set_disable_timing sb_5__2_/chany_top_out[24]
set_disable_timing sb_5__2_/chany_top_in[27]
set_disable_timing sb_5__2_/chany_top_in[29]
set_disable_timing sb_5__2_/chany_top_in[31]
set_disable_timing sb_5__2_/chany_top_out[32]
set_disable_timing sb_5__2_/chany_top_in[32]
set_disable_timing sb_5__2_/chanx_right_in[1]
set_disable_timing sb_5__2_/chanx_right_out[2]
set_disable_timing sb_5__2_/chanx_right_in[2]
set_disable_timing sb_5__2_/chanx_right_out[3]
set_disable_timing sb_5__2_/chanx_right_in[3]
set_disable_timing sb_5__2_/chanx_right_in[5]
set_disable_timing sb_5__2_/chanx_right_in[6]
set_disable_timing sb_5__2_/chanx_right_in[7]
set_disable_timing sb_5__2_/chanx_right_in[9]
set_disable_timing sb_5__2_/chanx_right_in[10]
set_disable_timing sb_5__2_/chanx_right_out[11]
set_disable_timing sb_5__2_/chanx_right_in[17]
set_disable_timing sb_5__2_/chanx_right_in[18]
set_disable_timing sb_5__2_/chanx_right_out[19]
set_disable_timing sb_5__2_/chanx_right_in[19]
set_disable_timing sb_5__2_/chanx_right_in[21]
set_disable_timing sb_5__2_/chanx_right_out[22]
set_disable_timing sb_5__2_/chanx_right_in[23]
set_disable_timing sb_5__2_/chanx_right_in[24]
set_disable_timing sb_5__2_/chanx_right_in[25]
set_disable_timing sb_5__2_/chanx_right_in[26]
set_disable_timing sb_5__2_/chanx_right_in[27]
set_disable_timing sb_5__2_/chanx_right_out[30]
set_disable_timing sb_5__2_/chanx_right_in[30]
set_disable_timing sb_5__2_/chanx_right_out[31]
set_disable_timing sb_5__2_/chanx_right_in[31]
set_disable_timing sb_5__2_/chany_bottom_in[1]
set_disable_timing sb_5__2_/chany_bottom_in[2]
set_disable_timing sb_5__2_/chany_bottom_out[6]
set_disable_timing sb_5__2_/chany_bottom_in[7]
set_disable_timing sb_5__2_/chany_bottom_out[7]
set_disable_timing sb_5__2_/chany_bottom_in[10]
set_disable_timing sb_5__2_/chany_bottom_out[12]
set_disable_timing sb_5__2_/chany_bottom_out[13]
set_disable_timing sb_5__2_/chany_bottom_in[14]
set_disable_timing sb_5__2_/chany_bottom_in[15]
set_disable_timing sb_5__2_/chany_bottom_out[15]
set_disable_timing sb_5__2_/chany_bottom_in[16]
set_disable_timing sb_5__2_/chany_bottom_in[17]
set_disable_timing sb_5__2_/chany_bottom_in[19]
set_disable_timing sb_5__2_/chany_bottom_in[22]
set_disable_timing sb_5__2_/chany_bottom_in[23]
set_disable_timing sb_5__2_/chany_bottom_out[24]
set_disable_timing sb_5__2_/chany_bottom_out[28]
set_disable_timing sb_5__2_/chany_bottom_out[30]
set_disable_timing sb_5__2_/chany_bottom_in[32]
set_disable_timing sb_5__2_/chanx_left_in[1]
set_disable_timing sb_5__2_/chanx_left_in[2]
set_disable_timing sb_5__2_/chanx_left_out[2]
set_disable_timing sb_5__2_/chanx_left_out[3]
set_disable_timing sb_5__2_/chanx_left_out[6]
set_disable_timing sb_5__2_/chanx_left_out[7]
set_disable_timing sb_5__2_/chanx_left_in[10]
set_disable_timing sb_5__2_/chanx_left_out[10]
set_disable_timing sb_5__2_/chanx_left_out[11]
set_disable_timing sb_5__2_/chanx_left_out[16]
set_disable_timing sb_5__2_/chanx_left_in[18]
set_disable_timing sb_5__2_/chanx_left_out[18]
set_disable_timing sb_5__2_/chanx_left_out[19]
set_disable_timing sb_5__2_/chanx_left_in[21]
set_disable_timing sb_5__2_/chanx_left_out[22]
set_disable_timing sb_5__2_/chanx_left_out[25]
set_disable_timing sb_5__2_/chanx_left_out[26]
set_disable_timing sb_5__2_/chanx_left_out[27]
set_disable_timing sb_5__2_/chanx_left_in[29]
set_disable_timing sb_5__2_/chanx_left_in[30]
set_disable_timing sb_5__2_/chanx_left_out[31]
set_disable_timing sb_5__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_5__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_5__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_5__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_5__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_5__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_5__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_5__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_5__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_5__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_5__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_5__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_5__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_5__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_5__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_5__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_5__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_5__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_5__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_5__2_/mux_right_track_0/in[3]
set_disable_timing sb_5__2_/mux_right_track_32/in[4]
set_disable_timing sb_5__2_/mux_right_track_64/in[3]
set_disable_timing sb_5__2_/mux_right_track_0/in[4]
set_disable_timing sb_5__2_/mux_right_track_8/in[4]
set_disable_timing sb_5__2_/mux_right_track_40/in[4]
set_disable_timing sb_5__2_/mux_right_track_16/in[4]
set_disable_timing sb_5__2_/mux_right_track_24/in[4]
set_disable_timing sb_5__2_/mux_right_track_32/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_9/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_5__2_/mux_left_track_1/in[7]
set_disable_timing sb_5__2_/mux_left_track_33/in[8]
set_disable_timing sb_5__2_/mux_left_track_65/in[7]
set_disable_timing sb_5__2_/mux_left_track_1/in[8]
set_disable_timing sb_5__2_/mux_left_track_9/in[7]
set_disable_timing sb_5__2_/mux_left_track_41/in[8]
set_disable_timing sb_5__2_/mux_left_track_17/in[7]
set_disable_timing sb_5__2_/mux_left_track_25/in[7]
set_disable_timing sb_5__2_/mux_left_track_33/in[9]
set_disable_timing sb_5__2_/mux_right_track_16/in[0]
set_disable_timing sb_5__2_/mux_right_track_24/in[0]
set_disable_timing sb_5__2_/mux_right_track_32/in[0]
set_disable_timing sb_5__2_/mux_left_track_49/in[0]
set_disable_timing sb_5__2_/mux_right_track_40/in[0]
set_disable_timing sb_5__2_/mux_left_track_41/in[0]
set_disable_timing sb_5__2_/mux_right_track_48/in[0]
set_disable_timing sb_5__2_/mux_left_track_33/in[0]
set_disable_timing sb_5__2_/mux_right_track_16/in[1]
set_disable_timing sb_5__2_/mux_left_track_65/in[1]
set_disable_timing sb_5__2_/mux_right_track_56/in[0]
set_disable_timing sb_5__2_/mux_left_track_25/in[0]
set_disable_timing sb_5__2_/mux_right_track_0/in[0]
set_disable_timing sb_5__2_/mux_left_track_9/in[0]
set_disable_timing sb_5__2_/mux_right_track_24/in[1]
set_disable_timing sb_5__2_/mux_left_track_57/in[1]
set_disable_timing sb_5__2_/mux_right_track_8/in[2]
set_disable_timing sb_5__2_/mux_left_track_1/in[2]
set_disable_timing sb_5__2_/mux_right_track_16/in[2]
set_disable_timing sb_5__2_/mux_left_track_65/in[2]
set_disable_timing sb_5__2_/mux_right_track_24/in[2]
set_disable_timing sb_5__2_/mux_left_track_57/in[2]
set_disable_timing sb_5__2_/mux_right_track_32/in[1]
set_disable_timing sb_5__2_/mux_left_track_49/in[1]
set_disable_timing sb_5__2_/mux_left_track_49/in[2]
set_disable_timing sb_5__2_/mux_right_track_40/in[1]
set_disable_timing sb_5__2_/mux_left_track_41/in[1]
set_disable_timing sb_5__2_/mux_left_track_33/in[1]
set_disable_timing sb_5__2_/mux_right_track_40/in[2]
set_disable_timing sb_5__2_/mux_left_track_41/in[2]
set_disable_timing sb_5__2_/mux_right_track_56/in[1]
set_disable_timing sb_5__2_/mux_right_track_64/in[1]
set_disable_timing sb_5__2_/mux_left_track_17/in[1]
set_disable_timing sb_5__2_/mux_right_track_0/in[1]
set_disable_timing sb_5__2_/mux_right_track_48/in[2]
set_disable_timing sb_5__2_/mux_left_track_33/in[2]
set_disable_timing sb_5__2_/mux_right_track_8/in[3]
set_disable_timing sb_5__2_/mux_left_track_1/in[3]
set_disable_timing sb_5__2_/mux_right_track_16/in[3]
set_disable_timing sb_5__2_/mux_left_track_65/in[3]
set_disable_timing sb_5__2_/mux_right_track_24/in[3]
set_disable_timing sb_5__2_/mux_left_track_57/in[3]
set_disable_timing sb_5__2_/mux_right_track_56/in[2]
set_disable_timing sb_5__2_/mux_left_track_25/in[2]
set_disable_timing sb_5__2_/mux_right_track_32/in[3]
set_disable_timing sb_5__2_/mux_left_track_49/in[3]
set_disable_timing sb_5__2_/mux_right_track_40/in[3]
set_disable_timing sb_5__2_/mux_left_track_41/in[3]
set_disable_timing sb_5__2_/mux_right_track_48/in[3]
set_disable_timing sb_5__2_/mux_left_track_33/in[3]
set_disable_timing sb_5__2_/mux_right_track_64/in[2]
set_disable_timing sb_5__2_/mux_left_track_17/in[2]
set_disable_timing sb_5__2_/mux_right_track_0/in[2]
set_disable_timing sb_5__2_/mux_left_track_9/in[2]
set_disable_timing sb_5__2_/mux_top_track_64/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[0]
set_disable_timing sb_5__2_/mux_top_track_0/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[0]
set_disable_timing sb_5__2_/mux_top_track_8/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[0]
set_disable_timing sb_5__2_/mux_top_track_64/in[1]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[1]
set_disable_timing sb_5__2_/mux_top_track_16/in[0]
set_disable_timing sb_5__2_/mux_top_track_24/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[0]
set_disable_timing sb_5__2_/mux_top_track_32/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[0]
set_disable_timing sb_5__2_/mux_top_track_0/in[1]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_5__2_/mux_top_track_40/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_9/in[0]
set_disable_timing sb_5__2_/mux_top_track_48/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[0]
set_disable_timing sb_5__2_/mux_top_track_56/in[0]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_5__2_/mux_top_track_8/in[1]
set_disable_timing sb_5__2_/mux_top_track_64/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[2]
set_disable_timing sb_5__2_/mux_top_track_0/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[2]
set_disable_timing sb_5__2_/mux_top_track_8/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[2]
set_disable_timing sb_5__2_/mux_top_track_16/in[1]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[1]
set_disable_timing sb_5__2_/mux_top_track_16/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[2]
set_disable_timing sb_5__2_/mux_top_track_24/in[1]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_5__2_/mux_top_track_32/in[1]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[1]
set_disable_timing sb_5__2_/mux_top_track_24/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[2]
set_disable_timing sb_5__2_/mux_top_track_40/in[1]
set_disable_timing sb_5__2_/mux_top_track_48/in[1]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_5__2_/mux_top_track_56/in[1]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[1]
set_disable_timing sb_5__2_/mux_top_track_32/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[2]
set_disable_timing sb_5__2_/mux_top_track_64/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[3]
set_disable_timing sb_5__2_/mux_top_track_0/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[3]
set_disable_timing sb_5__2_/mux_top_track_8/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[3]
set_disable_timing sb_5__2_/mux_top_track_40/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_9/in[2]
set_disable_timing sb_5__2_/mux_top_track_16/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[3]
set_disable_timing sb_5__2_/mux_top_track_24/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[3]
set_disable_timing sb_5__2_/mux_top_track_32/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[3]
set_disable_timing sb_5__2_/mux_top_track_48/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[2]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[2]
set_disable_timing sb_5__2_/mux_right_track_56/in[3]
set_disable_timing sb_5__2_/mux_left_track_9/in[3]
set_disable_timing sb_5__2_/mux_right_track_48/in[4]
set_disable_timing sb_5__2_/mux_left_track_17/in[3]
set_disable_timing sb_5__2_/mux_right_track_40/in[5]
set_disable_timing sb_5__2_/mux_left_track_25/in[3]
set_disable_timing sb_5__2_/mux_left_track_9/in[4]
set_disable_timing sb_5__2_/mux_right_track_32/in[6]
set_disable_timing sb_5__2_/mux_left_track_33/in[4]
set_disable_timing sb_5__2_/mux_right_track_24/in[5]
set_disable_timing sb_5__2_/mux_left_track_49/in[4]
set_disable_timing sb_5__2_/mux_right_track_48/in[5]
set_disable_timing sb_5__2_/mux_left_track_17/in[4]
set_disable_timing sb_5__2_/mux_right_track_8/in[5]
set_disable_timing sb_5__2_/mux_left_track_57/in[4]
set_disable_timing sb_5__2_/mux_right_track_0/in[5]
set_disable_timing sb_5__2_/mux_left_track_65/in[4]
set_disable_timing sb_5__2_/mux_right_track_64/in[4]
set_disable_timing sb_5__2_/mux_left_track_1/in[4]
set_disable_timing sb_5__2_/mux_left_track_25/in[4]
set_disable_timing sb_5__2_/mux_right_track_56/in[5]
set_disable_timing sb_5__2_/mux_right_track_48/in[6]
set_disable_timing sb_5__2_/mux_left_track_17/in[5]
set_disable_timing sb_5__2_/mux_right_track_40/in[7]
set_disable_timing sb_5__2_/mux_left_track_25/in[5]
set_disable_timing sb_5__2_/mux_right_track_32/in[7]
set_disable_timing sb_5__2_/mux_left_track_33/in[5]
set_disable_timing sb_5__2_/mux_right_track_32/in[8]
set_disable_timing sb_5__2_/mux_left_track_33/in[6]
set_disable_timing sb_5__2_/mux_right_track_24/in[6]
set_disable_timing sb_5__2_/mux_left_track_41/in[5]
set_disable_timing sb_5__2_/mux_right_track_16/in[6]
set_disable_timing sb_5__2_/mux_right_track_24/in[7]
set_disable_timing sb_5__2_/mux_left_track_41/in[6]
set_disable_timing sb_5__2_/mux_right_track_0/in[6]
set_disable_timing sb_5__2_/mux_left_track_65/in[5]
set_disable_timing sb_5__2_/mux_right_track_64/in[5]
set_disable_timing sb_5__2_/mux_left_track_1/in[5]
set_disable_timing sb_5__2_/mux_right_track_16/in[7]
set_disable_timing sb_5__2_/mux_left_track_49/in[6]
set_disable_timing sb_5__2_/mux_right_track_56/in[6]
set_disable_timing sb_5__2_/mux_right_track_48/in[7]
set_disable_timing sb_5__2_/mux_left_track_17/in[6]
set_disable_timing sb_5__2_/mux_right_track_40/in[8]
set_disable_timing sb_5__2_/mux_left_track_25/in[6]
set_disable_timing sb_5__2_/mux_right_track_8/in[7]
set_disable_timing sb_5__2_/mux_left_track_57/in[6]
set_disable_timing sb_5__2_/mux_right_track_32/in[9]
set_disable_timing sb_5__2_/mux_left_track_33/in[7]
set_disable_timing sb_5__2_/mux_left_track_41/in[7]
set_disable_timing sb_5__2_/mux_right_track_16/in[8]
set_disable_timing sb_5__2_/mux_left_track_49/in[7]
set_disable_timing sb_5__2_/mux_left_track_65/in[6]
set_disable_timing sb_5__2_/mux_right_track_64/in[6]
set_disable_timing sb_5__2_/mux_left_track_1/in[6]
set_disable_timing sb_5__2_/mux_top_track_0/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[5]
set_disable_timing sb_5__2_/mux_top_track_64/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[6]
set_disable_timing sb_5__2_/mux_top_track_56/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_5__2_/mux_top_track_0/in[5]
set_disable_timing sb_5__2_/mux_top_track_48/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_5__2_/mux_top_track_40/in[3]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[7]
set_disable_timing sb_5__2_/mux_top_track_64/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[7]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[6]
set_disable_timing sb_5__2_/mux_top_track_16/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[5]
set_disable_timing sb_5__2_/mux_top_track_8/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_5__2_/mux_top_track_56/in[4]
set_disable_timing sb_5__2_/mux_top_track_0/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[7]
set_disable_timing sb_5__2_/mux_top_track_64/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_1/in[8]
set_disable_timing sb_5__2_/mux_top_track_56/in[5]
set_disable_timing sb_5__2_/mux_top_track_48/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_5__2_/mux_top_track_48/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_5__2_/mux_top_track_40/in[4]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[6]
set_disable_timing sb_5__2_/mux_top_track_32/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[8]
set_disable_timing sb_5__2_/mux_top_track_40/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[7]
set_disable_timing sb_5__2_/mux_top_track_24/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[7]
set_disable_timing sb_5__2_/mux_top_track_16/in[5]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[6]
set_disable_timing sb_5__2_/mux_top_track_32/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[9]
set_disable_timing sb_5__2_/mux_bottom_track_65/in[8]
set_disable_timing sb_5__2_/mux_top_track_64/in[7]
set_disable_timing sb_5__2_/mux_top_track_56/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_9/in[8]
set_disable_timing sb_5__2_/mux_top_track_24/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_41/in[8]
set_disable_timing sb_5__2_/mux_top_track_48/in[6]
set_disable_timing sb_5__2_/mux_top_track_40/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_25/in[8]
set_disable_timing sb_5__2_/mux_top_track_32/in[7]
set_disable_timing sb_5__2_/mux_bottom_track_33/in[10]
set_disable_timing sb_5__2_/mux_top_track_16/in[6]
set_disable_timing sb_5__2_/mux_bottom_track_49/in[7]
set_disable_timing sb_5__2_/mux_bottom_track_57/in[7]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_5__3_/chany_top_out[0]
set_disable_timing sb_5__3_/chany_top_out[3]
set_disable_timing sb_5__3_/chany_top_in[3]
set_disable_timing sb_5__3_/chany_top_out[4]
set_disable_timing sb_5__3_/chany_top_in[4]
set_disable_timing sb_5__3_/chany_top_in[5]
set_disable_timing sb_5__3_/chany_top_in[7]
set_disable_timing sb_5__3_/chany_top_out[8]
set_disable_timing sb_5__3_/chany_top_out[9]
set_disable_timing sb_5__3_/chany_top_in[10]
set_disable_timing sb_5__3_/chany_top_in[11]
set_disable_timing sb_5__3_/chany_top_in[13]
set_disable_timing sb_5__3_/chany_top_in[14]
set_disable_timing sb_5__3_/chany_top_in[15]
set_disable_timing sb_5__3_/chany_top_out[16]
set_disable_timing sb_5__3_/chany_top_out[18]
set_disable_timing sb_5__3_/chany_top_in[18]
set_disable_timing sb_5__3_/chany_top_out[19]
set_disable_timing sb_5__3_/chany_top_in[19]
set_disable_timing sb_5__3_/chany_top_out[20]
set_disable_timing sb_5__3_/chany_top_out[21]
set_disable_timing sb_5__3_/chany_top_in[22]
set_disable_timing sb_5__3_/chany_top_in[23]
set_disable_timing sb_5__3_/chany_top_out[24]
set_disable_timing sb_5__3_/chany_top_out[25]
set_disable_timing sb_5__3_/chany_top_in[26]
set_disable_timing sb_5__3_/chany_top_in[27]
set_disable_timing sb_5__3_/chany_top_out[28]
set_disable_timing sb_5__3_/chany_top_in[28]
set_disable_timing sb_5__3_/chany_top_in[30]
set_disable_timing sb_5__3_/chany_top_in[31]
set_disable_timing sb_5__3_/chany_top_out[32]
set_disable_timing sb_5__3_/chanx_right_out[0]
set_disable_timing sb_5__3_/chanx_right_in[2]
set_disable_timing sb_5__3_/chanx_right_in[3]
set_disable_timing sb_5__3_/chanx_right_in[6]
set_disable_timing sb_5__3_/chanx_right_out[7]
set_disable_timing sb_5__3_/chanx_right_in[7]
set_disable_timing sb_5__3_/chanx_right_out[8]
set_disable_timing sb_5__3_/chanx_right_in[9]
set_disable_timing sb_5__3_/chanx_right_in[10]
set_disable_timing sb_5__3_/chanx_right_in[11]
set_disable_timing sb_5__3_/chanx_right_in[12]
set_disable_timing sb_5__3_/chanx_right_out[13]
set_disable_timing sb_5__3_/chanx_right_in[13]
set_disable_timing sb_5__3_/chanx_right_out[15]
set_disable_timing sb_5__3_/chanx_right_in[15]
set_disable_timing sb_5__3_/chanx_right_out[17]
set_disable_timing sb_5__3_/chanx_right_in[18]
set_disable_timing sb_5__3_/chanx_right_out[19]
set_disable_timing sb_5__3_/chanx_right_in[19]
set_disable_timing sb_5__3_/chanx_right_in[21]
set_disable_timing sb_5__3_/chanx_right_in[22]
set_disable_timing sb_5__3_/chanx_right_out[23]
set_disable_timing sb_5__3_/chanx_right_in[23]
set_disable_timing sb_5__3_/chanx_right_out[25]
set_disable_timing sb_5__3_/chanx_right_in[25]
set_disable_timing sb_5__3_/chanx_right_out[26]
set_disable_timing sb_5__3_/chanx_right_out[27]
set_disable_timing sb_5__3_/chanx_right_in[27]
set_disable_timing sb_5__3_/chanx_right_in[29]
set_disable_timing sb_5__3_/chanx_right_out[30]
set_disable_timing sb_5__3_/chanx_right_in[30]
set_disable_timing sb_5__3_/chanx_right_in[31]
set_disable_timing sb_5__3_/chanx_right_in[32]
set_disable_timing sb_5__3_/chany_bottom_in[2]
set_disable_timing sb_5__3_/chany_bottom_in[3]
set_disable_timing sb_5__3_/chany_bottom_out[5]
set_disable_timing sb_5__3_/chany_bottom_out[6]
set_disable_timing sb_5__3_/chany_bottom_in[8]
set_disable_timing sb_5__3_/chany_bottom_in[11]
set_disable_timing sb_5__3_/chany_bottom_out[11]
set_disable_timing sb_5__3_/chany_bottom_out[12]
set_disable_timing sb_5__3_/chany_bottom_out[14]
set_disable_timing sb_5__3_/chany_bottom_in[15]
set_disable_timing sb_5__3_/chany_bottom_out[15]
set_disable_timing sb_5__3_/chany_bottom_in[17]
set_disable_timing sb_5__3_/chany_bottom_in[18]
set_disable_timing sb_5__3_/chany_bottom_out[19]
set_disable_timing sb_5__3_/chany_bottom_in[20]
set_disable_timing sb_5__3_/chany_bottom_in[23]
set_disable_timing sb_5__3_/chany_bottom_out[23]
set_disable_timing sb_5__3_/chany_bottom_in[24]
set_disable_timing sb_5__3_/chany_bottom_out[27]
set_disable_timing sb_5__3_/chany_bottom_out[29]
set_disable_timing sb_5__3_/chany_bottom_out[31]
set_disable_timing sb_5__3_/chany_bottom_in[32]
set_disable_timing sb_5__3_/chany_bottom_out[32]
set_disable_timing sb_5__3_/chanx_left_out[3]
set_disable_timing sb_5__3_/chanx_left_in[6]
set_disable_timing sb_5__3_/chanx_left_out[7]
set_disable_timing sb_5__3_/chanx_left_out[10]
set_disable_timing sb_5__3_/chanx_left_out[11]
set_disable_timing sb_5__3_/chanx_left_in[12]
set_disable_timing sb_5__3_/chanx_left_out[13]
set_disable_timing sb_5__3_/chanx_left_in[14]
set_disable_timing sb_5__3_/chanx_left_out[14]
set_disable_timing sb_5__3_/chanx_left_in[16]
set_disable_timing sb_5__3_/chanx_left_in[18]
set_disable_timing sb_5__3_/chanx_left_out[19]
set_disable_timing sb_5__3_/chanx_left_in[22]
set_disable_timing sb_5__3_/chanx_left_out[22]
set_disable_timing sb_5__3_/chanx_left_out[23]
set_disable_timing sb_5__3_/chanx_left_in[24]
set_disable_timing sb_5__3_/chanx_left_out[24]
set_disable_timing sb_5__3_/chanx_left_in[25]
set_disable_timing sb_5__3_/chanx_left_in[26]
set_disable_timing sb_5__3_/chanx_left_out[26]
set_disable_timing sb_5__3_/chanx_left_in[29]
set_disable_timing sb_5__3_/chanx_left_out[30]
set_disable_timing sb_5__3_/chanx_left_out[31]
set_disable_timing sb_5__3_/chanx_left_in[32]
set_disable_timing sb_5__3_/mux_right_track_8/in[0]
set_disable_timing sb_5__3_/mux_left_track_1/in[0]
set_disable_timing sb_5__3_/mux_right_track_16/in[0]
set_disable_timing sb_5__3_/mux_left_track_65/in[0]
set_disable_timing sb_5__3_/mux_right_track_24/in[0]
set_disable_timing sb_5__3_/mux_right_track_8/in[1]
set_disable_timing sb_5__3_/mux_left_track_1/in[1]
set_disable_timing sb_5__3_/mux_right_track_32/in[0]
set_disable_timing sb_5__3_/mux_left_track_49/in[0]
set_disable_timing sb_5__3_/mux_right_track_40/in[0]
set_disable_timing sb_5__3_/mux_left_track_41/in[0]
set_disable_timing sb_5__3_/mux_right_track_16/in[1]
set_disable_timing sb_5__3_/mux_left_track_65/in[1]
set_disable_timing sb_5__3_/mux_right_track_64/in[0]
set_disable_timing sb_5__3_/mux_right_track_0/in[0]
set_disable_timing sb_5__3_/mux_left_track_9/in[0]
set_disable_timing sb_5__3_/mux_right_track_24/in[1]
set_disable_timing sb_5__3_/mux_left_track_57/in[1]
set_disable_timing sb_5__3_/mux_right_track_16/in[2]
set_disable_timing sb_5__3_/mux_left_track_65/in[2]
set_disable_timing sb_5__3_/mux_right_track_24/in[2]
set_disable_timing sb_5__3_/mux_left_track_57/in[2]
set_disable_timing sb_5__3_/mux_right_track_32/in[1]
set_disable_timing sb_5__3_/mux_left_track_49/in[1]
set_disable_timing sb_5__3_/mux_right_track_32/in[2]
set_disable_timing sb_5__3_/mux_left_track_49/in[2]
set_disable_timing sb_5__3_/mux_right_track_40/in[1]
set_disable_timing sb_5__3_/mux_left_track_41/in[1]
set_disable_timing sb_5__3_/mux_right_track_48/in[1]
set_disable_timing sb_5__3_/mux_left_track_33/in[1]
set_disable_timing sb_5__3_/mux_right_track_40/in[2]
set_disable_timing sb_5__3_/mux_left_track_41/in[2]
set_disable_timing sb_5__3_/mux_right_track_56/in[1]
set_disable_timing sb_5__3_/mux_left_track_25/in[1]
set_disable_timing sb_5__3_/mux_left_track_17/in[1]
set_disable_timing sb_5__3_/mux_right_track_0/in[1]
set_disable_timing sb_5__3_/mux_left_track_9/in[1]
set_disable_timing sb_5__3_/mux_right_track_48/in[2]
set_disable_timing sb_5__3_/mux_left_track_33/in[2]
set_disable_timing sb_5__3_/mux_right_track_16/in[3]
set_disable_timing sb_5__3_/mux_left_track_65/in[3]
set_disable_timing sb_5__3_/mux_right_track_24/in[3]
set_disable_timing sb_5__3_/mux_left_track_57/in[3]
set_disable_timing sb_5__3_/mux_right_track_56/in[2]
set_disable_timing sb_5__3_/mux_left_track_25/in[2]
set_disable_timing sb_5__3_/mux_right_track_32/in[3]
set_disable_timing sb_5__3_/mux_left_track_49/in[3]
set_disable_timing sb_5__3_/mux_left_track_41/in[3]
set_disable_timing sb_5__3_/mux_right_track_48/in[3]
set_disable_timing sb_5__3_/mux_left_track_33/in[3]
set_disable_timing sb_5__3_/mux_right_track_64/in[2]
set_disable_timing sb_5__3_/mux_left_track_17/in[2]
set_disable_timing sb_5__3_/mux_right_track_0/in[2]
set_disable_timing sb_5__3_/mux_top_track_64/in[0]
set_disable_timing sb_5__3_/mux_top_track_0/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_5__3_/mux_top_track_8/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_41/in[0]
set_disable_timing sb_5__3_/mux_top_track_64/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_57/in[1]
set_disable_timing sb_5__3_/mux_top_track_16/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_33/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[0]
set_disable_timing sb_5__3_/mux_top_track_32/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_17/in[0]
set_disable_timing sb_5__3_/mux_top_track_0/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_49/in[1]
set_disable_timing sb_5__3_/mux_top_track_40/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_5__3_/mux_top_track_48/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_1/in[0]
set_disable_timing sb_5__3_/mux_top_track_56/in[0]
set_disable_timing sb_5__3_/mux_bottom_track_65/in[0]
set_disable_timing sb_5__3_/mux_top_track_8/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_41/in[1]
set_disable_timing sb_5__3_/mux_top_track_64/in[2]
set_disable_timing sb_5__3_/mux_bottom_track_57/in[2]
set_disable_timing sb_5__3_/mux_top_track_0/in[2]
set_disable_timing sb_5__3_/mux_bottom_track_49/in[2]
set_disable_timing sb_5__3_/mux_top_track_8/in[2]
set_disable_timing sb_5__3_/mux_top_track_16/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_33/in[1]
set_disable_timing sb_5__3_/mux_top_track_16/in[2]
set_disable_timing sb_5__3_/mux_top_track_24/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[1]
set_disable_timing sb_5__3_/mux_top_track_32/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_17/in[1]
set_disable_timing sb_5__3_/mux_top_track_24/in[2]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[2]
set_disable_timing sb_5__3_/mux_top_track_40/in[1]
set_disable_timing sb_5__3_/mux_top_track_48/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_1/in[1]
set_disable_timing sb_5__3_/mux_top_track_56/in[1]
set_disable_timing sb_5__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_5__3_/mux_top_track_32/in[2]
set_disable_timing sb_5__3_/mux_bottom_track_17/in[2]
set_disable_timing sb_5__3_/mux_top_track_64/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_5__3_/mux_top_track_0/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_49/in[3]
set_disable_timing sb_5__3_/mux_top_track_8/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_5__3_/mux_top_track_40/in[2]
set_disable_timing sb_5__3_/mux_bottom_track_9/in[2]
set_disable_timing sb_5__3_/mux_top_track_16/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_33/in[3]
set_disable_timing sb_5__3_/mux_top_track_24/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[3]
set_disable_timing sb_5__3_/mux_top_track_32/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_17/in[3]
set_disable_timing sb_5__3_/mux_top_track_48/in[2]
set_disable_timing sb_5__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_5__3_/mux_top_track_56/in[2]
set_disable_timing sb_5__3_/mux_bottom_track_65/in[2]
set_disable_timing sb_5__3_/mux_right_track_56/in[3]
set_disable_timing sb_5__3_/mux_left_track_9/in[3]
set_disable_timing sb_5__3_/mux_right_track_48/in[4]
set_disable_timing sb_5__3_/mux_left_track_17/in[3]
set_disable_timing sb_5__3_/mux_right_track_40/in[4]
set_disable_timing sb_5__3_/mux_left_track_25/in[3]
set_disable_timing sb_5__3_/mux_right_track_56/in[4]
set_disable_timing sb_5__3_/mux_left_track_9/in[4]
set_disable_timing sb_5__3_/mux_right_track_32/in[4]
set_disable_timing sb_5__3_/mux_left_track_41/in[4]
set_disable_timing sb_5__3_/mux_right_track_16/in[4]
set_disable_timing sb_5__3_/mux_left_track_49/in[4]
set_disable_timing sb_5__3_/mux_right_track_48/in[5]
set_disable_timing sb_5__3_/mux_left_track_17/in[4]
set_disable_timing sb_5__3_/mux_right_track_8/in[4]
set_disable_timing sb_5__3_/mux_left_track_57/in[4]
set_disable_timing sb_5__3_/mux_right_track_0/in[3]
set_disable_timing sb_5__3_/mux_left_track_65/in[4]
set_disable_timing sb_5__3_/mux_right_track_64/in[3]
set_disable_timing sb_5__3_/mux_left_track_1/in[4]
set_disable_timing sb_5__3_/mux_right_track_40/in[5]
set_disable_timing sb_5__3_/mux_left_track_25/in[4]
set_disable_timing sb_5__3_/mux_right_track_56/in[5]
set_disable_timing sb_5__3_/mux_left_track_9/in[5]
set_disable_timing sb_5__3_/mux_left_track_17/in[5]
set_disable_timing sb_5__3_/mux_right_track_40/in[6]
set_disable_timing sb_5__3_/mux_left_track_25/in[5]
set_disable_timing sb_5__3_/mux_right_track_32/in[5]
set_disable_timing sb_5__3_/mux_left_track_33/in[5]
set_disable_timing sb_5__3_/mux_right_track_32/in[6]
set_disable_timing sb_5__3_/mux_left_track_33/in[6]
set_disable_timing sb_5__3_/mux_right_track_24/in[5]
set_disable_timing sb_5__3_/mux_left_track_41/in[5]
set_disable_timing sb_5__3_/mux_right_track_16/in[5]
set_disable_timing sb_5__3_/mux_left_track_49/in[5]
set_disable_timing sb_5__3_/mux_right_track_24/in[6]
set_disable_timing sb_5__3_/mux_left_track_41/in[6]
set_disable_timing sb_5__3_/mux_right_track_8/in[5]
set_disable_timing sb_5__3_/mux_left_track_57/in[5]
set_disable_timing sb_5__3_/mux_right_track_0/in[4]
set_disable_timing sb_5__3_/mux_left_track_65/in[5]
set_disable_timing sb_5__3_/mux_right_track_64/in[4]
set_disable_timing sb_5__3_/mux_left_track_1/in[5]
set_disable_timing sb_5__3_/mux_right_track_16/in[6]
set_disable_timing sb_5__3_/mux_left_track_49/in[6]
set_disable_timing sb_5__3_/mux_right_track_56/in[6]
set_disable_timing sb_5__3_/mux_left_track_9/in[6]
set_disable_timing sb_5__3_/mux_left_track_17/in[6]
set_disable_timing sb_5__3_/mux_right_track_40/in[7]
set_disable_timing sb_5__3_/mux_left_track_25/in[6]
set_disable_timing sb_5__3_/mux_right_track_8/in[6]
set_disable_timing sb_5__3_/mux_left_track_57/in[6]
set_disable_timing sb_5__3_/mux_left_track_33/in[7]
set_disable_timing sb_5__3_/mux_right_track_24/in[7]
set_disable_timing sb_5__3_/mux_right_track_16/in[7]
set_disable_timing sb_5__3_/mux_left_track_49/in[7]
set_disable_timing sb_5__3_/mux_right_track_0/in[5]
set_disable_timing sb_5__3_/mux_right_track_64/in[5]
set_disable_timing sb_5__3_/mux_left_track_1/in[6]
set_disable_timing sb_5__3_/mux_top_track_0/in[4]
set_disable_timing sb_5__3_/mux_bottom_track_65/in[3]
set_disable_timing sb_5__3_/mux_top_track_64/in[4]
set_disable_timing sb_5__3_/mux_top_track_56/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_5__3_/mux_top_track_0/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_5__3_/mux_top_track_48/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_17/in[4]
set_disable_timing sb_5__3_/mux_top_track_40/in[3]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[4]
set_disable_timing sb_5__3_/mux_top_track_32/in[4]
set_disable_timing sb_5__3_/mux_bottom_track_33/in[4]
set_disable_timing sb_5__3_/mux_top_track_64/in[5]
set_disable_timing sb_5__3_/mux_top_track_24/in[4]
set_disable_timing sb_5__3_/mux_bottom_track_41/in[4]
set_disable_timing sb_5__3_/mux_top_track_16/in[4]
set_disable_timing sb_5__3_/mux_top_track_8/in[4]
set_disable_timing sb_5__3_/mux_bottom_track_57/in[4]
set_disable_timing sb_5__3_/mux_top_track_56/in[4]
set_disable_timing sb_5__3_/mux_bottom_track_9/in[4]
set_disable_timing sb_5__3_/mux_top_track_0/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_65/in[5]
set_disable_timing sb_5__3_/mux_top_track_64/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_5__3_/mux_top_track_56/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_5__3_/mux_top_track_48/in[4]
set_disable_timing sb_5__3_/mux_bottom_track_17/in[5]
set_disable_timing sb_5__3_/mux_top_track_48/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_17/in[6]
set_disable_timing sb_5__3_/mux_top_track_40/in[4]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[5]
set_disable_timing sb_5__3_/mux_top_track_32/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_33/in[5]
set_disable_timing sb_5__3_/mux_top_track_40/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[6]
set_disable_timing sb_5__3_/mux_top_track_24/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_41/in[5]
set_disable_timing sb_5__3_/mux_top_track_16/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_49/in[5]
set_disable_timing sb_5__3_/mux_top_track_8/in[5]
set_disable_timing sb_5__3_/mux_bottom_track_57/in[5]
set_disable_timing sb_5__3_/mux_top_track_32/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_33/in[6]
set_disable_timing sb_5__3_/mux_top_track_0/in[7]
set_disable_timing sb_5__3_/mux_bottom_track_65/in[6]
set_disable_timing sb_5__3_/mux_top_track_64/in[7]
set_disable_timing sb_5__3_/mux_bottom_track_1/in[6]
set_disable_timing sb_5__3_/mux_top_track_56/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_9/in[6]
set_disable_timing sb_5__3_/mux_top_track_24/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_41/in[6]
set_disable_timing sb_5__3_/mux_top_track_48/in[6]
set_disable_timing sb_5__3_/mux_top_track_40/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_25/in[7]
set_disable_timing sb_5__3_/mux_top_track_32/in[7]
set_disable_timing sb_5__3_/mux_top_track_16/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_49/in[6]
set_disable_timing sb_5__3_/mux_top_track_8/in[6]
set_disable_timing sb_5__3_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_5__4_/chany_top_out[0]
set_disable_timing sb_5__4_/chany_top_out[1]
set_disable_timing sb_5__4_/chany_top_in[2]
set_disable_timing sb_5__4_/chany_top_in[3]
set_disable_timing sb_5__4_/chany_top_in[4]
set_disable_timing sb_5__4_/chany_top_out[5]
set_disable_timing sb_5__4_/chany_top_in[6]
set_disable_timing sb_5__4_/chany_top_in[7]
set_disable_timing sb_5__4_/chany_top_out[8]
set_disable_timing sb_5__4_/chany_top_out[9]
set_disable_timing sb_5__4_/chany_top_in[9]
set_disable_timing sb_5__4_/chany_top_out[10]
set_disable_timing sb_5__4_/chany_top_in[10]
set_disable_timing sb_5__4_/chany_top_in[11]
set_disable_timing sb_5__4_/chany_top_out[12]
set_disable_timing sb_5__4_/chany_top_in[12]
set_disable_timing sb_5__4_/chany_top_in[13]
set_disable_timing sb_5__4_/chany_top_in[14]
set_disable_timing sb_5__4_/chany_top_out[16]
set_disable_timing sb_5__4_/chany_top_out[17]
set_disable_timing sb_5__4_/chany_top_in[17]
set_disable_timing sb_5__4_/chany_top_in[18]
set_disable_timing sb_5__4_/chany_top_out[19]
set_disable_timing sb_5__4_/chany_top_in[19]
set_disable_timing sb_5__4_/chany_top_out[20]
set_disable_timing sb_5__4_/chany_top_out[21]
set_disable_timing sb_5__4_/chany_top_in[21]
set_disable_timing sb_5__4_/chany_top_out[22]
set_disable_timing sb_5__4_/chany_top_in[22]
set_disable_timing sb_5__4_/chany_top_in[23]
set_disable_timing sb_5__4_/chany_top_out[25]
set_disable_timing sb_5__4_/chany_top_in[25]
set_disable_timing sb_5__4_/chany_top_out[26]
set_disable_timing sb_5__4_/chany_top_in[26]
set_disable_timing sb_5__4_/chany_top_in[27]
set_disable_timing sb_5__4_/chany_top_out[28]
set_disable_timing sb_5__4_/chany_top_out[29]
set_disable_timing sb_5__4_/chany_top_in[29]
set_disable_timing sb_5__4_/chany_top_in[30]
set_disable_timing sb_5__4_/chany_top_in[31]
set_disable_timing sb_5__4_/chany_top_in[32]
set_disable_timing sb_5__4_/chanx_right_out[0]
set_disable_timing sb_5__4_/chanx_right_in[0]
set_disable_timing sb_5__4_/chanx_right_out[1]
set_disable_timing sb_5__4_/chanx_right_in[1]
set_disable_timing sb_5__4_/chanx_right_out[2]
set_disable_timing sb_5__4_/chanx_right_in[2]
set_disable_timing sb_5__4_/chanx_right_in[3]
set_disable_timing sb_5__4_/chanx_right_out[4]
set_disable_timing sb_5__4_/chanx_right_in[5]
set_disable_timing sb_5__4_/chanx_right_in[7]
set_disable_timing sb_5__4_/chanx_right_in[8]
set_disable_timing sb_5__4_/chanx_right_in[10]
set_disable_timing sb_5__4_/chanx_right_in[13]
set_disable_timing sb_5__4_/chanx_right_out[14]
set_disable_timing sb_5__4_/chanx_right_in[14]
set_disable_timing sb_5__4_/chanx_right_out[15]
set_disable_timing sb_5__4_/chanx_right_in[15]
set_disable_timing sb_5__4_/chanx_right_out[16]
set_disable_timing sb_5__4_/chanx_right_in[17]
set_disable_timing sb_5__4_/chanx_right_in[18]
set_disable_timing sb_5__4_/chanx_right_in[19]
set_disable_timing sb_5__4_/chanx_right_in[20]
set_disable_timing sb_5__4_/chanx_right_out[21]
set_disable_timing sb_5__4_/chanx_right_in[22]
set_disable_timing sb_5__4_/chanx_right_in[23]
set_disable_timing sb_5__4_/chanx_right_in[25]
set_disable_timing sb_5__4_/chanx_right_out[26]
set_disable_timing sb_5__4_/chanx_right_in[26]
set_disable_timing sb_5__4_/chanx_right_out[27]
set_disable_timing sb_5__4_/chanx_right_in[27]
set_disable_timing sb_5__4_/chanx_right_out[28]
set_disable_timing sb_5__4_/chanx_right_in[28]
set_disable_timing sb_5__4_/chanx_right_in[29]
set_disable_timing sb_5__4_/chanx_right_out[30]
set_disable_timing sb_5__4_/chanx_right_in[30]
set_disable_timing sb_5__4_/chanx_right_out[31]
set_disable_timing sb_5__4_/chanx_right_in[32]
set_disable_timing sb_5__4_/chany_bottom_in[0]
set_disable_timing sb_5__4_/chany_bottom_in[3]
set_disable_timing sb_5__4_/chany_bottom_out[3]
set_disable_timing sb_5__4_/chany_bottom_in[4]
set_disable_timing sb_5__4_/chany_bottom_out[4]
set_disable_timing sb_5__4_/chany_bottom_out[5]
set_disable_timing sb_5__4_/chany_bottom_out[7]
set_disable_timing sb_5__4_/chany_bottom_in[8]
set_disable_timing sb_5__4_/chany_bottom_in[9]
set_disable_timing sb_5__4_/chany_bottom_out[10]
set_disable_timing sb_5__4_/chany_bottom_out[11]
set_disable_timing sb_5__4_/chany_bottom_out[13]
set_disable_timing sb_5__4_/chany_bottom_out[14]
set_disable_timing sb_5__4_/chany_bottom_out[15]
set_disable_timing sb_5__4_/chany_bottom_in[16]
set_disable_timing sb_5__4_/chany_bottom_in[18]
set_disable_timing sb_5__4_/chany_bottom_out[18]
set_disable_timing sb_5__4_/chany_bottom_in[19]
set_disable_timing sb_5__4_/chany_bottom_out[19]
set_disable_timing sb_5__4_/chany_bottom_in[20]
set_disable_timing sb_5__4_/chany_bottom_in[21]
set_disable_timing sb_5__4_/chany_bottom_out[22]
set_disable_timing sb_5__4_/chany_bottom_out[23]
set_disable_timing sb_5__4_/chany_bottom_in[24]
set_disable_timing sb_5__4_/chany_bottom_in[25]
set_disable_timing sb_5__4_/chany_bottom_out[26]
set_disable_timing sb_5__4_/chany_bottom_out[27]
set_disable_timing sb_5__4_/chany_bottom_in[28]
set_disable_timing sb_5__4_/chany_bottom_out[28]
set_disable_timing sb_5__4_/chany_bottom_out[30]
set_disable_timing sb_5__4_/chany_bottom_out[31]
set_disable_timing sb_5__4_/chany_bottom_in[32]
set_disable_timing sb_5__4_/chanx_left_in[0]
set_disable_timing sb_5__4_/chanx_left_in[1]
set_disable_timing sb_5__4_/chanx_left_out[1]
set_disable_timing sb_5__4_/chanx_left_out[2]
set_disable_timing sb_5__4_/chanx_left_in[3]
set_disable_timing sb_5__4_/chanx_left_out[3]
set_disable_timing sb_5__4_/chanx_left_out[6]
set_disable_timing sb_5__4_/chanx_left_out[8]
set_disable_timing sb_5__4_/chanx_left_out[9]
set_disable_timing sb_5__4_/chanx_left_out[11]
set_disable_timing sb_5__4_/chanx_left_in[13]
set_disable_timing sb_5__4_/chanx_left_in[14]
set_disable_timing sb_5__4_/chanx_left_out[14]
set_disable_timing sb_5__4_/chanx_left_in[15]
set_disable_timing sb_5__4_/chanx_left_out[15]
set_disable_timing sb_5__4_/chanx_left_out[18]
set_disable_timing sb_5__4_/chanx_left_out[19]
set_disable_timing sb_5__4_/chanx_left_in[20]
set_disable_timing sb_5__4_/chanx_left_out[21]
set_disable_timing sb_5__4_/chanx_left_out[23]
set_disable_timing sb_5__4_/chanx_left_in[25]
set_disable_timing sb_5__4_/chanx_left_in[26]
set_disable_timing sb_5__4_/chanx_left_out[26]
set_disable_timing sb_5__4_/chanx_left_out[27]
set_disable_timing sb_5__4_/chanx_left_in[29]
set_disable_timing sb_5__4_/chanx_left_out[29]
set_disable_timing sb_5__4_/chanx_left_in[30]
set_disable_timing sb_5__4_/chanx_left_out[30]
set_disable_timing sb_5__4_/chanx_left_in[31]
set_disable_timing sb_5__4_/chanx_left_out[31]
set_disable_timing sb_5__4_/chanx_left_out[32]
set_disable_timing sb_5__4_/mux_right_track_8/in[0]
set_disable_timing sb_5__4_/mux_left_track_1/in[0]
set_disable_timing sb_5__4_/mux_right_track_16/in[0]
set_disable_timing sb_5__4_/mux_left_track_65/in[0]
set_disable_timing sb_5__4_/mux_right_track_24/in[0]
set_disable_timing sb_5__4_/mux_left_track_57/in[0]
set_disable_timing sb_5__4_/mux_right_track_8/in[1]
set_disable_timing sb_5__4_/mux_left_track_1/in[1]
set_disable_timing sb_5__4_/mux_right_track_32/in[0]
set_disable_timing sb_5__4_/mux_left_track_49/in[0]
set_disable_timing sb_5__4_/mux_right_track_40/in[0]
set_disable_timing sb_5__4_/mux_right_track_48/in[0]
set_disable_timing sb_5__4_/mux_left_track_33/in[0]
set_disable_timing sb_5__4_/mux_right_track_16/in[1]
set_disable_timing sb_5__4_/mux_left_track_65/in[1]
set_disable_timing sb_5__4_/mux_right_track_56/in[0]
set_disable_timing sb_5__4_/mux_left_track_25/in[0]
set_disable_timing sb_5__4_/mux_right_track_64/in[0]
set_disable_timing sb_5__4_/mux_left_track_17/in[0]
set_disable_timing sb_5__4_/mux_right_track_0/in[0]
set_disable_timing sb_5__4_/mux_left_track_9/in[0]
set_disable_timing sb_5__4_/mux_right_track_24/in[1]
set_disable_timing sb_5__4_/mux_left_track_57/in[1]
set_disable_timing sb_5__4_/mux_right_track_8/in[2]
set_disable_timing sb_5__4_/mux_left_track_1/in[2]
set_disable_timing sb_5__4_/mux_right_track_16/in[2]
set_disable_timing sb_5__4_/mux_left_track_65/in[2]
set_disable_timing sb_5__4_/mux_right_track_24/in[2]
set_disable_timing sb_5__4_/mux_left_track_57/in[2]
set_disable_timing sb_5__4_/mux_right_track_32/in[1]
set_disable_timing sb_5__4_/mux_right_track_32/in[2]
set_disable_timing sb_5__4_/mux_left_track_49/in[2]
set_disable_timing sb_5__4_/mux_right_track_40/in[1]
set_disable_timing sb_5__4_/mux_left_track_41/in[1]
set_disable_timing sb_5__4_/mux_right_track_48/in[1]
set_disable_timing sb_5__4_/mux_left_track_33/in[1]
set_disable_timing sb_5__4_/mux_right_track_40/in[2]
set_disable_timing sb_5__4_/mux_left_track_41/in[2]
set_disable_timing sb_5__4_/mux_right_track_56/in[1]
set_disable_timing sb_5__4_/mux_left_track_25/in[1]
set_disable_timing sb_5__4_/mux_right_track_64/in[1]
set_disable_timing sb_5__4_/mux_left_track_17/in[1]
set_disable_timing sb_5__4_/mux_right_track_0/in[1]
set_disable_timing sb_5__4_/mux_left_track_9/in[1]
set_disable_timing sb_5__4_/mux_right_track_48/in[2]
set_disable_timing sb_5__4_/mux_left_track_33/in[2]
set_disable_timing sb_5__4_/mux_right_track_8/in[3]
set_disable_timing sb_5__4_/mux_left_track_1/in[3]
set_disable_timing sb_5__4_/mux_right_track_16/in[3]
set_disable_timing sb_5__4_/mux_left_track_65/in[3]
set_disable_timing sb_5__4_/mux_right_track_24/in[3]
set_disable_timing sb_5__4_/mux_left_track_57/in[3]
set_disable_timing sb_5__4_/mux_right_track_56/in[2]
set_disable_timing sb_5__4_/mux_left_track_25/in[2]
set_disable_timing sb_5__4_/mux_right_track_32/in[3]
set_disable_timing sb_5__4_/mux_left_track_49/in[3]
set_disable_timing sb_5__4_/mux_right_track_40/in[3]
set_disable_timing sb_5__4_/mux_left_track_41/in[3]
set_disable_timing sb_5__4_/mux_right_track_48/in[3]
set_disable_timing sb_5__4_/mux_left_track_33/in[3]
set_disable_timing sb_5__4_/mux_right_track_64/in[2]
set_disable_timing sb_5__4_/mux_left_track_17/in[2]
set_disable_timing sb_5__4_/mux_right_track_0/in[2]
set_disable_timing sb_5__4_/mux_left_track_9/in[2]
set_disable_timing sb_5__4_/mux_top_track_64/in[0]
set_disable_timing sb_5__4_/mux_bottom_track_57/in[0]
set_disable_timing sb_5__4_/mux_top_track_0/in[0]
set_disable_timing sb_5__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_5__4_/mux_top_track_8/in[0]
set_disable_timing sb_5__4_/mux_bottom_track_41/in[0]
set_disable_timing sb_5__4_/mux_top_track_64/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_5__4_/mux_top_track_16/in[0]
set_disable_timing sb_5__4_/mux_top_track_24/in[0]
set_disable_timing sb_5__4_/mux_bottom_track_25/in[0]
set_disable_timing sb_5__4_/mux_top_track_32/in[0]
set_disable_timing sb_5__4_/mux_top_track_0/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_49/in[1]
set_disable_timing sb_5__4_/mux_top_track_40/in[0]
set_disable_timing sb_5__4_/mux_bottom_track_9/in[0]
set_disable_timing sb_5__4_/mux_top_track_48/in[0]
set_disable_timing sb_5__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_5__4_/mux_top_track_56/in[0]
set_disable_timing sb_5__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_5__4_/mux_top_track_8/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_5__4_/mux_top_track_0/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_5__4_/mux_top_track_8/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_41/in[2]
set_disable_timing sb_5__4_/mux_top_track_16/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_5__4_/mux_top_track_16/in[2]
set_disable_timing sb_5__4_/mux_top_track_24/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_25/in[1]
set_disable_timing sb_5__4_/mux_top_track_32/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_5__4_/mux_top_track_24/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_25/in[2]
set_disable_timing sb_5__4_/mux_top_track_40/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_9/in[1]
set_disable_timing sb_5__4_/mux_top_track_48/in[1]
set_disable_timing sb_5__4_/mux_top_track_56/in[1]
set_disable_timing sb_5__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_5__4_/mux_top_track_32/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_5__4_/mux_top_track_0/in[3]
set_disable_timing sb_5__4_/mux_bottom_track_49/in[3]
set_disable_timing sb_5__4_/mux_top_track_8/in[3]
set_disable_timing sb_5__4_/mux_bottom_track_41/in[3]
set_disable_timing sb_5__4_/mux_top_track_40/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_9/in[2]
set_disable_timing sb_5__4_/mux_top_track_16/in[3]
set_disable_timing sb_5__4_/mux_bottom_track_33/in[3]
set_disable_timing sb_5__4_/mux_top_track_24/in[3]
set_disable_timing sb_5__4_/mux_bottom_track_25/in[3]
set_disable_timing sb_5__4_/mux_top_track_32/in[3]
set_disable_timing sb_5__4_/mux_bottom_track_17/in[3]
set_disable_timing sb_5__4_/mux_top_track_48/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_1/in[2]
set_disable_timing sb_5__4_/mux_top_track_56/in[2]
set_disable_timing sb_5__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_5__4_/mux_right_track_56/in[3]
set_disable_timing sb_5__4_/mux_left_track_9/in[3]
set_disable_timing sb_5__4_/mux_left_track_17/in[3]
set_disable_timing sb_5__4_/mux_right_track_40/in[4]
set_disable_timing sb_5__4_/mux_right_track_56/in[4]
set_disable_timing sb_5__4_/mux_left_track_9/in[4]
set_disable_timing sb_5__4_/mux_right_track_32/in[4]
set_disable_timing sb_5__4_/mux_left_track_33/in[4]
set_disable_timing sb_5__4_/mux_right_track_24/in[4]
set_disable_timing sb_5__4_/mux_right_track_16/in[4]
set_disable_timing sb_5__4_/mux_left_track_49/in[4]
set_disable_timing sb_5__4_/mux_right_track_48/in[5]
set_disable_timing sb_5__4_/mux_left_track_17/in[4]
set_disable_timing sb_5__4_/mux_right_track_8/in[4]
set_disable_timing sb_5__4_/mux_left_track_57/in[4]
set_disable_timing sb_5__4_/mux_right_track_0/in[3]
set_disable_timing sb_5__4_/mux_left_track_65/in[4]
set_disable_timing sb_5__4_/mux_left_track_25/in[4]
set_disable_timing sb_5__4_/mux_right_track_56/in[5]
set_disable_timing sb_5__4_/mux_right_track_48/in[6]
set_disable_timing sb_5__4_/mux_left_track_17/in[5]
set_disable_timing sb_5__4_/mux_right_track_40/in[6]
set_disable_timing sb_5__4_/mux_left_track_25/in[5]
set_disable_timing sb_5__4_/mux_right_track_32/in[5]
set_disable_timing sb_5__4_/mux_right_track_32/in[6]
set_disable_timing sb_5__4_/mux_left_track_33/in[6]
set_disable_timing sb_5__4_/mux_left_track_41/in[5]
set_disable_timing sb_5__4_/mux_right_track_16/in[5]
set_disable_timing sb_5__4_/mux_left_track_49/in[5]
set_disable_timing sb_5__4_/mux_right_track_24/in[6]
set_disable_timing sb_5__4_/mux_left_track_41/in[6]
set_disable_timing sb_5__4_/mux_right_track_8/in[5]
set_disable_timing sb_5__4_/mux_left_track_57/in[5]
set_disable_timing sb_5__4_/mux_right_track_0/in[4]
set_disable_timing sb_5__4_/mux_left_track_65/in[5]
set_disable_timing sb_5__4_/mux_right_track_64/in[4]
set_disable_timing sb_5__4_/mux_left_track_1/in[5]
set_disable_timing sb_5__4_/mux_left_track_49/in[6]
set_disable_timing sb_5__4_/mux_right_track_56/in[6]
set_disable_timing sb_5__4_/mux_left_track_9/in[6]
set_disable_timing sb_5__4_/mux_right_track_48/in[7]
set_disable_timing sb_5__4_/mux_left_track_17/in[6]
set_disable_timing sb_5__4_/mux_right_track_40/in[7]
set_disable_timing sb_5__4_/mux_left_track_25/in[6]
set_disable_timing sb_5__4_/mux_right_track_8/in[6]
set_disable_timing sb_5__4_/mux_right_track_32/in[7]
set_disable_timing sb_5__4_/mux_left_track_33/in[7]
set_disable_timing sb_5__4_/mux_right_track_24/in[7]
set_disable_timing sb_5__4_/mux_left_track_41/in[7]
set_disable_timing sb_5__4_/mux_right_track_16/in[7]
set_disable_timing sb_5__4_/mux_left_track_49/in[7]
set_disable_timing sb_5__4_/mux_right_track_0/in[5]
set_disable_timing sb_5__4_/mux_left_track_65/in[6]
set_disable_timing sb_5__4_/mux_right_track_64/in[5]
set_disable_timing sb_5__4_/mux_left_track_1/in[6]
set_disable_timing sb_5__4_/mux_top_track_0/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_5__4_/mux_top_track_64/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_1/in[3]
set_disable_timing sb_5__4_/mux_top_track_56/in[3]
set_disable_timing sb_5__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_5__4_/mux_top_track_0/in[5]
set_disable_timing sb_5__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_5__4_/mux_top_track_48/in[3]
set_disable_timing sb_5__4_/mux_bottom_track_17/in[4]
set_disable_timing sb_5__4_/mux_top_track_40/in[3]
set_disable_timing sb_5__4_/mux_top_track_32/in[4]
set_disable_timing sb_5__4_/mux_top_track_64/in[5]
set_disable_timing sb_5__4_/mux_bottom_track_1/in[4]
set_disable_timing sb_5__4_/mux_top_track_24/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_41/in[4]
set_disable_timing sb_5__4_/mux_top_track_16/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_49/in[4]
set_disable_timing sb_5__4_/mux_top_track_8/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_5__4_/mux_top_track_56/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_5__4_/mux_top_track_0/in[6]
set_disable_timing sb_5__4_/mux_top_track_64/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_5__4_/mux_top_track_56/in[5]
set_disable_timing sb_5__4_/mux_bottom_track_9/in[5]
set_disable_timing sb_5__4_/mux_top_track_48/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_17/in[5]
set_disable_timing sb_5__4_/mux_top_track_40/in[4]
set_disable_timing sb_5__4_/mux_bottom_track_25/in[5]
set_disable_timing sb_5__4_/mux_top_track_32/in[5]
set_disable_timing sb_5__4_/mux_top_track_40/in[5]
set_disable_timing sb_5__4_/mux_top_track_24/in[5]
set_disable_timing sb_5__4_/mux_bottom_track_41/in[5]
set_disable_timing sb_5__4_/mux_top_track_16/in[5]
set_disable_timing sb_5__4_/mux_bottom_track_57/in[5]
set_disable_timing sb_5__4_/mux_top_track_32/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_33/in[6]
set_disable_timing sb_5__4_/mux_top_track_0/in[7]
set_disable_timing sb_5__4_/mux_bottom_track_65/in[6]
set_disable_timing sb_5__4_/mux_top_track_64/in[7]
set_disable_timing sb_5__4_/mux_bottom_track_1/in[6]
set_disable_timing sb_5__4_/mux_top_track_56/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_9/in[6]
set_disable_timing sb_5__4_/mux_top_track_24/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_41/in[6]
set_disable_timing sb_5__4_/mux_top_track_48/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_17/in[7]
set_disable_timing sb_5__4_/mux_top_track_40/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_25/in[7]
set_disable_timing sb_5__4_/mux_top_track_32/in[7]
set_disable_timing sb_5__4_/mux_bottom_track_33/in[7]
set_disable_timing sb_5__4_/mux_top_track_16/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_49/in[6]
set_disable_timing sb_5__4_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_5__5_/chany_top_out[1]
set_disable_timing sb_5__5_/chany_top_in[1]
set_disable_timing sb_5__5_/chany_top_out[2]
set_disable_timing sb_5__5_/chany_top_in[2]
set_disable_timing sb_5__5_/chany_top_in[3]
set_disable_timing sb_5__5_/chany_top_out[4]
set_disable_timing sb_5__5_/chany_top_in[5]
set_disable_timing sb_5__5_/chany_top_out[6]
set_disable_timing sb_5__5_/chany_top_in[6]
set_disable_timing sb_5__5_/chany_top_in[7]
set_disable_timing sb_5__5_/chany_top_out[8]
set_disable_timing sb_5__5_/chany_top_in[8]
set_disable_timing sb_5__5_/chany_top_out[9]
set_disable_timing sb_5__5_/chany_top_in[9]
set_disable_timing sb_5__5_/chany_top_out[10]
set_disable_timing sb_5__5_/chany_top_in[10]
set_disable_timing sb_5__5_/chany_top_out[11]
set_disable_timing sb_5__5_/chany_top_in[11]
set_disable_timing sb_5__5_/chany_top_out[12]
set_disable_timing sb_5__5_/chany_top_in[12]
set_disable_timing sb_5__5_/chany_top_out[13]
set_disable_timing sb_5__5_/chany_top_in[13]
set_disable_timing sb_5__5_/chany_top_in[15]
set_disable_timing sb_5__5_/chany_top_out[16]
set_disable_timing sb_5__5_/chany_top_in[16]
set_disable_timing sb_5__5_/chany_top_out[17]
set_disable_timing sb_5__5_/chany_top_in[17]
set_disable_timing sb_5__5_/chany_top_out[18]
set_disable_timing sb_5__5_/chany_top_in[18]
set_disable_timing sb_5__5_/chany_top_in[19]
set_disable_timing sb_5__5_/chany_top_out[20]
set_disable_timing sb_5__5_/chany_top_in[20]
set_disable_timing sb_5__5_/chany_top_out[21]
set_disable_timing sb_5__5_/chany_top_in[21]
set_disable_timing sb_5__5_/chany_top_out[22]
set_disable_timing sb_5__5_/chany_top_in[22]
set_disable_timing sb_5__5_/chany_top_out[23]
set_disable_timing sb_5__5_/chany_top_in[23]
set_disable_timing sb_5__5_/chany_top_out[24]
set_disable_timing sb_5__5_/chany_top_in[24]
set_disable_timing sb_5__5_/chany_top_in[25]
set_disable_timing sb_5__5_/chany_top_out[26]
set_disable_timing sb_5__5_/chany_top_in[26]
set_disable_timing sb_5__5_/chany_top_out[27]
set_disable_timing sb_5__5_/chany_top_in[27]
set_disable_timing sb_5__5_/chany_top_out[28]
set_disable_timing sb_5__5_/chany_top_in[28]
set_disable_timing sb_5__5_/chany_top_out[29]
set_disable_timing sb_5__5_/chany_top_in[29]
set_disable_timing sb_5__5_/chany_top_out[30]
set_disable_timing sb_5__5_/chany_top_in[30]
set_disable_timing sb_5__5_/chany_top_in[31]
set_disable_timing sb_5__5_/chany_top_out[32]
set_disable_timing sb_5__5_/chany_top_in[32]
set_disable_timing sb_5__5_/chanx_right_out[0]
set_disable_timing sb_5__5_/chanx_right_in[0]
set_disable_timing sb_5__5_/chanx_right_out[1]
set_disable_timing sb_5__5_/chanx_right_in[1]
set_disable_timing sb_5__5_/chanx_right_out[2]
set_disable_timing sb_5__5_/chanx_right_in[2]
set_disable_timing sb_5__5_/chanx_right_out[3]
set_disable_timing sb_5__5_/chanx_right_in[3]
set_disable_timing sb_5__5_/chanx_right_out[4]
set_disable_timing sb_5__5_/chanx_right_in[4]
set_disable_timing sb_5__5_/chanx_right_out[5]
set_disable_timing sb_5__5_/chanx_right_in[5]
set_disable_timing sb_5__5_/chanx_right_out[6]
set_disable_timing sb_5__5_/chanx_right_in[6]
set_disable_timing sb_5__5_/chanx_right_out[8]
set_disable_timing sb_5__5_/chanx_right_in[8]
set_disable_timing sb_5__5_/chanx_right_out[9]
set_disable_timing sb_5__5_/chanx_right_in[10]
set_disable_timing sb_5__5_/chanx_right_out[11]
set_disable_timing sb_5__5_/chanx_right_in[11]
set_disable_timing sb_5__5_/chanx_right_out[12]
set_disable_timing sb_5__5_/chanx_right_out[13]
set_disable_timing sb_5__5_/chanx_right_in[13]
set_disable_timing sb_5__5_/chanx_right_out[14]
set_disable_timing sb_5__5_/chanx_right_out[15]
set_disable_timing sb_5__5_/chanx_right_in[15]
set_disable_timing sb_5__5_/chanx_right_out[16]
set_disable_timing sb_5__5_/chanx_right_in[16]
set_disable_timing sb_5__5_/chanx_right_out[17]
set_disable_timing sb_5__5_/chanx_right_in[17]
set_disable_timing sb_5__5_/chanx_right_out[18]
set_disable_timing sb_5__5_/chanx_right_in[19]
set_disable_timing sb_5__5_/chanx_right_in[20]
set_disable_timing sb_5__5_/chanx_right_in[21]
set_disable_timing sb_5__5_/chanx_right_out[23]
set_disable_timing sb_5__5_/chanx_right_in[23]
set_disable_timing sb_5__5_/chanx_right_out[24]
set_disable_timing sb_5__5_/chanx_right_in[24]
set_disable_timing sb_5__5_/chanx_right_out[25]
set_disable_timing sb_5__5_/chanx_right_in[25]
set_disable_timing sb_5__5_/chanx_right_out[26]
set_disable_timing sb_5__5_/chanx_right_in[26]
set_disable_timing sb_5__5_/chanx_right_out[27]
set_disable_timing sb_5__5_/chanx_right_in[27]
set_disable_timing sb_5__5_/chanx_right_out[28]
set_disable_timing sb_5__5_/chanx_right_in[28]
set_disable_timing sb_5__5_/chanx_right_out[29]
set_disable_timing sb_5__5_/chanx_right_in[29]
set_disable_timing sb_5__5_/chanx_right_in[30]
set_disable_timing sb_5__5_/chanx_right_out[32]
set_disable_timing sb_5__5_/chanx_right_in[32]
set_disable_timing sb_5__5_/chany_bottom_in[0]
set_disable_timing sb_5__5_/chany_bottom_in[1]
set_disable_timing sb_5__5_/chany_bottom_out[2]
set_disable_timing sb_5__5_/chany_bottom_out[3]
set_disable_timing sb_5__5_/chany_bottom_out[4]
set_disable_timing sb_5__5_/chany_bottom_in[5]
set_disable_timing sb_5__5_/chany_bottom_out[6]
set_disable_timing sb_5__5_/chany_bottom_out[7]
set_disable_timing sb_5__5_/chany_bottom_in[8]
set_disable_timing sb_5__5_/chany_bottom_in[9]
set_disable_timing sb_5__5_/chany_bottom_out[9]
set_disable_timing sb_5__5_/chany_bottom_in[10]
set_disable_timing sb_5__5_/chany_bottom_out[10]
set_disable_timing sb_5__5_/chany_bottom_out[11]
set_disable_timing sb_5__5_/chany_bottom_in[12]
set_disable_timing sb_5__5_/chany_bottom_out[12]
set_disable_timing sb_5__5_/chany_bottom_out[13]
set_disable_timing sb_5__5_/chany_bottom_out[14]
set_disable_timing sb_5__5_/chany_bottom_in[16]
set_disable_timing sb_5__5_/chany_bottom_in[17]
set_disable_timing sb_5__5_/chany_bottom_out[17]
set_disable_timing sb_5__5_/chany_bottom_out[18]
set_disable_timing sb_5__5_/chany_bottom_in[19]
set_disable_timing sb_5__5_/chany_bottom_out[19]
set_disable_timing sb_5__5_/chany_bottom_in[20]
set_disable_timing sb_5__5_/chany_bottom_in[21]
set_disable_timing sb_5__5_/chany_bottom_out[21]
set_disable_timing sb_5__5_/chany_bottom_in[22]
set_disable_timing sb_5__5_/chany_bottom_out[22]
set_disable_timing sb_5__5_/chany_bottom_out[23]
set_disable_timing sb_5__5_/chany_bottom_in[25]
set_disable_timing sb_5__5_/chany_bottom_out[25]
set_disable_timing sb_5__5_/chany_bottom_in[26]
set_disable_timing sb_5__5_/chany_bottom_out[26]
set_disable_timing sb_5__5_/chany_bottom_out[27]
set_disable_timing sb_5__5_/chany_bottom_in[28]
set_disable_timing sb_5__5_/chany_bottom_in[29]
set_disable_timing sb_5__5_/chany_bottom_out[29]
set_disable_timing sb_5__5_/chany_bottom_out[30]
set_disable_timing sb_5__5_/chany_bottom_out[31]
set_disable_timing sb_5__5_/chany_bottom_out[32]
set_disable_timing sb_5__5_/chanx_left_in[0]
set_disable_timing sb_5__5_/chanx_left_in[1]
set_disable_timing sb_5__5_/chanx_left_out[1]
set_disable_timing sb_5__5_/chanx_left_in[2]
set_disable_timing sb_5__5_/chanx_left_out[2]
set_disable_timing sb_5__5_/chanx_left_in[3]
set_disable_timing sb_5__5_/chanx_left_out[3]
set_disable_timing sb_5__5_/chanx_left_in[4]
set_disable_timing sb_5__5_/chanx_left_in[5]
set_disable_timing sb_5__5_/chanx_left_out[5]
set_disable_timing sb_5__5_/chanx_left_out[6]
set_disable_timing sb_5__5_/chanx_left_in[7]
set_disable_timing sb_5__5_/chanx_left_out[7]
set_disable_timing sb_5__5_/chanx_left_in[8]
set_disable_timing sb_5__5_/chanx_left_out[8]
set_disable_timing sb_5__5_/chanx_left_out[9]
set_disable_timing sb_5__5_/chanx_left_in[10]
set_disable_timing sb_5__5_/chanx_left_in[11]
set_disable_timing sb_5__5_/chanx_left_out[11]
set_disable_timing sb_5__5_/chanx_left_in[12]
set_disable_timing sb_5__5_/chanx_left_out[12]
set_disable_timing sb_5__5_/chanx_left_in[13]
set_disable_timing sb_5__5_/chanx_left_in[14]
set_disable_timing sb_5__5_/chanx_left_out[14]
set_disable_timing sb_5__5_/chanx_left_in[16]
set_disable_timing sb_5__5_/chanx_left_out[16]
set_disable_timing sb_5__5_/chanx_left_in[17]
set_disable_timing sb_5__5_/chanx_left_out[17]
set_disable_timing sb_5__5_/chanx_left_out[18]
set_disable_timing sb_5__5_/chanx_left_out[20]
set_disable_timing sb_5__5_/chanx_left_out[21]
set_disable_timing sb_5__5_/chanx_left_in[22]
set_disable_timing sb_5__5_/chanx_left_out[22]
set_disable_timing sb_5__5_/chanx_left_in[24]
set_disable_timing sb_5__5_/chanx_left_in[25]
set_disable_timing sb_5__5_/chanx_left_out[25]
set_disable_timing sb_5__5_/chanx_left_in[26]
set_disable_timing sb_5__5_/chanx_left_out[26]
set_disable_timing sb_5__5_/chanx_left_in[27]
set_disable_timing sb_5__5_/chanx_left_out[27]
set_disable_timing sb_5__5_/chanx_left_in[28]
set_disable_timing sb_5__5_/chanx_left_out[28]
set_disable_timing sb_5__5_/chanx_left_out[29]
set_disable_timing sb_5__5_/chanx_left_out[30]
set_disable_timing sb_5__5_/chanx_left_out[31]
set_disable_timing sb_5__5_/chanx_left_in[32]
set_disable_timing sb_5__5_/chanx_left_out[32]
set_disable_timing sb_5__5_/mux_right_track_8/in[0]
set_disable_timing sb_5__5_/mux_right_track_16/in[0]
set_disable_timing sb_5__5_/mux_left_track_65/in[0]
set_disable_timing sb_5__5_/mux_right_track_24/in[0]
set_disable_timing sb_5__5_/mux_left_track_57/in[0]
set_disable_timing sb_5__5_/mux_right_track_8/in[1]
set_disable_timing sb_5__5_/mux_left_track_1/in[1]
set_disable_timing sb_5__5_/mux_right_track_32/in[0]
set_disable_timing sb_5__5_/mux_right_track_40/in[0]
set_disable_timing sb_5__5_/mux_left_track_41/in[0]
set_disable_timing sb_5__5_/mux_right_track_48/in[0]
set_disable_timing sb_5__5_/mux_left_track_33/in[0]
set_disable_timing sb_5__5_/mux_right_track_16/in[1]
set_disable_timing sb_5__5_/mux_left_track_65/in[1]
set_disable_timing sb_5__5_/mux_right_track_56/in[0]
set_disable_timing sb_5__5_/mux_left_track_25/in[0]
set_disable_timing sb_5__5_/mux_right_track_64/in[0]
set_disable_timing sb_5__5_/mux_left_track_17/in[0]
set_disable_timing sb_5__5_/mux_right_track_0/in[0]
set_disable_timing sb_5__5_/mux_left_track_9/in[0]
set_disable_timing sb_5__5_/mux_right_track_24/in[1]
set_disable_timing sb_5__5_/mux_left_track_57/in[1]
set_disable_timing sb_5__5_/mux_right_track_8/in[2]
set_disable_timing sb_5__5_/mux_left_track_1/in[2]
set_disable_timing sb_5__5_/mux_right_track_16/in[2]
set_disable_timing sb_5__5_/mux_left_track_65/in[2]
set_disable_timing sb_5__5_/mux_right_track_24/in[2]
set_disable_timing sb_5__5_/mux_left_track_57/in[2]
set_disable_timing sb_5__5_/mux_right_track_32/in[1]
set_disable_timing sb_5__5_/mux_left_track_49/in[1]
set_disable_timing sb_5__5_/mux_right_track_32/in[2]
set_disable_timing sb_5__5_/mux_left_track_49/in[2]
set_disable_timing sb_5__5_/mux_right_track_40/in[1]
set_disable_timing sb_5__5_/mux_left_track_41/in[1]
set_disable_timing sb_5__5_/mux_right_track_48/in[1]
set_disable_timing sb_5__5_/mux_left_track_33/in[1]
set_disable_timing sb_5__5_/mux_right_track_40/in[2]
set_disable_timing sb_5__5_/mux_left_track_41/in[2]
set_disable_timing sb_5__5_/mux_right_track_56/in[1]
set_disable_timing sb_5__5_/mux_left_track_25/in[1]
set_disable_timing sb_5__5_/mux_right_track_64/in[1]
set_disable_timing sb_5__5_/mux_left_track_17/in[1]
set_disable_timing sb_5__5_/mux_right_track_0/in[1]
set_disable_timing sb_5__5_/mux_left_track_9/in[1]
set_disable_timing sb_5__5_/mux_right_track_48/in[2]
set_disable_timing sb_5__5_/mux_left_track_33/in[2]
set_disable_timing sb_5__5_/mux_right_track_8/in[3]
set_disable_timing sb_5__5_/mux_left_track_1/in[3]
set_disable_timing sb_5__5_/mux_right_track_16/in[3]
set_disable_timing sb_5__5_/mux_left_track_65/in[3]
set_disable_timing sb_5__5_/mux_right_track_24/in[3]
set_disable_timing sb_5__5_/mux_left_track_57/in[3]
set_disable_timing sb_5__5_/mux_right_track_56/in[2]
set_disable_timing sb_5__5_/mux_left_track_25/in[2]
set_disable_timing sb_5__5_/mux_right_track_32/in[3]
set_disable_timing sb_5__5_/mux_left_track_49/in[3]
set_disable_timing sb_5__5_/mux_right_track_40/in[3]
set_disable_timing sb_5__5_/mux_left_track_41/in[3]
set_disable_timing sb_5__5_/mux_right_track_48/in[3]
set_disable_timing sb_5__5_/mux_left_track_33/in[3]
set_disable_timing sb_5__5_/mux_right_track_64/in[2]
set_disable_timing sb_5__5_/mux_left_track_17/in[2]
set_disable_timing sb_5__5_/mux_right_track_0/in[2]
set_disable_timing sb_5__5_/mux_left_track_9/in[2]
set_disable_timing sb_5__5_/mux_top_track_64/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_57/in[0]
set_disable_timing sb_5__5_/mux_top_track_0/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_49/in[0]
set_disable_timing sb_5__5_/mux_top_track_8/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_5__5_/mux_top_track_64/in[1]
set_disable_timing sb_5__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_5__5_/mux_top_track_16/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_33/in[0]
set_disable_timing sb_5__5_/mux_top_track_24/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[0]
set_disable_timing sb_5__5_/mux_top_track_32/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_49/in[1]
set_disable_timing sb_5__5_/mux_top_track_40/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_9/in[0]
set_disable_timing sb_5__5_/mux_top_track_48/in[0]
set_disable_timing sb_5__5_/mux_top_track_56/in[0]
set_disable_timing sb_5__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_5__5_/mux_top_track_8/in[1]
set_disable_timing sb_5__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_5__5_/mux_top_track_64/in[2]
set_disable_timing sb_5__5_/mux_top_track_0/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_49/in[2]
set_disable_timing sb_5__5_/mux_top_track_8/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_5__5_/mux_top_track_16/in[1]
set_disable_timing sb_5__5_/mux_bottom_track_33/in[1]
set_disable_timing sb_5__5_/mux_top_track_16/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_33/in[2]
set_disable_timing sb_5__5_/mux_top_track_24/in[1]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[1]
set_disable_timing sb_5__5_/mux_top_track_32/in[1]
set_disable_timing sb_5__5_/mux_top_track_24/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_5__5_/mux_top_track_40/in[1]
set_disable_timing sb_5__5_/mux_bottom_track_9/in[1]
set_disable_timing sb_5__5_/mux_top_track_48/in[1]
set_disable_timing sb_5__5_/mux_bottom_track_1/in[1]
set_disable_timing sb_5__5_/mux_top_track_56/in[1]
set_disable_timing sb_5__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_5__5_/mux_top_track_32/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_5__5_/mux_top_track_64/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_57/in[3]
set_disable_timing sb_5__5_/mux_top_track_0/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_49/in[3]
set_disable_timing sb_5__5_/mux_top_track_8/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_5__5_/mux_top_track_40/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_9/in[2]
set_disable_timing sb_5__5_/mux_top_track_16/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_33/in[3]
set_disable_timing sb_5__5_/mux_top_track_24/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_5__5_/mux_top_track_32/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_17/in[3]
set_disable_timing sb_5__5_/mux_top_track_48/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_5__5_/mux_top_track_56/in[2]
set_disable_timing sb_5__5_/mux_bottom_track_65/in[2]
set_disable_timing sb_5__5_/mux_right_track_56/in[3]
set_disable_timing sb_5__5_/mux_left_track_9/in[3]
set_disable_timing sb_5__5_/mux_right_track_48/in[4]
set_disable_timing sb_5__5_/mux_left_track_17/in[3]
set_disable_timing sb_5__5_/mux_right_track_40/in[4]
set_disable_timing sb_5__5_/mux_left_track_25/in[3]
set_disable_timing sb_5__5_/mux_right_track_56/in[4]
set_disable_timing sb_5__5_/mux_left_track_9/in[4]
set_disable_timing sb_5__5_/mux_right_track_32/in[4]
set_disable_timing sb_5__5_/mux_left_track_33/in[4]
set_disable_timing sb_5__5_/mux_right_track_24/in[4]
set_disable_timing sb_5__5_/mux_left_track_41/in[4]
set_disable_timing sb_5__5_/mux_right_track_16/in[4]
set_disable_timing sb_5__5_/mux_right_track_48/in[5]
set_disable_timing sb_5__5_/mux_left_track_17/in[4]
set_disable_timing sb_5__5_/mux_right_track_8/in[4]
set_disable_timing sb_5__5_/mux_left_track_57/in[4]
set_disable_timing sb_5__5_/mux_right_track_0/in[3]
set_disable_timing sb_5__5_/mux_left_track_65/in[4]
set_disable_timing sb_5__5_/mux_right_track_64/in[3]
set_disable_timing sb_5__5_/mux_left_track_1/in[4]
set_disable_timing sb_5__5_/mux_right_track_40/in[5]
set_disable_timing sb_5__5_/mux_left_track_25/in[4]
set_disable_timing sb_5__5_/mux_right_track_56/in[5]
set_disable_timing sb_5__5_/mux_left_track_9/in[5]
set_disable_timing sb_5__5_/mux_right_track_48/in[6]
set_disable_timing sb_5__5_/mux_left_track_17/in[5]
set_disable_timing sb_5__5_/mux_left_track_25/in[5]
set_disable_timing sb_5__5_/mux_right_track_32/in[5]
set_disable_timing sb_5__5_/mux_left_track_33/in[5]
set_disable_timing sb_5__5_/mux_right_track_32/in[6]
set_disable_timing sb_5__5_/mux_left_track_33/in[6]
set_disable_timing sb_5__5_/mux_right_track_24/in[5]
set_disable_timing sb_5__5_/mux_left_track_41/in[5]
set_disable_timing sb_5__5_/mux_right_track_16/in[5]
set_disable_timing sb_5__5_/mux_left_track_49/in[5]
set_disable_timing sb_5__5_/mux_right_track_24/in[6]
set_disable_timing sb_5__5_/mux_left_track_41/in[6]
set_disable_timing sb_5__5_/mux_right_track_8/in[5]
set_disable_timing sb_5__5_/mux_left_track_57/in[5]
set_disable_timing sb_5__5_/mux_right_track_0/in[4]
set_disable_timing sb_5__5_/mux_left_track_65/in[5]
set_disable_timing sb_5__5_/mux_right_track_64/in[4]
set_disable_timing sb_5__5_/mux_left_track_1/in[5]
set_disable_timing sb_5__5_/mux_right_track_16/in[6]
set_disable_timing sb_5__5_/mux_right_track_56/in[6]
set_disable_timing sb_5__5_/mux_right_track_48/in[7]
set_disable_timing sb_5__5_/mux_left_track_17/in[6]
set_disable_timing sb_5__5_/mux_right_track_40/in[7]
set_disable_timing sb_5__5_/mux_left_track_25/in[6]
set_disable_timing sb_5__5_/mux_right_track_8/in[6]
set_disable_timing sb_5__5_/mux_left_track_57/in[6]
set_disable_timing sb_5__5_/mux_right_track_32/in[7]
set_disable_timing sb_5__5_/mux_left_track_33/in[7]
set_disable_timing sb_5__5_/mux_right_track_24/in[7]
set_disable_timing sb_5__5_/mux_left_track_41/in[7]
set_disable_timing sb_5__5_/mux_right_track_16/in[7]
set_disable_timing sb_5__5_/mux_left_track_49/in[7]
set_disable_timing sb_5__5_/mux_right_track_0/in[5]
set_disable_timing sb_5__5_/mux_left_track_65/in[6]
set_disable_timing sb_5__5_/mux_right_track_64/in[5]
set_disable_timing sb_5__5_/mux_top_track_0/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_5__5_/mux_top_track_64/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_1/in[3]
set_disable_timing sb_5__5_/mux_top_track_56/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_5__5_/mux_top_track_0/in[5]
set_disable_timing sb_5__5_/mux_bottom_track_65/in[4]
set_disable_timing sb_5__5_/mux_top_track_48/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_17/in[4]
set_disable_timing sb_5__5_/mux_top_track_40/in[3]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[4]
set_disable_timing sb_5__5_/mux_top_track_32/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_33/in[4]
set_disable_timing sb_5__5_/mux_top_track_64/in[5]
set_disable_timing sb_5__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_5__5_/mux_top_track_24/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_41/in[4]
set_disable_timing sb_5__5_/mux_top_track_16/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_5__5_/mux_top_track_8/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_5__5_/mux_top_track_56/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_5__5_/mux_top_track_0/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_65/in[5]
set_disable_timing sb_5__5_/mux_top_track_64/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_1/in[5]
set_disable_timing sb_5__5_/mux_top_track_56/in[5]
set_disable_timing sb_5__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_5__5_/mux_top_track_48/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_17/in[5]
set_disable_timing sb_5__5_/mux_top_track_48/in[5]
set_disable_timing sb_5__5_/mux_bottom_track_17/in[6]
set_disable_timing sb_5__5_/mux_top_track_40/in[4]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[5]
set_disable_timing sb_5__5_/mux_top_track_32/in[5]
set_disable_timing sb_5__5_/mux_top_track_40/in[5]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[6]
set_disable_timing sb_5__5_/mux_top_track_24/in[5]
set_disable_timing sb_5__5_/mux_top_track_16/in[5]
set_disable_timing sb_5__5_/mux_top_track_8/in[5]
set_disable_timing sb_5__5_/mux_bottom_track_57/in[5]
set_disable_timing sb_5__5_/mux_top_track_32/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_33/in[6]
set_disable_timing sb_5__5_/mux_top_track_0/in[7]
set_disable_timing sb_5__5_/mux_bottom_track_65/in[6]
set_disable_timing sb_5__5_/mux_top_track_64/in[7]
set_disable_timing sb_5__5_/mux_bottom_track_1/in[6]
set_disable_timing sb_5__5_/mux_top_track_56/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_9/in[6]
set_disable_timing sb_5__5_/mux_top_track_24/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_41/in[6]
set_disable_timing sb_5__5_/mux_top_track_48/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_17/in[7]
set_disable_timing sb_5__5_/mux_top_track_40/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_25/in[7]
set_disable_timing sb_5__5_/mux_top_track_32/in[7]
set_disable_timing sb_5__5_/mux_top_track_16/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_49/in[6]
set_disable_timing sb_5__5_/mux_top_track_8/in[6]
set_disable_timing sb_5__5_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_5__6_/chany_top_out[0]
set_disable_timing sb_5__6_/chany_top_in[0]
set_disable_timing sb_5__6_/chany_top_in[1]
set_disable_timing sb_5__6_/chany_top_out[2]
set_disable_timing sb_5__6_/chany_top_in[2]
set_disable_timing sb_5__6_/chany_top_out[3]
set_disable_timing sb_5__6_/chany_top_in[3]
set_disable_timing sb_5__6_/chany_top_out[4]
set_disable_timing sb_5__6_/chany_top_in[4]
set_disable_timing sb_5__6_/chany_top_out[5]
set_disable_timing sb_5__6_/chany_top_in[5]
set_disable_timing sb_5__6_/chany_top_in[6]
set_disable_timing sb_5__6_/chany_top_out[7]
set_disable_timing sb_5__6_/chany_top_in[7]
set_disable_timing sb_5__6_/chany_top_out[8]
set_disable_timing sb_5__6_/chany_top_in[8]
set_disable_timing sb_5__6_/chany_top_out[9]
set_disable_timing sb_5__6_/chany_top_in[9]
set_disable_timing sb_5__6_/chany_top_out[10]
set_disable_timing sb_5__6_/chany_top_in[10]
set_disable_timing sb_5__6_/chany_top_out[11]
set_disable_timing sb_5__6_/chany_top_in[11]
set_disable_timing sb_5__6_/chany_top_out[12]
set_disable_timing sb_5__6_/chany_top_in[12]
set_disable_timing sb_5__6_/chany_top_out[13]
set_disable_timing sb_5__6_/chany_top_out[14]
set_disable_timing sb_5__6_/chany_top_in[14]
set_disable_timing sb_5__6_/chany_top_in[15]
set_disable_timing sb_5__6_/chany_top_out[16]
set_disable_timing sb_5__6_/chany_top_in[16]
set_disable_timing sb_5__6_/chany_top_out[17]
set_disable_timing sb_5__6_/chany_top_in[17]
set_disable_timing sb_5__6_/chany_top_out[18]
set_disable_timing sb_5__6_/chany_top_in[18]
set_disable_timing sb_5__6_/chany_top_out[19]
set_disable_timing sb_5__6_/chany_top_in[19]
set_disable_timing sb_5__6_/chany_top_out[20]
set_disable_timing sb_5__6_/chany_top_in[20]
set_disable_timing sb_5__6_/chany_top_out[21]
set_disable_timing sb_5__6_/chany_top_in[21]
set_disable_timing sb_5__6_/chany_top_out[22]
set_disable_timing sb_5__6_/chany_top_in[22]
set_disable_timing sb_5__6_/chany_top_out[23]
set_disable_timing sb_5__6_/chany_top_in[23]
set_disable_timing sb_5__6_/chany_top_out[24]
set_disable_timing sb_5__6_/chany_top_in[24]
set_disable_timing sb_5__6_/chany_top_out[25]
set_disable_timing sb_5__6_/chany_top_in[25]
set_disable_timing sb_5__6_/chany_top_in[26]
set_disable_timing sb_5__6_/chany_top_out[27]
set_disable_timing sb_5__6_/chany_top_in[27]
set_disable_timing sb_5__6_/chany_top_out[28]
set_disable_timing sb_5__6_/chany_top_in[28]
set_disable_timing sb_5__6_/chany_top_out[29]
set_disable_timing sb_5__6_/chany_top_in[29]
set_disable_timing sb_5__6_/chany_top_out[30]
set_disable_timing sb_5__6_/chany_top_in[30]
set_disable_timing sb_5__6_/chany_top_out[31]
set_disable_timing sb_5__6_/chany_top_in[31]
set_disable_timing sb_5__6_/chany_top_out[32]
set_disable_timing sb_5__6_/chany_top_in[32]
set_disable_timing sb_5__6_/chanx_right_out[0]
set_disable_timing sb_5__6_/chanx_right_in[0]
set_disable_timing sb_5__6_/chanx_right_out[1]
set_disable_timing sb_5__6_/chanx_right_in[1]
set_disable_timing sb_5__6_/chanx_right_out[2]
set_disable_timing sb_5__6_/chanx_right_in[2]
set_disable_timing sb_5__6_/chanx_right_out[3]
set_disable_timing sb_5__6_/chanx_right_in[3]
set_disable_timing sb_5__6_/chanx_right_out[4]
set_disable_timing sb_5__6_/chanx_right_in[4]
set_disable_timing sb_5__6_/chanx_right_out[5]
set_disable_timing sb_5__6_/chanx_right_in[5]
set_disable_timing sb_5__6_/chanx_right_out[6]
set_disable_timing sb_5__6_/chanx_right_in[6]
set_disable_timing sb_5__6_/chanx_right_out[7]
set_disable_timing sb_5__6_/chanx_right_in[7]
set_disable_timing sb_5__6_/chanx_right_out[8]
set_disable_timing sb_5__6_/chanx_right_in[8]
set_disable_timing sb_5__6_/chanx_right_in[9]
set_disable_timing sb_5__6_/chanx_right_out[10]
set_disable_timing sb_5__6_/chanx_right_in[10]
set_disable_timing sb_5__6_/chanx_right_in[11]
set_disable_timing sb_5__6_/chanx_right_out[12]
set_disable_timing sb_5__6_/chanx_right_in[12]
set_disable_timing sb_5__6_/chanx_right_in[13]
set_disable_timing sb_5__6_/chanx_right_in[14]
set_disable_timing sb_5__6_/chanx_right_out[15]
set_disable_timing sb_5__6_/chanx_right_in[15]
set_disable_timing sb_5__6_/chanx_right_out[16]
set_disable_timing sb_5__6_/chanx_right_in[16]
set_disable_timing sb_5__6_/chanx_right_out[17]
set_disable_timing sb_5__6_/chanx_right_in[17]
set_disable_timing sb_5__6_/chanx_right_out[18]
set_disable_timing sb_5__6_/chanx_right_out[19]
set_disable_timing sb_5__6_/chanx_right_in[19]
set_disable_timing sb_5__6_/chanx_right_out[20]
set_disable_timing sb_5__6_/chanx_right_in[20]
set_disable_timing sb_5__6_/chanx_right_out[21]
set_disable_timing sb_5__6_/chanx_right_in[21]
set_disable_timing sb_5__6_/chanx_right_out[22]
set_disable_timing sb_5__6_/chanx_right_in[22]
set_disable_timing sb_5__6_/chanx_right_in[23]
set_disable_timing sb_5__6_/chanx_right_out[24]
set_disable_timing sb_5__6_/chanx_right_in[24]
set_disable_timing sb_5__6_/chanx_right_out[25]
set_disable_timing sb_5__6_/chanx_right_in[26]
set_disable_timing sb_5__6_/chanx_right_in[27]
set_disable_timing sb_5__6_/chanx_right_out[28]
set_disable_timing sb_5__6_/chanx_right_in[28]
set_disable_timing sb_5__6_/chanx_right_out[29]
set_disable_timing sb_5__6_/chanx_right_in[29]
set_disable_timing sb_5__6_/chanx_right_out[30]
set_disable_timing sb_5__6_/chanx_right_in[30]
set_disable_timing sb_5__6_/chanx_right_out[31]
set_disable_timing sb_5__6_/chanx_right_in[31]
set_disable_timing sb_5__6_/chanx_right_out[32]
set_disable_timing sb_5__6_/chanx_right_in[32]
set_disable_timing sb_5__6_/chany_bottom_in[1]
set_disable_timing sb_5__6_/chany_bottom_out[1]
set_disable_timing sb_5__6_/chany_bottom_in[2]
set_disable_timing sb_5__6_/chany_bottom_out[2]
set_disable_timing sb_5__6_/chany_bottom_out[3]
set_disable_timing sb_5__6_/chany_bottom_in[4]
set_disable_timing sb_5__6_/chany_bottom_out[5]
set_disable_timing sb_5__6_/chany_bottom_in[6]
set_disable_timing sb_5__6_/chany_bottom_out[6]
set_disable_timing sb_5__6_/chany_bottom_out[7]
set_disable_timing sb_5__6_/chany_bottom_in[8]
set_disable_timing sb_5__6_/chany_bottom_out[8]
set_disable_timing sb_5__6_/chany_bottom_in[9]
set_disable_timing sb_5__6_/chany_bottom_out[9]
set_disable_timing sb_5__6_/chany_bottom_in[10]
set_disable_timing sb_5__6_/chany_bottom_out[10]
set_disable_timing sb_5__6_/chany_bottom_in[11]
set_disable_timing sb_5__6_/chany_bottom_out[11]
set_disable_timing sb_5__6_/chany_bottom_in[12]
set_disable_timing sb_5__6_/chany_bottom_out[12]
set_disable_timing sb_5__6_/chany_bottom_in[13]
set_disable_timing sb_5__6_/chany_bottom_out[13]
set_disable_timing sb_5__6_/chany_bottom_out[15]
set_disable_timing sb_5__6_/chany_bottom_in[16]
set_disable_timing sb_5__6_/chany_bottom_out[16]
set_disable_timing sb_5__6_/chany_bottom_in[17]
set_disable_timing sb_5__6_/chany_bottom_out[17]
set_disable_timing sb_5__6_/chany_bottom_in[18]
set_disable_timing sb_5__6_/chany_bottom_out[18]
set_disable_timing sb_5__6_/chany_bottom_out[19]
set_disable_timing sb_5__6_/chany_bottom_in[20]
set_disable_timing sb_5__6_/chany_bottom_out[20]
set_disable_timing sb_5__6_/chany_bottom_in[21]
set_disable_timing sb_5__6_/chany_bottom_out[21]
set_disable_timing sb_5__6_/chany_bottom_in[22]
set_disable_timing sb_5__6_/chany_bottom_out[22]
set_disable_timing sb_5__6_/chany_bottom_in[23]
set_disable_timing sb_5__6_/chany_bottom_out[23]
set_disable_timing sb_5__6_/chany_bottom_in[24]
set_disable_timing sb_5__6_/chany_bottom_out[24]
set_disable_timing sb_5__6_/chany_bottom_out[25]
set_disable_timing sb_5__6_/chany_bottom_in[26]
set_disable_timing sb_5__6_/chany_bottom_out[26]
set_disable_timing sb_5__6_/chany_bottom_in[27]
set_disable_timing sb_5__6_/chany_bottom_out[27]
set_disable_timing sb_5__6_/chany_bottom_in[28]
set_disable_timing sb_5__6_/chany_bottom_out[28]
set_disable_timing sb_5__6_/chany_bottom_in[29]
set_disable_timing sb_5__6_/chany_bottom_out[29]
set_disable_timing sb_5__6_/chany_bottom_in[30]
set_disable_timing sb_5__6_/chany_bottom_out[30]
set_disable_timing sb_5__6_/chany_bottom_out[31]
set_disable_timing sb_5__6_/chany_bottom_in[32]
set_disable_timing sb_5__6_/chany_bottom_out[32]
set_disable_timing sb_5__6_/chanx_left_in[0]
set_disable_timing sb_5__6_/chanx_left_out[0]
set_disable_timing sb_5__6_/chanx_left_in[1]
set_disable_timing sb_5__6_/chanx_left_out[1]
set_disable_timing sb_5__6_/chanx_left_in[2]
set_disable_timing sb_5__6_/chanx_left_out[2]
set_disable_timing sb_5__6_/chanx_left_in[3]
set_disable_timing sb_5__6_/chanx_left_out[3]
set_disable_timing sb_5__6_/chanx_left_in[4]
set_disable_timing sb_5__6_/chanx_left_out[4]
set_disable_timing sb_5__6_/chanx_left_in[5]
set_disable_timing sb_5__6_/chanx_left_out[5]
set_disable_timing sb_5__6_/chanx_left_in[6]
set_disable_timing sb_5__6_/chanx_left_out[6]
set_disable_timing sb_5__6_/chanx_left_out[7]
set_disable_timing sb_5__6_/chanx_left_out[8]
set_disable_timing sb_5__6_/chanx_left_in[9]
set_disable_timing sb_5__6_/chanx_left_out[9]
set_disable_timing sb_5__6_/chanx_left_out[10]
set_disable_timing sb_5__6_/chanx_left_out[11]
set_disable_timing sb_5__6_/chanx_left_out[12]
set_disable_timing sb_5__6_/chanx_left_out[13]
set_disable_timing sb_5__6_/chanx_left_in[14]
set_disable_timing sb_5__6_/chanx_left_out[14]
set_disable_timing sb_5__6_/chanx_left_in[15]
set_disable_timing sb_5__6_/chanx_left_out[15]
set_disable_timing sb_5__6_/chanx_left_in[16]
set_disable_timing sb_5__6_/chanx_left_out[16]
set_disable_timing sb_5__6_/chanx_left_in[17]
set_disable_timing sb_5__6_/chanx_left_out[17]
set_disable_timing sb_5__6_/chanx_left_in[18]
set_disable_timing sb_5__6_/chanx_left_out[18]
set_disable_timing sb_5__6_/chanx_left_in[19]
set_disable_timing sb_5__6_/chanx_left_in[20]
set_disable_timing sb_5__6_/chanx_left_out[20]
set_disable_timing sb_5__6_/chanx_left_in[21]
set_disable_timing sb_5__6_/chanx_left_out[21]
set_disable_timing sb_5__6_/chanx_left_out[22]
set_disable_timing sb_5__6_/chanx_left_in[23]
set_disable_timing sb_5__6_/chanx_left_out[23]
set_disable_timing sb_5__6_/chanx_left_in[24]
set_disable_timing sb_5__6_/chanx_left_out[24]
set_disable_timing sb_5__6_/chanx_left_out[25]
set_disable_timing sb_5__6_/chanx_left_in[27]
set_disable_timing sb_5__6_/chanx_left_out[27]
set_disable_timing sb_5__6_/chanx_left_in[28]
set_disable_timing sb_5__6_/chanx_left_out[28]
set_disable_timing sb_5__6_/chanx_left_in[29]
set_disable_timing sb_5__6_/chanx_left_out[29]
set_disable_timing sb_5__6_/chanx_left_in[30]
set_disable_timing sb_5__6_/chanx_left_out[30]
set_disable_timing sb_5__6_/chanx_left_in[31]
set_disable_timing sb_5__6_/chanx_left_out[31]
set_disable_timing sb_5__6_/chanx_left_in[32]
set_disable_timing sb_5__6_/chanx_left_out[32]
set_disable_timing sb_5__6_/mux_right_track_8/in[0]
set_disable_timing sb_5__6_/mux_left_track_1/in[0]
set_disable_timing sb_5__6_/mux_right_track_16/in[0]
set_disable_timing sb_5__6_/mux_left_track_65/in[0]
set_disable_timing sb_5__6_/mux_right_track_24/in[0]
set_disable_timing sb_5__6_/mux_left_track_57/in[0]
set_disable_timing sb_5__6_/mux_right_track_8/in[1]
set_disable_timing sb_5__6_/mux_left_track_1/in[1]
set_disable_timing sb_5__6_/mux_right_track_32/in[0]
set_disable_timing sb_5__6_/mux_left_track_49/in[0]
set_disable_timing sb_5__6_/mux_right_track_40/in[0]
set_disable_timing sb_5__6_/mux_left_track_41/in[0]
set_disable_timing sb_5__6_/mux_right_track_48/in[0]
set_disable_timing sb_5__6_/mux_left_track_33/in[0]
set_disable_timing sb_5__6_/mux_right_track_16/in[1]
set_disable_timing sb_5__6_/mux_left_track_65/in[1]
set_disable_timing sb_5__6_/mux_right_track_56/in[0]
set_disable_timing sb_5__6_/mux_left_track_25/in[0]
set_disable_timing sb_5__6_/mux_right_track_64/in[0]
set_disable_timing sb_5__6_/mux_left_track_17/in[0]
set_disable_timing sb_5__6_/mux_right_track_0/in[0]
set_disable_timing sb_5__6_/mux_left_track_9/in[0]
set_disable_timing sb_5__6_/mux_right_track_24/in[1]
set_disable_timing sb_5__6_/mux_left_track_57/in[1]
set_disable_timing sb_5__6_/mux_right_track_8/in[2]
set_disable_timing sb_5__6_/mux_left_track_1/in[2]
set_disable_timing sb_5__6_/mux_right_track_16/in[2]
set_disable_timing sb_5__6_/mux_left_track_65/in[2]
set_disable_timing sb_5__6_/mux_right_track_24/in[2]
set_disable_timing sb_5__6_/mux_left_track_57/in[2]
set_disable_timing sb_5__6_/mux_right_track_32/in[1]
set_disable_timing sb_5__6_/mux_left_track_49/in[1]
set_disable_timing sb_5__6_/mux_right_track_32/in[2]
set_disable_timing sb_5__6_/mux_left_track_49/in[2]
set_disable_timing sb_5__6_/mux_right_track_40/in[1]
set_disable_timing sb_5__6_/mux_left_track_41/in[1]
set_disable_timing sb_5__6_/mux_right_track_48/in[1]
set_disable_timing sb_5__6_/mux_left_track_33/in[1]
set_disable_timing sb_5__6_/mux_right_track_40/in[2]
set_disable_timing sb_5__6_/mux_left_track_41/in[2]
set_disable_timing sb_5__6_/mux_right_track_56/in[1]
set_disable_timing sb_5__6_/mux_left_track_25/in[1]
set_disable_timing sb_5__6_/mux_right_track_64/in[1]
set_disable_timing sb_5__6_/mux_left_track_17/in[1]
set_disable_timing sb_5__6_/mux_right_track_0/in[1]
set_disable_timing sb_5__6_/mux_left_track_9/in[1]
set_disable_timing sb_5__6_/mux_right_track_48/in[2]
set_disable_timing sb_5__6_/mux_left_track_33/in[2]
set_disable_timing sb_5__6_/mux_right_track_8/in[3]
set_disable_timing sb_5__6_/mux_left_track_1/in[3]
set_disable_timing sb_5__6_/mux_right_track_16/in[3]
set_disable_timing sb_5__6_/mux_left_track_65/in[3]
set_disable_timing sb_5__6_/mux_right_track_24/in[3]
set_disable_timing sb_5__6_/mux_left_track_57/in[3]
set_disable_timing sb_5__6_/mux_right_track_56/in[2]
set_disable_timing sb_5__6_/mux_left_track_25/in[2]
set_disable_timing sb_5__6_/mux_right_track_32/in[3]
set_disable_timing sb_5__6_/mux_left_track_49/in[3]
set_disable_timing sb_5__6_/mux_right_track_40/in[3]
set_disable_timing sb_5__6_/mux_left_track_41/in[3]
set_disable_timing sb_5__6_/mux_right_track_48/in[3]
set_disable_timing sb_5__6_/mux_left_track_33/in[3]
set_disable_timing sb_5__6_/mux_right_track_64/in[2]
set_disable_timing sb_5__6_/mux_left_track_17/in[2]
set_disable_timing sb_5__6_/mux_right_track_0/in[2]
set_disable_timing sb_5__6_/mux_left_track_9/in[2]
set_disable_timing sb_5__6_/mux_top_track_64/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_57/in[0]
set_disable_timing sb_5__6_/mux_top_track_0/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_49/in[0]
set_disable_timing sb_5__6_/mux_top_track_8/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_41/in[0]
set_disable_timing sb_5__6_/mux_top_track_64/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_5__6_/mux_top_track_16/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_5__6_/mux_top_track_24/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_5__6_/mux_top_track_32/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_5__6_/mux_top_track_0/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_5__6_/mux_top_track_40/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_5__6_/mux_top_track_48/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_5__6_/mux_top_track_56/in[0]
set_disable_timing sb_5__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_5__6_/mux_top_track_8/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_5__6_/mux_top_track_64/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_5__6_/mux_top_track_0/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_5__6_/mux_top_track_8/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_41/in[2]
set_disable_timing sb_5__6_/mux_top_track_16/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[1]
set_disable_timing sb_5__6_/mux_top_track_16/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_5__6_/mux_top_track_24/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_5__6_/mux_top_track_32/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[1]
set_disable_timing sb_5__6_/mux_top_track_24/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[2]
set_disable_timing sb_5__6_/mux_top_track_40/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_5__6_/mux_top_track_48/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_5__6_/mux_top_track_56/in[1]
set_disable_timing sb_5__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_5__6_/mux_top_track_32/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[2]
set_disable_timing sb_5__6_/mux_top_track_64/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_5__6_/mux_top_track_0/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_5__6_/mux_top_track_8/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_5__6_/mux_top_track_40/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_9/in[2]
set_disable_timing sb_5__6_/mux_top_track_16/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[3]
set_disable_timing sb_5__6_/mux_top_track_24/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[3]
set_disable_timing sb_5__6_/mux_top_track_32/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_5__6_/mux_top_track_48/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_5__6_/mux_top_track_56/in[2]
set_disable_timing sb_5__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_5__6_/mux_right_track_56/in[3]
set_disable_timing sb_5__6_/mux_left_track_9/in[3]
set_disable_timing sb_5__6_/mux_right_track_48/in[4]
set_disable_timing sb_5__6_/mux_left_track_17/in[3]
set_disable_timing sb_5__6_/mux_right_track_40/in[4]
set_disable_timing sb_5__6_/mux_left_track_25/in[3]
set_disable_timing sb_5__6_/mux_right_track_56/in[4]
set_disable_timing sb_5__6_/mux_left_track_9/in[4]
set_disable_timing sb_5__6_/mux_right_track_32/in[4]
set_disable_timing sb_5__6_/mux_left_track_33/in[4]
set_disable_timing sb_5__6_/mux_right_track_24/in[4]
set_disable_timing sb_5__6_/mux_left_track_41/in[4]
set_disable_timing sb_5__6_/mux_right_track_16/in[4]
set_disable_timing sb_5__6_/mux_left_track_49/in[4]
set_disable_timing sb_5__6_/mux_right_track_48/in[5]
set_disable_timing sb_5__6_/mux_left_track_17/in[4]
set_disable_timing sb_5__6_/mux_right_track_8/in[4]
set_disable_timing sb_5__6_/mux_left_track_57/in[4]
set_disable_timing sb_5__6_/mux_right_track_0/in[3]
set_disable_timing sb_5__6_/mux_left_track_65/in[4]
set_disable_timing sb_5__6_/mux_right_track_64/in[3]
set_disable_timing sb_5__6_/mux_left_track_1/in[4]
set_disable_timing sb_5__6_/mux_right_track_40/in[5]
set_disable_timing sb_5__6_/mux_left_track_25/in[4]
set_disable_timing sb_5__6_/mux_right_track_56/in[5]
set_disable_timing sb_5__6_/mux_left_track_9/in[5]
set_disable_timing sb_5__6_/mux_right_track_48/in[6]
set_disable_timing sb_5__6_/mux_left_track_17/in[5]
set_disable_timing sb_5__6_/mux_right_track_40/in[6]
set_disable_timing sb_5__6_/mux_left_track_25/in[5]
set_disable_timing sb_5__6_/mux_right_track_32/in[5]
set_disable_timing sb_5__6_/mux_left_track_33/in[5]
set_disable_timing sb_5__6_/mux_right_track_32/in[6]
set_disable_timing sb_5__6_/mux_left_track_33/in[6]
set_disable_timing sb_5__6_/mux_right_track_24/in[5]
set_disable_timing sb_5__6_/mux_left_track_41/in[5]
set_disable_timing sb_5__6_/mux_right_track_16/in[5]
set_disable_timing sb_5__6_/mux_left_track_49/in[5]
set_disable_timing sb_5__6_/mux_right_track_24/in[6]
set_disable_timing sb_5__6_/mux_left_track_41/in[6]
set_disable_timing sb_5__6_/mux_right_track_8/in[5]
set_disable_timing sb_5__6_/mux_left_track_57/in[5]
set_disable_timing sb_5__6_/mux_right_track_0/in[4]
set_disable_timing sb_5__6_/mux_left_track_65/in[5]
set_disable_timing sb_5__6_/mux_right_track_64/in[4]
set_disable_timing sb_5__6_/mux_left_track_1/in[5]
set_disable_timing sb_5__6_/mux_right_track_16/in[6]
set_disable_timing sb_5__6_/mux_left_track_49/in[6]
set_disable_timing sb_5__6_/mux_right_track_56/in[6]
set_disable_timing sb_5__6_/mux_left_track_9/in[6]
set_disable_timing sb_5__6_/mux_right_track_48/in[7]
set_disable_timing sb_5__6_/mux_left_track_17/in[6]
set_disable_timing sb_5__6_/mux_right_track_40/in[7]
set_disable_timing sb_5__6_/mux_left_track_25/in[6]
set_disable_timing sb_5__6_/mux_right_track_8/in[6]
set_disable_timing sb_5__6_/mux_left_track_57/in[6]
set_disable_timing sb_5__6_/mux_right_track_32/in[7]
set_disable_timing sb_5__6_/mux_left_track_33/in[7]
set_disable_timing sb_5__6_/mux_right_track_24/in[7]
set_disable_timing sb_5__6_/mux_left_track_41/in[7]
set_disable_timing sb_5__6_/mux_right_track_16/in[7]
set_disable_timing sb_5__6_/mux_left_track_49/in[7]
set_disable_timing sb_5__6_/mux_right_track_0/in[5]
set_disable_timing sb_5__6_/mux_left_track_65/in[6]
set_disable_timing sb_5__6_/mux_right_track_64/in[5]
set_disable_timing sb_5__6_/mux_left_track_1/in[6]
set_disable_timing sb_5__6_/mux_top_track_0/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_5__6_/mux_top_track_64/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_1/in[3]
set_disable_timing sb_5__6_/mux_top_track_56/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_5__6_/mux_top_track_0/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_5__6_/mux_top_track_48/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_5__6_/mux_top_track_40/in[3]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[4]
set_disable_timing sb_5__6_/mux_top_track_32/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_5__6_/mux_top_track_64/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_1/in[4]
set_disable_timing sb_5__6_/mux_top_track_24/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_5__6_/mux_top_track_16/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_49/in[4]
set_disable_timing sb_5__6_/mux_top_track_8/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_5__6_/mux_top_track_56/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_9/in[4]
set_disable_timing sb_5__6_/mux_top_track_0/in[6]
set_disable_timing sb_5__6_/mux_bottom_track_65/in[5]
set_disable_timing sb_5__6_/mux_top_track_64/in[6]
set_disable_timing sb_5__6_/mux_top_track_56/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_9/in[5]
set_disable_timing sb_5__6_/mux_top_track_48/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_5__6_/mux_top_track_48/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_5__6_/mux_top_track_40/in[4]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[5]
set_disable_timing sb_5__6_/mux_top_track_32/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[5]
set_disable_timing sb_5__6_/mux_top_track_40/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[6]
set_disable_timing sb_5__6_/mux_top_track_24/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_5__6_/mux_top_track_16/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_49/in[5]
set_disable_timing sb_5__6_/mux_top_track_8/in[5]
set_disable_timing sb_5__6_/mux_bottom_track_57/in[5]
set_disable_timing sb_5__6_/mux_top_track_32/in[6]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[6]
set_disable_timing sb_5__6_/mux_top_track_0/in[7]
set_disable_timing sb_5__6_/mux_bottom_track_65/in[6]
set_disable_timing sb_5__6_/mux_top_track_64/in[7]
set_disable_timing sb_5__6_/mux_bottom_track_1/in[6]
set_disable_timing sb_5__6_/mux_top_track_56/in[6]
set_disable_timing sb_5__6_/mux_top_track_24/in[6]
set_disable_timing sb_5__6_/mux_bottom_track_41/in[6]
set_disable_timing sb_5__6_/mux_top_track_48/in[6]
set_disable_timing sb_5__6_/mux_bottom_track_17/in[7]
set_disable_timing sb_5__6_/mux_top_track_40/in[6]
set_disable_timing sb_5__6_/mux_bottom_track_25/in[7]
set_disable_timing sb_5__6_/mux_top_track_32/in[7]
set_disable_timing sb_5__6_/mux_bottom_track_33/in[7]
set_disable_timing sb_5__6_/mux_top_track_16/in[6]
set_disable_timing sb_5__6_/mux_bottom_track_49/in[6]
set_disable_timing sb_5__6_/mux_top_track_8/in[6]
set_disable_timing sb_5__6_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__7_
##################################################
set_disable_timing sb_5__7_/chanx_right_out[0]
set_disable_timing sb_5__7_/chanx_right_in[0]
set_disable_timing sb_5__7_/chanx_right_out[1]
set_disable_timing sb_5__7_/chanx_right_in[1]
set_disable_timing sb_5__7_/chanx_right_out[2]
set_disable_timing sb_5__7_/chanx_right_in[2]
set_disable_timing sb_5__7_/chanx_right_in[3]
set_disable_timing sb_5__7_/chanx_right_out[4]
set_disable_timing sb_5__7_/chanx_right_in[4]
set_disable_timing sb_5__7_/chanx_right_out[5]
set_disable_timing sb_5__7_/chanx_right_in[5]
set_disable_timing sb_5__7_/chanx_right_out[6]
set_disable_timing sb_5__7_/chanx_right_in[6]
set_disable_timing sb_5__7_/chanx_right_out[7]
set_disable_timing sb_5__7_/chanx_right_in[7]
set_disable_timing sb_5__7_/chanx_right_out[8]
set_disable_timing sb_5__7_/chanx_right_out[9]
set_disable_timing sb_5__7_/chanx_right_in[9]
set_disable_timing sb_5__7_/chanx_right_out[10]
set_disable_timing sb_5__7_/chanx_right_in[10]
set_disable_timing sb_5__7_/chanx_right_out[11]
set_disable_timing sb_5__7_/chanx_right_in[11]
set_disable_timing sb_5__7_/chanx_right_out[12]
set_disable_timing sb_5__7_/chanx_right_in[12]
set_disable_timing sb_5__7_/chanx_right_out[13]
set_disable_timing sb_5__7_/chanx_right_in[13]
set_disable_timing sb_5__7_/chanx_right_out[14]
set_disable_timing sb_5__7_/chanx_right_in[14]
set_disable_timing sb_5__7_/chanx_right_out[15]
set_disable_timing sb_5__7_/chanx_right_in[15]
set_disable_timing sb_5__7_/chanx_right_out[16]
set_disable_timing sb_5__7_/chanx_right_in[16]
set_disable_timing sb_5__7_/chanx_right_out[17]
set_disable_timing sb_5__7_/chanx_right_in[17]
set_disable_timing sb_5__7_/chanx_right_in[18]
set_disable_timing sb_5__7_/chanx_right_in[19]
set_disable_timing sb_5__7_/chanx_right_out[20]
set_disable_timing sb_5__7_/chanx_right_in[20]
set_disable_timing sb_5__7_/chanx_right_out[21]
set_disable_timing sb_5__7_/chanx_right_out[22]
set_disable_timing sb_5__7_/chanx_right_in[22]
set_disable_timing sb_5__7_/chanx_right_out[23]
set_disable_timing sb_5__7_/chanx_right_in[23]
set_disable_timing sb_5__7_/chanx_right_out[24]
set_disable_timing sb_5__7_/chanx_right_in[24]
set_disable_timing sb_5__7_/chanx_right_in[25]
set_disable_timing sb_5__7_/chanx_right_out[26]
set_disable_timing sb_5__7_/chanx_right_in[26]
set_disable_timing sb_5__7_/chanx_right_out[27]
set_disable_timing sb_5__7_/chanx_right_in[27]
set_disable_timing sb_5__7_/chanx_right_out[28]
set_disable_timing sb_5__7_/chanx_right_in[28]
set_disable_timing sb_5__7_/chanx_right_out[29]
set_disable_timing sb_5__7_/chanx_right_in[29]
set_disable_timing sb_5__7_/chanx_right_out[30]
set_disable_timing sb_5__7_/chanx_right_in[30]
set_disable_timing sb_5__7_/chanx_right_in[31]
set_disable_timing sb_5__7_/chanx_right_out[32]
set_disable_timing sb_5__7_/chanx_right_in[32]
set_disable_timing sb_5__7_/chany_bottom_in[0]
set_disable_timing sb_5__7_/chany_bottom_out[0]
set_disable_timing sb_5__7_/chany_bottom_out[1]
set_disable_timing sb_5__7_/chany_bottom_in[2]
set_disable_timing sb_5__7_/chany_bottom_out[2]
set_disable_timing sb_5__7_/chany_bottom_in[3]
set_disable_timing sb_5__7_/chany_bottom_out[3]
set_disable_timing sb_5__7_/chany_bottom_in[4]
set_disable_timing sb_5__7_/chany_bottom_out[4]
set_disable_timing sb_5__7_/chany_bottom_in[5]
set_disable_timing sb_5__7_/chany_bottom_out[5]
set_disable_timing sb_5__7_/chany_bottom_out[6]
set_disable_timing sb_5__7_/chany_bottom_in[7]
set_disable_timing sb_5__7_/chany_bottom_out[7]
set_disable_timing sb_5__7_/chany_bottom_in[8]
set_disable_timing sb_5__7_/chany_bottom_out[8]
set_disable_timing sb_5__7_/chany_bottom_in[9]
set_disable_timing sb_5__7_/chany_bottom_out[9]
set_disable_timing sb_5__7_/chany_bottom_in[10]
set_disable_timing sb_5__7_/chany_bottom_out[10]
set_disable_timing sb_5__7_/chany_bottom_in[11]
set_disable_timing sb_5__7_/chany_bottom_out[11]
set_disable_timing sb_5__7_/chany_bottom_in[12]
set_disable_timing sb_5__7_/chany_bottom_out[12]
set_disable_timing sb_5__7_/chany_bottom_in[13]
set_disable_timing sb_5__7_/chany_bottom_in[14]
set_disable_timing sb_5__7_/chany_bottom_out[14]
set_disable_timing sb_5__7_/chany_bottom_out[15]
set_disable_timing sb_5__7_/chany_bottom_in[16]
set_disable_timing sb_5__7_/chany_bottom_out[16]
set_disable_timing sb_5__7_/chany_bottom_in[17]
set_disable_timing sb_5__7_/chany_bottom_out[17]
set_disable_timing sb_5__7_/chany_bottom_in[18]
set_disable_timing sb_5__7_/chany_bottom_out[18]
set_disable_timing sb_5__7_/chany_bottom_in[19]
set_disable_timing sb_5__7_/chany_bottom_out[19]
set_disable_timing sb_5__7_/chany_bottom_in[20]
set_disable_timing sb_5__7_/chany_bottom_out[20]
set_disable_timing sb_5__7_/chany_bottom_in[21]
set_disable_timing sb_5__7_/chany_bottom_out[21]
set_disable_timing sb_5__7_/chany_bottom_in[22]
set_disable_timing sb_5__7_/chany_bottom_out[22]
set_disable_timing sb_5__7_/chany_bottom_in[23]
set_disable_timing sb_5__7_/chany_bottom_out[23]
set_disable_timing sb_5__7_/chany_bottom_in[24]
set_disable_timing sb_5__7_/chany_bottom_out[24]
set_disable_timing sb_5__7_/chany_bottom_in[25]
set_disable_timing sb_5__7_/chany_bottom_out[25]
set_disable_timing sb_5__7_/chany_bottom_out[26]
set_disable_timing sb_5__7_/chany_bottom_in[27]
set_disable_timing sb_5__7_/chany_bottom_out[27]
set_disable_timing sb_5__7_/chany_bottom_in[28]
set_disable_timing sb_5__7_/chany_bottom_out[28]
set_disable_timing sb_5__7_/chany_bottom_in[29]
set_disable_timing sb_5__7_/chany_bottom_out[29]
set_disable_timing sb_5__7_/chany_bottom_in[30]
set_disable_timing sb_5__7_/chany_bottom_out[30]
set_disable_timing sb_5__7_/chany_bottom_in[31]
set_disable_timing sb_5__7_/chany_bottom_out[31]
set_disable_timing sb_5__7_/chany_bottom_in[32]
set_disable_timing sb_5__7_/chany_bottom_out[32]
set_disable_timing sb_5__7_/chanx_left_in[0]
set_disable_timing sb_5__7_/chanx_left_out[0]
set_disable_timing sb_5__7_/chanx_left_in[1]
set_disable_timing sb_5__7_/chanx_left_out[1]
set_disable_timing sb_5__7_/chanx_left_out[2]
set_disable_timing sb_5__7_/chanx_left_in[3]
set_disable_timing sb_5__7_/chanx_left_out[3]
set_disable_timing sb_5__7_/chanx_left_in[4]
set_disable_timing sb_5__7_/chanx_left_out[4]
set_disable_timing sb_5__7_/chanx_left_in[5]
set_disable_timing sb_5__7_/chanx_left_out[5]
set_disable_timing sb_5__7_/chanx_left_in[6]
set_disable_timing sb_5__7_/chanx_left_out[6]
set_disable_timing sb_5__7_/chanx_left_in[7]
set_disable_timing sb_5__7_/chanx_left_out[7]
set_disable_timing sb_5__7_/chanx_left_in[8]
set_disable_timing sb_5__7_/chanx_left_in[9]
set_disable_timing sb_5__7_/chanx_left_in[10]
set_disable_timing sb_5__7_/chanx_left_out[10]
set_disable_timing sb_5__7_/chanx_left_in[11]
set_disable_timing sb_5__7_/chanx_left_out[11]
set_disable_timing sb_5__7_/chanx_left_in[12]
set_disable_timing sb_5__7_/chanx_left_out[12]
set_disable_timing sb_5__7_/chanx_left_in[13]
set_disable_timing sb_5__7_/chanx_left_out[13]
set_disable_timing sb_5__7_/chanx_left_in[14]
set_disable_timing sb_5__7_/chanx_left_out[14]
set_disable_timing sb_5__7_/chanx_left_in[15]
set_disable_timing sb_5__7_/chanx_left_out[15]
set_disable_timing sb_5__7_/chanx_left_in[16]
set_disable_timing sb_5__7_/chanx_left_out[16]
set_disable_timing sb_5__7_/chanx_left_out[17]
set_disable_timing sb_5__7_/chanx_left_out[18]
set_disable_timing sb_5__7_/chanx_left_in[19]
set_disable_timing sb_5__7_/chanx_left_out[19]
set_disable_timing sb_5__7_/chanx_left_in[20]
set_disable_timing sb_5__7_/chanx_left_out[20]
set_disable_timing sb_5__7_/chanx_left_in[21]
set_disable_timing sb_5__7_/chanx_left_out[21]
set_disable_timing sb_5__7_/chanx_left_in[22]
set_disable_timing sb_5__7_/chanx_left_out[23]
set_disable_timing sb_5__7_/chanx_left_out[24]
set_disable_timing sb_5__7_/chanx_left_in[25]
set_disable_timing sb_5__7_/chanx_left_out[25]
set_disable_timing sb_5__7_/chanx_left_in[26]
set_disable_timing sb_5__7_/chanx_left_out[26]
set_disable_timing sb_5__7_/chanx_left_in[27]
set_disable_timing sb_5__7_/chanx_left_out[27]
set_disable_timing sb_5__7_/chanx_left_in[28]
set_disable_timing sb_5__7_/chanx_left_in[29]
set_disable_timing sb_5__7_/chanx_left_out[29]
set_disable_timing sb_5__7_/chanx_left_out[30]
set_disable_timing sb_5__7_/chanx_left_in[31]
set_disable_timing sb_5__7_/chanx_left_out[31]
set_disable_timing sb_5__7_/chanx_left_in[32]
set_disable_timing sb_5__7_/chanx_left_out[32]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_5__7_/right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_5__7_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_5__7_/mux_right_track_0/in[0]
set_disable_timing sb_5__7_/mux_right_track_32/in[0]
set_disable_timing sb_5__7_/mux_right_track_64/in[0]
set_disable_timing sb_5__7_/mux_right_track_0/in[1]
set_disable_timing sb_5__7_/mux_right_track_8/in[0]
set_disable_timing sb_5__7_/mux_right_track_40/in[0]
set_disable_timing sb_5__7_/mux_right_track_8/in[1]
set_disable_timing sb_5__7_/mux_right_track_16/in[0]
set_disable_timing sb_5__7_/mux_right_track_48/in[0]
set_disable_timing sb_5__7_/mux_right_track_16/in[1]
set_disable_timing sb_5__7_/mux_right_track_24/in[0]
set_disable_timing sb_5__7_/mux_right_track_56/in[0]
set_disable_timing sb_5__7_/mux_right_track_24/in[1]
set_disable_timing sb_5__7_/mux_right_track_32/in[1]
set_disable_timing sb_5__7_/mux_right_track_64/in[1]
set_disable_timing sb_5__7_/mux_right_track_0/in[2]
set_disable_timing sb_5__7_/mux_right_track_32/in[2]
set_disable_timing sb_5__7_/mux_right_track_40/in[1]
set_disable_timing sb_5__7_/mux_right_track_8/in[2]
set_disable_timing sb_5__7_/mux_right_track_40/in[2]
set_disable_timing sb_5__7_/mux_right_track_48/in[1]
set_disable_timing sb_5__7_/mux_right_track_16/in[2]
set_disable_timing sb_5__7_/mux_right_track_48/in[2]
set_disable_timing sb_5__7_/mux_right_track_56/in[1]
set_disable_timing sb_5__7_/mux_left_track_1/in[3]
set_disable_timing sb_5__7_/mux_left_track_33/in[4]
set_disable_timing sb_5__7_/mux_left_track_65/in[3]
set_disable_timing sb_5__7_/mux_left_track_1/in[4]
set_disable_timing sb_5__7_/mux_left_track_9/in[4]
set_disable_timing sb_5__7_/mux_left_track_41/in[4]
set_disable_timing sb_5__7_/mux_left_track_9/in[5]
set_disable_timing sb_5__7_/mux_left_track_17/in[4]
set_disable_timing sb_5__7_/mux_left_track_49/in[4]
set_disable_timing sb_5__7_/mux_left_track_17/in[5]
set_disable_timing sb_5__7_/mux_left_track_25/in[4]
set_disable_timing sb_5__7_/mux_left_track_57/in[3]
set_disable_timing sb_5__7_/mux_left_track_25/in[5]
set_disable_timing sb_5__7_/mux_left_track_33/in[5]
set_disable_timing sb_5__7_/mux_left_track_65/in[4]
set_disable_timing sb_5__7_/mux_left_track_1/in[5]
set_disable_timing sb_5__7_/mux_left_track_33/in[6]
set_disable_timing sb_5__7_/mux_left_track_41/in[5]
set_disable_timing sb_5__7_/mux_left_track_9/in[6]
set_disable_timing sb_5__7_/mux_left_track_41/in[6]
set_disable_timing sb_5__7_/mux_left_track_49/in[5]
set_disable_timing sb_5__7_/mux_left_track_17/in[6]
set_disable_timing sb_5__7_/mux_left_track_49/in[6]
set_disable_timing sb_5__7_/mux_left_track_57/in[4]
set_disable_timing sb_5__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_63/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_49/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_47/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_39/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_29/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_27/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_49/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_5__7_/mux_right_track_56/in[2]
set_disable_timing sb_5__7_/mux_left_track_9/in[0]
set_disable_timing sb_5__7_/mux_right_track_48/in[3]
set_disable_timing sb_5__7_/mux_right_track_40/in[3]
set_disable_timing sb_5__7_/mux_left_track_25/in[0]
set_disable_timing sb_5__7_/mux_right_track_32/in[3]
set_disable_timing sb_5__7_/mux_left_track_33/in[0]
set_disable_timing sb_5__7_/mux_right_track_24/in[2]
set_disable_timing sb_5__7_/mux_left_track_41/in[0]
set_disable_timing sb_5__7_/mux_right_track_16/in[3]
set_disable_timing sb_5__7_/mux_left_track_49/in[0]
set_disable_timing sb_5__7_/mux_right_track_8/in[3]
set_disable_timing sb_5__7_/mux_right_track_0/in[3]
set_disable_timing sb_5__7_/mux_left_track_65/in[0]
set_disable_timing sb_5__7_/mux_right_track_64/in[2]
set_disable_timing sb_5__7_/mux_left_track_1/in[0]
set_disable_timing sb_5__7_/mux_right_track_56/in[3]
set_disable_timing sb_5__7_/mux_left_track_9/in[1]
set_disable_timing sb_5__7_/mux_right_track_48/in[4]
set_disable_timing sb_5__7_/mux_left_track_17/in[1]
set_disable_timing sb_5__7_/mux_right_track_40/in[4]
set_disable_timing sb_5__7_/mux_left_track_25/in[1]
set_disable_timing sb_5__7_/mux_right_track_32/in[4]
set_disable_timing sb_5__7_/mux_left_track_33/in[1]
set_disable_timing sb_5__7_/mux_right_track_24/in[3]
set_disable_timing sb_5__7_/mux_left_track_41/in[1]
set_disable_timing sb_5__7_/mux_right_track_16/in[4]
set_disable_timing sb_5__7_/mux_left_track_49/in[1]
set_disable_timing sb_5__7_/mux_right_track_8/in[4]
set_disable_timing sb_5__7_/mux_right_track_0/in[4]
set_disable_timing sb_5__7_/mux_left_track_65/in[1]
set_disable_timing sb_5__7_/mux_right_track_64/in[3]
set_disable_timing sb_5__7_/mux_left_track_1/in[1]
set_disable_timing sb_5__7_/mux_right_track_56/in[4]
set_disable_timing sb_5__7_/mux_left_track_9/in[2]
set_disable_timing sb_5__7_/mux_right_track_48/in[5]
set_disable_timing sb_5__7_/mux_left_track_17/in[2]
set_disable_timing sb_5__7_/mux_right_track_40/in[5]
set_disable_timing sb_5__7_/mux_left_track_25/in[2]
set_disable_timing sb_5__7_/mux_right_track_32/in[5]
set_disable_timing sb_5__7_/mux_left_track_33/in[2]
set_disable_timing sb_5__7_/mux_right_track_24/in[4]
set_disable_timing sb_5__7_/mux_left_track_41/in[2]
set_disable_timing sb_5__7_/mux_right_track_16/in[5]
set_disable_timing sb_5__7_/mux_left_track_49/in[2]
set_disable_timing sb_5__7_/mux_right_track_8/in[5]
set_disable_timing sb_5__7_/mux_left_track_57/in[2]
set_disable_timing sb_5__7_/mux_right_track_0/in[5]
set_disable_timing sb_5__7_/mux_left_track_65/in[2]
set_disable_timing sb_5__7_/mux_right_track_64/in[4]
set_disable_timing sb_5__7_/mux_left_track_1/in[2]
set_disable_timing sb_5__7_/mux_right_track_56/in[5]
set_disable_timing sb_5__7_/mux_left_track_9/in[3]
set_disable_timing sb_5__7_/mux_right_track_48/in[6]
set_disable_timing sb_5__7_/mux_left_track_17/in[3]
set_disable_timing sb_5__7_/mux_right_track_40/in[6]
set_disable_timing sb_5__7_/mux_left_track_25/in[3]
set_disable_timing sb_5__7_/mux_right_track_32/in[6]
set_disable_timing sb_5__7_/mux_left_track_33/in[3]
set_disable_timing sb_5__7_/mux_right_track_24/in[5]
set_disable_timing sb_5__7_/mux_left_track_41/in[3]
set_disable_timing sb_5__7_/mux_right_track_16/in[6]
set_disable_timing sb_5__7_/mux_left_track_49/in[3]
set_disable_timing sb_5__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_1/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_1/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_5__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_21/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_23/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_25/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_7/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_33/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_37/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_39/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_41/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_45/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_13/in[1]
set_disable_timing sb_5__7_/mux_bottom_track_15/in[1]
##################################################
# Disable timing for Switch block sb_2__0_
##################################################
set_disable_timing sb_6__0_/chany_top_out[0]
set_disable_timing sb_6__0_/chany_top_out[2]
set_disable_timing sb_6__0_/chany_top_in[2]
set_disable_timing sb_6__0_/chany_top_out[3]
set_disable_timing sb_6__0_/chany_top_out[4]
set_disable_timing sb_6__0_/chany_top_in[4]
set_disable_timing sb_6__0_/chany_top_out[5]
set_disable_timing sb_6__0_/chany_top_in[5]
set_disable_timing sb_6__0_/chany_top_out[6]
set_disable_timing sb_6__0_/chany_top_out[7]
set_disable_timing sb_6__0_/chany_top_out[8]
set_disable_timing sb_6__0_/chany_top_out[9]
set_disable_timing sb_6__0_/chany_top_out[10]
set_disable_timing sb_6__0_/chany_top_out[11]
set_disable_timing sb_6__0_/chany_top_out[12]
set_disable_timing sb_6__0_/chany_top_in[12]
set_disable_timing sb_6__0_/chany_top_out[13]
set_disable_timing sb_6__0_/chany_top_out[14]
set_disable_timing sb_6__0_/chany_top_in[14]
set_disable_timing sb_6__0_/chany_top_out[15]
set_disable_timing sb_6__0_/chany_top_in[16]
set_disable_timing sb_6__0_/chany_top_out[19]
set_disable_timing sb_6__0_/chany_top_out[21]
set_disable_timing sb_6__0_/chany_top_out[22]
set_disable_timing sb_6__0_/chany_top_out[23]
set_disable_timing sb_6__0_/chany_top_in[25]
set_disable_timing sb_6__0_/chany_top_out[27]
set_disable_timing sb_6__0_/chany_top_in[27]
set_disable_timing sb_6__0_/chany_top_out[28]
set_disable_timing sb_6__0_/chany_top_in[28]
set_disable_timing sb_6__0_/chany_top_out[29]
set_disable_timing sb_6__0_/chany_top_in[29]
set_disable_timing sb_6__0_/chany_top_out[30]
set_disable_timing sb_6__0_/chany_top_in[32]
set_disable_timing sb_6__0_/chanx_right_out[0]
set_disable_timing sb_6__0_/chanx_right_in[2]
set_disable_timing sb_6__0_/chanx_right_in[3]
set_disable_timing sb_6__0_/chanx_right_in[6]
set_disable_timing sb_6__0_/chanx_right_out[8]
set_disable_timing sb_6__0_/chanx_right_in[10]
set_disable_timing sb_6__0_/chanx_right_in[14]
set_disable_timing sb_6__0_/chanx_right_in[15]
set_disable_timing sb_6__0_/chanx_right_in[19]
set_disable_timing sb_6__0_/chanx_right_out[20]
set_disable_timing sb_6__0_/chanx_right_in[20]
set_disable_timing sb_6__0_/chanx_right_in[21]
set_disable_timing sb_6__0_/chanx_right_in[26]
set_disable_timing sb_6__0_/chanx_right_in[27]
set_disable_timing sb_6__0_/chanx_right_out[28]
set_disable_timing sb_6__0_/chanx_right_in[30]
set_disable_timing sb_6__0_/chanx_right_in[31]
set_disable_timing sb_6__0_/chanx_right_in[32]
set_disable_timing sb_6__0_/chanx_left_out[3]
set_disable_timing sb_6__0_/chanx_left_out[7]
set_disable_timing sb_6__0_/chanx_left_out[11]
set_disable_timing sb_6__0_/chanx_left_out[15]
set_disable_timing sb_6__0_/chanx_left_out[21]
set_disable_timing sb_6__0_/chanx_left_out[22]
set_disable_timing sb_6__0_/chanx_left_out[27]
set_disable_timing sb_6__0_/chanx_left_out[31]
set_disable_timing sb_6__0_/chanx_left_out[32]
set_disable_timing sb_6__0_/right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_6__0_/right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_6__0_/right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_6__0_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_6__0_/left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_6__0_/left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_6__0_/left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_6__0_/mux_right_track_0/in[3]
set_disable_timing sb_6__0_/mux_right_track_32/in[4]
set_disable_timing sb_6__0_/mux_right_track_0/in[4]
set_disable_timing sb_6__0_/mux_right_track_8/in[4]
set_disable_timing sb_6__0_/mux_right_track_40/in[4]
set_disable_timing sb_6__0_/mux_right_track_8/in[5]
set_disable_timing sb_6__0_/mux_right_track_16/in[4]
set_disable_timing sb_6__0_/mux_right_track_16/in[5]
set_disable_timing sb_6__0_/mux_right_track_24/in[4]
set_disable_timing sb_6__0_/mux_right_track_56/in[3]
set_disable_timing sb_6__0_/mux_right_track_32/in[5]
set_disable_timing sb_6__0_/mux_right_track_64/in[4]
set_disable_timing sb_6__0_/mux_right_track_0/in[5]
set_disable_timing sb_6__0_/mux_right_track_32/in[6]
set_disable_timing sb_6__0_/mux_right_track_40/in[5]
set_disable_timing sb_6__0_/mux_right_track_8/in[6]
set_disable_timing sb_6__0_/mux_right_track_40/in[6]
set_disable_timing sb_6__0_/mux_right_track_48/in[5]
set_disable_timing sb_6__0_/mux_right_track_16/in[6]
set_disable_timing sb_6__0_/mux_right_track_48/in[6]
set_disable_timing sb_6__0_/mux_right_track_56/in[4]
set_disable_timing sb_6__0_/mux_left_track_1/in[4]
set_disable_timing sb_6__0_/mux_left_track_33/in[4]
set_disable_timing sb_6__0_/mux_left_track_65/in[4]
set_disable_timing sb_6__0_/mux_left_track_1/in[5]
set_disable_timing sb_6__0_/mux_left_track_9/in[3]
set_disable_timing sb_6__0_/mux_left_track_41/in[4]
set_disable_timing sb_6__0_/mux_left_track_9/in[4]
set_disable_timing sb_6__0_/mux_left_track_17/in[3]
set_disable_timing sb_6__0_/mux_left_track_49/in[4]
set_disable_timing sb_6__0_/mux_left_track_17/in[4]
set_disable_timing sb_6__0_/mux_left_track_25/in[3]
set_disable_timing sb_6__0_/mux_left_track_57/in[4]
set_disable_timing sb_6__0_/mux_left_track_25/in[4]
set_disable_timing sb_6__0_/mux_left_track_33/in[5]
set_disable_timing sb_6__0_/mux_left_track_65/in[5]
set_disable_timing sb_6__0_/mux_left_track_1/in[6]
set_disable_timing sb_6__0_/mux_left_track_41/in[5]
set_disable_timing sb_6__0_/mux_left_track_9/in[5]
set_disable_timing sb_6__0_/mux_left_track_41/in[6]
set_disable_timing sb_6__0_/mux_left_track_49/in[5]
set_disable_timing sb_6__0_/mux_left_track_17/in[5]
set_disable_timing sb_6__0_/mux_left_track_49/in[6]
set_disable_timing sb_6__0_/mux_left_track_57/in[5]
set_disable_timing sb_6__0_/mux_left_track_1/in[0]
set_disable_timing sb_6__0_/mux_right_track_16/in[0]
set_disable_timing sb_6__0_/mux_left_track_65/in[0]
set_disable_timing sb_6__0_/mux_right_track_24/in[0]
set_disable_timing sb_6__0_/mux_left_track_57/in[0]
set_disable_timing sb_6__0_/mux_left_track_49/in[0]
set_disable_timing sb_6__0_/mux_right_track_40/in[0]
set_disable_timing sb_6__0_/mux_left_track_41/in[0]
set_disable_timing sb_6__0_/mux_right_track_48/in[0]
set_disable_timing sb_6__0_/mux_left_track_33/in[0]
set_disable_timing sb_6__0_/mux_right_track_56/in[0]
set_disable_timing sb_6__0_/mux_left_track_25/in[0]
set_disable_timing sb_6__0_/mux_right_track_64/in[0]
set_disable_timing sb_6__0_/mux_right_track_0/in[0]
set_disable_timing sb_6__0_/mux_right_track_8/in[1]
set_disable_timing sb_6__0_/mux_left_track_1/in[1]
set_disable_timing sb_6__0_/mux_right_track_16/in[1]
set_disable_timing sb_6__0_/mux_left_track_65/in[1]
set_disable_timing sb_6__0_/mux_right_track_24/in[1]
set_disable_timing sb_6__0_/mux_left_track_57/in[1]
set_disable_timing sb_6__0_/mux_right_track_32/in[1]
set_disable_timing sb_6__0_/mux_left_track_49/in[1]
set_disable_timing sb_6__0_/mux_right_track_40/in[1]
set_disable_timing sb_6__0_/mux_right_track_48/in[1]
set_disable_timing sb_6__0_/mux_left_track_33/in[1]
set_disable_timing sb_6__0_/mux_right_track_56/in[1]
set_disable_timing sb_6__0_/mux_left_track_25/in[1]
set_disable_timing sb_6__0_/mux_right_track_64/in[1]
set_disable_timing sb_6__0_/mux_left_track_17/in[1]
set_disable_timing sb_6__0_/mux_right_track_0/in[1]
set_disable_timing sb_6__0_/mux_left_track_9/in[1]
set_disable_timing sb_6__0_/mux_right_track_8/in[2]
set_disable_timing sb_6__0_/mux_right_track_16/in[2]
set_disable_timing sb_6__0_/mux_left_track_65/in[2]
set_disable_timing sb_6__0_/mux_right_track_24/in[2]
set_disable_timing sb_6__0_/mux_right_track_32/in[2]
set_disable_timing sb_6__0_/mux_right_track_40/in[2]
set_disable_timing sb_6__0_/mux_left_track_41/in[2]
set_disable_timing sb_6__0_/mux_right_track_48/in[2]
set_disable_timing sb_6__0_/mux_left_track_33/in[2]
set_disable_timing sb_6__0_/mux_right_track_56/in[2]
set_disable_timing sb_6__0_/mux_right_track_64/in[2]
set_disable_timing sb_6__0_/mux_left_track_17/in[2]
set_disable_timing sb_6__0_/mux_right_track_0/in[2]
set_disable_timing sb_6__0_/mux_left_track_9/in[2]
set_disable_timing sb_6__0_/mux_right_track_8/in[3]
set_disable_timing sb_6__0_/mux_left_track_1/in[3]
set_disable_timing sb_6__0_/mux_right_track_16/in[3]
set_disable_timing sb_6__0_/mux_left_track_65/in[3]
set_disable_timing sb_6__0_/mux_right_track_24/in[3]
set_disable_timing sb_6__0_/mux_left_track_57/in[3]
set_disable_timing sb_6__0_/mux_right_track_32/in[3]
set_disable_timing sb_6__0_/mux_left_track_49/in[3]
set_disable_timing sb_6__0_/mux_right_track_40/in[3]
set_disable_timing sb_6__0_/mux_left_track_41/in[3]
set_disable_timing sb_6__0_/mux_right_track_48/in[3]
set_disable_timing sb_6__0_/mux_left_track_33/in[3]
set_disable_timing sb_6__0_/mux_top_track_64/in[0]
set_disable_timing sb_6__0_/mux_top_track_0/in[0]
set_disable_timing sb_6__0_/mux_top_track_2/in[0]
set_disable_timing sb_6__0_/mux_top_track_64/in[1]
set_disable_timing sb_6__0_/mux_top_track_4/in[0]
set_disable_timing sb_6__0_/mux_top_track_6/in[0]
set_disable_timing sb_6__0_/mux_top_track_8/in[0]
set_disable_timing sb_6__0_/mux_top_track_0/in[1]
set_disable_timing sb_6__0_/mux_top_track_10/in[0]
set_disable_timing sb_6__0_/mux_top_track_12/in[0]
set_disable_timing sb_6__0_/mux_top_track_14/in[0]
set_disable_timing sb_6__0_/mux_top_track_20/in[0]
set_disable_timing sb_6__0_/mux_top_track_4/in[1]
set_disable_timing sb_6__0_/mux_top_track_22/in[0]
set_disable_timing sb_6__0_/mux_top_track_24/in[0]
set_disable_timing sb_6__0_/mux_top_track_26/in[0]
set_disable_timing sb_6__0_/mux_top_track_6/in[1]
set_disable_timing sb_6__0_/mux_top_track_28/in[0]
set_disable_timing sb_6__0_/mux_top_track_30/in[0]
set_disable_timing sb_6__0_/mux_top_track_8/in[1]
set_disable_timing sb_6__0_/mux_top_track_34/in[0]
set_disable_timing sb_6__0_/mux_top_track_36/in[0]
set_disable_timing sb_6__0_/mux_top_track_38/in[0]
set_disable_timing sb_6__0_/mux_top_track_10/in[1]
set_disable_timing sb_6__0_/mux_top_track_40/in[0]
set_disable_timing sb_6__0_/mux_top_track_42/in[0]
set_disable_timing sb_6__0_/mux_top_track_44/in[0]
set_disable_timing sb_6__0_/mux_top_track_12/in[1]
set_disable_timing sb_6__0_/mux_top_track_14/in[1]
set_disable_timing sb_6__0_/mux_top_track_0/in[2]
set_disable_timing sb_6__0_/mux_top_track_0/in[3]
set_disable_timing sb_6__0_/mux_top_track_60/in[0]
set_disable_timing sb_6__0_/mux_top_track_58/in[0]
set_disable_timing sb_6__0_/mux_top_track_56/in[0]
set_disable_timing sb_6__0_/mux_top_track_64/in[3]
set_disable_timing sb_6__0_/mux_top_track_54/in[0]
set_disable_timing sb_6__0_/mux_top_track_50/in[0]
set_disable_timing sb_6__0_/mux_top_track_62/in[1]
set_disable_timing sb_6__0_/mux_top_track_44/in[1]
set_disable_timing sb_6__0_/mux_top_track_60/in[1]
set_disable_timing sb_6__0_/mux_top_track_42/in[1]
set_disable_timing sb_6__0_/mux_top_track_38/in[1]
set_disable_timing sb_6__0_/mux_top_track_58/in[1]
set_disable_timing sb_6__0_/mux_top_track_32/in[1]
set_disable_timing sb_6__0_/mux_top_track_56/in[1]
set_disable_timing sb_6__0_/mux_top_track_30/in[1]
set_disable_timing sb_6__0_/mux_top_track_28/in[1]
set_disable_timing sb_6__0_/mux_top_track_26/in[1]
set_disable_timing sb_6__0_/mux_top_track_54/in[1]
set_disable_timing sb_6__0_/mux_top_track_24/in[1]
set_disable_timing sb_6__0_/mux_top_track_22/in[1]
set_disable_timing sb_6__0_/mux_top_track_20/in[1]
set_disable_timing sb_6__0_/mux_top_track_52/in[1]
##################################################
# Disable timing for Switch block sb_2__1_
##################################################
set_disable_timing sb_6__1_/chany_top_out[1]
set_disable_timing sb_6__1_/chany_top_in[1]
set_disable_timing sb_6__1_/chany_top_out[3]
set_disable_timing sb_6__1_/chany_top_in[4]
set_disable_timing sb_6__1_/chany_top_out[5]
set_disable_timing sb_6__1_/chany_top_out[6]
set_disable_timing sb_6__1_/chany_top_out[7]
set_disable_timing sb_6__1_/chany_top_in[7]
set_disable_timing sb_6__1_/chany_top_out[9]
set_disable_timing sb_6__1_/chany_top_out[10]
set_disable_timing sb_6__1_/chany_top_out[11]
set_disable_timing sb_6__1_/chany_top_out[13]
set_disable_timing sb_6__1_/chany_top_in[13]
set_disable_timing sb_6__1_/chany_top_out[14]
set_disable_timing sb_6__1_/chany_top_out[15]
set_disable_timing sb_6__1_/chany_top_out[22]
set_disable_timing sb_6__1_/chany_top_out[23]
set_disable_timing sb_6__1_/chany_top_in[24]
set_disable_timing sb_6__1_/chany_top_in[26]
set_disable_timing sb_6__1_/chany_top_out[28]
set_disable_timing sb_6__1_/chany_top_in[28]
set_disable_timing sb_6__1_/chany_top_out[29]
set_disable_timing sb_6__1_/chany_top_out[30]
set_disable_timing sb_6__1_/chany_top_out[31]
set_disable_timing sb_6__1_/chany_top_in[31]
set_disable_timing sb_6__1_/chany_top_out[32]
set_disable_timing sb_6__1_/chanx_right_in[3]
set_disable_timing sb_6__1_/chanx_right_in[4]
set_disable_timing sb_6__1_/chanx_right_in[6]
set_disable_timing sb_6__1_/chanx_right_out[7]
set_disable_timing sb_6__1_/chanx_right_in[7]
set_disable_timing sb_6__1_/chanx_right_in[9]
set_disable_timing sb_6__1_/chanx_right_in[10]
set_disable_timing sb_6__1_/chanx_right_in[11]
set_disable_timing sb_6__1_/chanx_right_out[12]
set_disable_timing sb_6__1_/chanx_right_in[12]
set_disable_timing sb_6__1_/chanx_right_in[14]
set_disable_timing sb_6__1_/chanx_right_in[15]
set_disable_timing sb_6__1_/chanx_right_out[16]
set_disable_timing sb_6__1_/chanx_right_in[18]
set_disable_timing sb_6__1_/chanx_right_in[19]
set_disable_timing sb_6__1_/chanx_right_in[20]
set_disable_timing sb_6__1_/chanx_right_in[21]
set_disable_timing sb_6__1_/chanx_right_in[22]
set_disable_timing sb_6__1_/chanx_right_in[23]
set_disable_timing sb_6__1_/chanx_right_out[24]
set_disable_timing sb_6__1_/chanx_right_in[24]
set_disable_timing sb_6__1_/chanx_right_out[25]
set_disable_timing sb_6__1_/chanx_right_in[26]
set_disable_timing sb_6__1_/chanx_right_in[27]
set_disable_timing sb_6__1_/chanx_right_in[28]
set_disable_timing sb_6__1_/chanx_right_in[30]
set_disable_timing sb_6__1_/chanx_right_in[31]
set_disable_timing sb_6__1_/chanx_right_in[32]
set_disable_timing sb_6__1_/chany_bottom_in[0]
set_disable_timing sb_6__1_/chany_bottom_in[2]
set_disable_timing sb_6__1_/chany_bottom_out[2]
set_disable_timing sb_6__1_/chany_bottom_in[3]
set_disable_timing sb_6__1_/chany_bottom_in[4]
set_disable_timing sb_6__1_/chany_bottom_out[4]
set_disable_timing sb_6__1_/chany_bottom_in[5]
set_disable_timing sb_6__1_/chany_bottom_out[5]
set_disable_timing sb_6__1_/chany_bottom_in[6]
set_disable_timing sb_6__1_/chany_bottom_in[7]
set_disable_timing sb_6__1_/chany_bottom_in[8]
set_disable_timing sb_6__1_/chany_bottom_in[9]
set_disable_timing sb_6__1_/chany_bottom_in[10]
set_disable_timing sb_6__1_/chany_bottom_in[11]
set_disable_timing sb_6__1_/chany_bottom_in[12]
set_disable_timing sb_6__1_/chany_bottom_out[12]
set_disable_timing sb_6__1_/chany_bottom_in[13]
set_disable_timing sb_6__1_/chany_bottom_in[14]
set_disable_timing sb_6__1_/chany_bottom_out[14]
set_disable_timing sb_6__1_/chany_bottom_in[15]
set_disable_timing sb_6__1_/chany_bottom_out[16]
set_disable_timing sb_6__1_/chany_bottom_in[19]
set_disable_timing sb_6__1_/chany_bottom_in[21]
set_disable_timing sb_6__1_/chany_bottom_in[22]
set_disable_timing sb_6__1_/chany_bottom_in[23]
set_disable_timing sb_6__1_/chany_bottom_out[25]
set_disable_timing sb_6__1_/chany_bottom_in[27]
set_disable_timing sb_6__1_/chany_bottom_out[27]
set_disable_timing sb_6__1_/chany_bottom_in[28]
set_disable_timing sb_6__1_/chany_bottom_out[28]
set_disable_timing sb_6__1_/chany_bottom_in[29]
set_disable_timing sb_6__1_/chany_bottom_out[29]
set_disable_timing sb_6__1_/chany_bottom_in[30]
set_disable_timing sb_6__1_/chany_bottom_out[32]
set_disable_timing sb_6__1_/chanx_left_in[3]
set_disable_timing sb_6__1_/chanx_left_out[5]
set_disable_timing sb_6__1_/chanx_left_in[6]
set_disable_timing sb_6__1_/chanx_left_out[7]
set_disable_timing sb_6__1_/chanx_left_out[10]
set_disable_timing sb_6__1_/chanx_left_out[11]
set_disable_timing sb_6__1_/chanx_left_out[13]
set_disable_timing sb_6__1_/chanx_left_out[15]
set_disable_timing sb_6__1_/chanx_left_in[19]
set_disable_timing sb_6__1_/chanx_left_out[19]
set_disable_timing sb_6__1_/chanx_left_out[21]
set_disable_timing sb_6__1_/chanx_left_out[22]
set_disable_timing sb_6__1_/chanx_left_out[23]
set_disable_timing sb_6__1_/chanx_left_in[24]
set_disable_timing sb_6__1_/chanx_left_out[25]
set_disable_timing sb_6__1_/chanx_left_out[27]
set_disable_timing sb_6__1_/chanx_left_out[29]
set_disable_timing sb_6__1_/chanx_left_out[31]
set_disable_timing sb_6__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_6__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_6__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_6__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_6__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_6__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_6__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_6__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_6__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_6__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_6__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_6__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_6__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_6__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_6__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_6__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_6__1_/mux_top_track_0/in[0]
set_disable_timing sb_6__1_/mux_top_track_32/in[0]
set_disable_timing sb_6__1_/mux_top_track_64/in[0]
set_disable_timing sb_6__1_/mux_top_track_0/in[1]
set_disable_timing sb_6__1_/mux_top_track_8/in[0]
set_disable_timing sb_6__1_/mux_top_track_40/in[0]
set_disable_timing sb_6__1_/mux_top_track_16/in[0]
set_disable_timing sb_6__1_/mux_top_track_24/in[0]
set_disable_timing sb_6__1_/mux_top_track_32/in[1]
set_disable_timing sb_6__1_/mux_top_track_0/in[2]
set_disable_timing sb_6__1_/mux_top_track_32/in[2]
set_disable_timing sb_6__1_/mux_top_track_40/in[1]
set_disable_timing sb_6__1_/mux_top_track_48/in[0]
set_disable_timing sb_6__1_/mux_top_track_56/in[0]
set_disable_timing sb_6__1_/mux_top_track_64/in[1]
set_disable_timing sb_6__1_/mux_top_track_0/in[3]
set_disable_timing sb_6__1_/mux_right_track_0/in[3]
set_disable_timing sb_6__1_/mux_right_track_32/in[4]
set_disable_timing sb_6__1_/mux_right_track_64/in[3]
set_disable_timing sb_6__1_/mux_right_track_8/in[4]
set_disable_timing sb_6__1_/mux_right_track_16/in[4]
set_disable_timing sb_6__1_/mux_right_track_24/in[4]
set_disable_timing sb_6__1_/mux_right_track_32/in[5]
set_disable_timing sb_6__1_/mux_left_track_1/in[7]
set_disable_timing sb_6__1_/mux_left_track_33/in[8]
set_disable_timing sb_6__1_/mux_left_track_65/in[7]
set_disable_timing sb_6__1_/mux_left_track_9/in[7]
set_disable_timing sb_6__1_/mux_left_track_17/in[7]
set_disable_timing sb_6__1_/mux_left_track_25/in[7]
set_disable_timing sb_6__1_/mux_left_track_33/in[9]
set_disable_timing sb_6__1_/mux_left_track_1/in[0]
set_disable_timing sb_6__1_/mux_right_track_16/in[0]
set_disable_timing sb_6__1_/mux_left_track_65/in[0]
set_disable_timing sb_6__1_/mux_right_track_24/in[0]
set_disable_timing sb_6__1_/mux_left_track_57/in[0]
set_disable_timing sb_6__1_/mux_right_track_8/in[1]
set_disable_timing sb_6__1_/mux_right_track_32/in[0]
set_disable_timing sb_6__1_/mux_left_track_49/in[0]
set_disable_timing sb_6__1_/mux_left_track_41/in[0]
set_disable_timing sb_6__1_/mux_right_track_48/in[0]
set_disable_timing sb_6__1_/mux_left_track_33/in[0]
set_disable_timing sb_6__1_/mux_right_track_16/in[1]
set_disable_timing sb_6__1_/mux_left_track_65/in[1]
set_disable_timing sb_6__1_/mux_left_track_25/in[0]
set_disable_timing sb_6__1_/mux_right_track_64/in[0]
set_disable_timing sb_6__1_/mux_left_track_17/in[0]
set_disable_timing sb_6__1_/mux_right_track_0/in[0]
set_disable_timing sb_6__1_/mux_left_track_9/in[0]
set_disable_timing sb_6__1_/mux_right_track_24/in[1]
set_disable_timing sb_6__1_/mux_left_track_57/in[1]
set_disable_timing sb_6__1_/mux_right_track_8/in[2]
set_disable_timing sb_6__1_/mux_left_track_1/in[2]
set_disable_timing sb_6__1_/mux_right_track_16/in[2]
set_disable_timing sb_6__1_/mux_left_track_65/in[2]
set_disable_timing sb_6__1_/mux_right_track_24/in[2]
set_disable_timing sb_6__1_/mux_right_track_32/in[1]
set_disable_timing sb_6__1_/mux_left_track_49/in[1]
set_disable_timing sb_6__1_/mux_right_track_32/in[2]
set_disable_timing sb_6__1_/mux_right_track_40/in[1]
set_disable_timing sb_6__1_/mux_left_track_41/in[1]
set_disable_timing sb_6__1_/mux_right_track_48/in[1]
set_disable_timing sb_6__1_/mux_left_track_33/in[1]
set_disable_timing sb_6__1_/mux_right_track_40/in[2]
set_disable_timing sb_6__1_/mux_left_track_41/in[2]
set_disable_timing sb_6__1_/mux_right_track_56/in[1]
set_disable_timing sb_6__1_/mux_left_track_25/in[1]
set_disable_timing sb_6__1_/mux_right_track_64/in[1]
set_disable_timing sb_6__1_/mux_right_track_0/in[1]
set_disable_timing sb_6__1_/mux_left_track_9/in[1]
set_disable_timing sb_6__1_/mux_right_track_48/in[2]
set_disable_timing sb_6__1_/mux_left_track_33/in[2]
set_disable_timing sb_6__1_/mux_right_track_8/in[3]
set_disable_timing sb_6__1_/mux_left_track_1/in[3]
set_disable_timing sb_6__1_/mux_right_track_16/in[3]
set_disable_timing sb_6__1_/mux_left_track_65/in[3]
set_disable_timing sb_6__1_/mux_right_track_24/in[3]
set_disable_timing sb_6__1_/mux_left_track_57/in[3]
set_disable_timing sb_6__1_/mux_right_track_56/in[2]
set_disable_timing sb_6__1_/mux_right_track_32/in[3]
set_disable_timing sb_6__1_/mux_left_track_49/in[3]
set_disable_timing sb_6__1_/mux_right_track_40/in[3]
set_disable_timing sb_6__1_/mux_right_track_48/in[3]
set_disable_timing sb_6__1_/mux_right_track_64/in[2]
set_disable_timing sb_6__1_/mux_left_track_17/in[2]
set_disable_timing sb_6__1_/mux_left_track_9/in[2]
set_disable_timing sb_6__1_/mux_top_track_64/in[2]
set_disable_timing sb_6__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_6__1_/mux_top_track_0/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_49/in[0]
set_disable_timing sb_6__1_/mux_top_track_8/in[1]
set_disable_timing sb_6__1_/mux_top_track_64/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_57/in[1]
set_disable_timing sb_6__1_/mux_top_track_16/in[1]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_6__1_/mux_top_track_24/in[1]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_6__1_/mux_top_track_32/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_17/in[0]
set_disable_timing sb_6__1_/mux_top_track_0/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_6__1_/mux_top_track_40/in[2]
set_disable_timing sb_6__1_/mux_bottom_track_9/in[0]
set_disable_timing sb_6__1_/mux_top_track_48/in[1]
set_disable_timing sb_6__1_/mux_bottom_track_1/in[0]
set_disable_timing sb_6__1_/mux_top_track_56/in[1]
set_disable_timing sb_6__1_/mux_bottom_track_65/in[0]
set_disable_timing sb_6__1_/mux_top_track_8/in[2]
set_disable_timing sb_6__1_/mux_bottom_track_41/in[1]
set_disable_timing sb_6__1_/mux_top_track_64/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_57/in[2]
set_disable_timing sb_6__1_/mux_top_track_8/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_6__1_/mux_top_track_16/in[2]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[1]
set_disable_timing sb_6__1_/mux_top_track_16/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_6__1_/mux_top_track_24/in[2]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[1]
set_disable_timing sb_6__1_/mux_top_track_32/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_17/in[1]
set_disable_timing sb_6__1_/mux_top_track_24/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[2]
set_disable_timing sb_6__1_/mux_top_track_40/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_9/in[1]
set_disable_timing sb_6__1_/mux_top_track_48/in[2]
set_disable_timing sb_6__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_6__1_/mux_top_track_56/in[2]
set_disable_timing sb_6__1_/mux_bottom_track_65/in[1]
set_disable_timing sb_6__1_/mux_top_track_32/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_17/in[2]
set_disable_timing sb_6__1_/mux_top_track_64/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_57/in[3]
set_disable_timing sb_6__1_/mux_top_track_0/in[7]
set_disable_timing sb_6__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_6__1_/mux_top_track_8/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_41/in[3]
set_disable_timing sb_6__1_/mux_top_track_40/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_6__1_/mux_top_track_16/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[3]
set_disable_timing sb_6__1_/mux_top_track_24/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_6__1_/mux_top_track_32/in[6]
set_disable_timing sb_6__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_6__1_/mux_top_track_48/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_1/in[2]
set_disable_timing sb_6__1_/mux_top_track_56/in[3]
set_disable_timing sb_6__1_/mux_bottom_track_65/in[2]
set_disable_timing sb_6__1_/mux_right_track_56/in[3]
set_disable_timing sb_6__1_/mux_left_track_9/in[3]
set_disable_timing sb_6__1_/mux_right_track_48/in[4]
set_disable_timing sb_6__1_/mux_left_track_17/in[3]
set_disable_timing sb_6__1_/mux_right_track_40/in[4]
set_disable_timing sb_6__1_/mux_left_track_25/in[3]
set_disable_timing sb_6__1_/mux_right_track_56/in[4]
set_disable_timing sb_6__1_/mux_left_track_9/in[4]
set_disable_timing sb_6__1_/mux_right_track_32/in[6]
set_disable_timing sb_6__1_/mux_left_track_33/in[4]
set_disable_timing sb_6__1_/mux_right_track_24/in[5]
set_disable_timing sb_6__1_/mux_left_track_41/in[4]
set_disable_timing sb_6__1_/mux_right_track_16/in[5]
set_disable_timing sb_6__1_/mux_left_track_49/in[4]
set_disable_timing sb_6__1_/mux_right_track_48/in[5]
set_disable_timing sb_6__1_/mux_left_track_17/in[4]
set_disable_timing sb_6__1_/mux_right_track_8/in[5]
set_disable_timing sb_6__1_/mux_left_track_57/in[4]
set_disable_timing sb_6__1_/mux_right_track_0/in[4]
set_disable_timing sb_6__1_/mux_left_track_65/in[4]
set_disable_timing sb_6__1_/mux_right_track_64/in[4]
set_disable_timing sb_6__1_/mux_left_track_1/in[4]
set_disable_timing sb_6__1_/mux_right_track_40/in[5]
set_disable_timing sb_6__1_/mux_left_track_25/in[4]
set_disable_timing sb_6__1_/mux_right_track_56/in[5]
set_disable_timing sb_6__1_/mux_left_track_9/in[5]
set_disable_timing sb_6__1_/mux_right_track_48/in[6]
set_disable_timing sb_6__1_/mux_left_track_17/in[5]
set_disable_timing sb_6__1_/mux_right_track_40/in[6]
set_disable_timing sb_6__1_/mux_left_track_25/in[5]
set_disable_timing sb_6__1_/mux_right_track_32/in[7]
set_disable_timing sb_6__1_/mux_left_track_33/in[5]
set_disable_timing sb_6__1_/mux_right_track_32/in[8]
set_disable_timing sb_6__1_/mux_left_track_33/in[6]
set_disable_timing sb_6__1_/mux_right_track_24/in[6]
set_disable_timing sb_6__1_/mux_left_track_41/in[5]
set_disable_timing sb_6__1_/mux_left_track_49/in[5]
set_disable_timing sb_6__1_/mux_right_track_24/in[7]
set_disable_timing sb_6__1_/mux_left_track_41/in[6]
set_disable_timing sb_6__1_/mux_right_track_8/in[6]
set_disable_timing sb_6__1_/mux_left_track_57/in[5]
set_disable_timing sb_6__1_/mux_right_track_0/in[5]
set_disable_timing sb_6__1_/mux_left_track_65/in[5]
set_disable_timing sb_6__1_/mux_right_track_64/in[5]
set_disable_timing sb_6__1_/mux_left_track_1/in[5]
set_disable_timing sb_6__1_/mux_right_track_16/in[7]
set_disable_timing sb_6__1_/mux_left_track_49/in[6]
set_disable_timing sb_6__1_/mux_right_track_56/in[6]
set_disable_timing sb_6__1_/mux_right_track_48/in[7]
set_disable_timing sb_6__1_/mux_left_track_17/in[6]
set_disable_timing sb_6__1_/mux_right_track_40/in[7]
set_disable_timing sb_6__1_/mux_left_track_25/in[6]
set_disable_timing sb_6__1_/mux_right_track_8/in[7]
set_disable_timing sb_6__1_/mux_left_track_57/in[6]
set_disable_timing sb_6__1_/mux_right_track_32/in[9]
set_disable_timing sb_6__1_/mux_left_track_33/in[7]
set_disable_timing sb_6__1_/mux_right_track_24/in[8]
set_disable_timing sb_6__1_/mux_left_track_41/in[7]
set_disable_timing sb_6__1_/mux_right_track_16/in[8]
set_disable_timing sb_6__1_/mux_left_track_49/in[7]
set_disable_timing sb_6__1_/mux_right_track_0/in[6]
set_disable_timing sb_6__1_/mux_left_track_1/in[6]
set_disable_timing sb_6__1_/mux_bottom_track_65/in[3]
set_disable_timing sb_6__1_/mux_top_track_64/in[6]
set_disable_timing sb_6__1_/mux_top_track_56/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_9/in[3]
set_disable_timing sb_6__1_/mux_top_track_0/in[9]
set_disable_timing sb_6__1_/mux_bottom_track_65/in[4]
set_disable_timing sb_6__1_/mux_top_track_48/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_6__1_/mux_top_track_40/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[4]
set_disable_timing sb_6__1_/mux_top_track_32/in[7]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_6__1_/mux_top_track_64/in[7]
set_disable_timing sb_6__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_6__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_6__1_/mux_top_track_8/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_6__1_/mux_top_track_56/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_9/in[4]
set_disable_timing sb_6__1_/mux_top_track_0/in[10]
set_disable_timing sb_6__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_6__1_/mux_top_track_64/in[8]
set_disable_timing sb_6__1_/mux_bottom_track_1/in[5]
set_disable_timing sb_6__1_/mux_top_track_56/in[6]
set_disable_timing sb_6__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_6__1_/mux_top_track_48/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_17/in[6]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_6__1_/mux_top_track_32/in[8]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[5]
set_disable_timing sb_6__1_/mux_top_track_40/in[7]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[6]
set_disable_timing sb_6__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_6__1_/mux_top_track_16/in[6]
set_disable_timing sb_6__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_6__1_/mux_bottom_track_57/in[5]
set_disable_timing sb_6__1_/mux_top_track_32/in[9]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[6]
set_disable_timing sb_6__1_/mux_top_track_0/in[11]
set_disable_timing sb_6__1_/mux_bottom_track_65/in[6]
set_disable_timing sb_6__1_/mux_top_track_64/in[9]
set_disable_timing sb_6__1_/mux_bottom_track_1/in[6]
set_disable_timing sb_6__1_/mux_top_track_56/in[7]
set_disable_timing sb_6__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_6__1_/mux_bottom_track_41/in[6]
set_disable_timing sb_6__1_/mux_top_track_48/in[7]
set_disable_timing sb_6__1_/mux_top_track_40/in[8]
set_disable_timing sb_6__1_/mux_bottom_track_25/in[7]
set_disable_timing sb_6__1_/mux_bottom_track_33/in[7]
set_disable_timing sb_6__1_/mux_top_track_16/in[7]
set_disable_timing sb_6__1_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__2_
##################################################
set_disable_timing sb_6__2_/chany_top_out[0]
set_disable_timing sb_6__2_/chany_top_in[0]
set_disable_timing sb_6__2_/chany_top_out[2]
set_disable_timing sb_6__2_/chany_top_out[6]
set_disable_timing sb_6__2_/chany_top_in[6]
set_disable_timing sb_6__2_/chany_top_out[7]
set_disable_timing sb_6__2_/chany_top_out[8]
set_disable_timing sb_6__2_/chany_top_out[10]
set_disable_timing sb_6__2_/chany_top_out[11]
set_disable_timing sb_6__2_/chany_top_in[11]
set_disable_timing sb_6__2_/chany_top_in[12]
set_disable_timing sb_6__2_/chany_top_out[14]
set_disable_timing sb_6__2_/chany_top_out[15]
set_disable_timing sb_6__2_/chany_top_in[15]
set_disable_timing sb_6__2_/chany_top_out[16]
set_disable_timing sb_6__2_/chany_top_out[20]
set_disable_timing sb_6__2_/chany_top_out[23]
set_disable_timing sb_6__2_/chany_top_in[23]
set_disable_timing sb_6__2_/chany_top_in[25]
set_disable_timing sb_6__2_/chany_top_in[27]
set_disable_timing sb_6__2_/chany_top_out[28]
set_disable_timing sb_6__2_/chany_top_out[29]
set_disable_timing sb_6__2_/chany_top_out[30]
set_disable_timing sb_6__2_/chany_top_in[30]
set_disable_timing sb_6__2_/chany_top_out[31]
set_disable_timing sb_6__2_/chany_top_in[31]
set_disable_timing sb_6__2_/chany_top_in[32]
set_disable_timing sb_6__2_/chanx_right_in[0]
set_disable_timing sb_6__2_/chanx_right_in[1]
set_disable_timing sb_6__2_/chanx_right_in[2]
set_disable_timing sb_6__2_/chanx_right_out[3]
set_disable_timing sb_6__2_/chanx_right_out[4]
set_disable_timing sb_6__2_/chanx_right_in[4]
set_disable_timing sb_6__2_/chanx_right_in[5]
set_disable_timing sb_6__2_/chanx_right_in[6]
set_disable_timing sb_6__2_/chanx_right_in[7]
set_disable_timing sb_6__2_/chanx_right_in[8]
set_disable_timing sb_6__2_/chanx_right_in[9]
set_disable_timing sb_6__2_/chanx_right_in[11]
set_disable_timing sb_6__2_/chanx_right_out[12]
set_disable_timing sb_6__2_/chanx_right_in[15]
set_disable_timing sb_6__2_/chanx_right_out[16]
set_disable_timing sb_6__2_/chanx_right_in[16]
set_disable_timing sb_6__2_/chanx_right_in[17]
set_disable_timing sb_6__2_/chanx_right_in[18]
set_disable_timing sb_6__2_/chanx_right_in[20]
set_disable_timing sb_6__2_/chanx_right_in[22]
set_disable_timing sb_6__2_/chanx_right_out[23]
set_disable_timing sb_6__2_/chanx_right_out[24]
set_disable_timing sb_6__2_/chanx_right_in[24]
set_disable_timing sb_6__2_/chanx_right_in[25]
set_disable_timing sb_6__2_/chanx_right_in[26]
set_disable_timing sb_6__2_/chanx_right_in[27]
set_disable_timing sb_6__2_/chanx_right_out[28]
set_disable_timing sb_6__2_/chanx_right_in[29]
set_disable_timing sb_6__2_/chanx_right_in[30]
set_disable_timing sb_6__2_/chanx_right_out[31]
set_disable_timing sb_6__2_/chanx_right_in[31]
set_disable_timing sb_6__2_/chanx_right_in[32]
set_disable_timing sb_6__2_/chany_bottom_in[1]
set_disable_timing sb_6__2_/chany_bottom_out[1]
set_disable_timing sb_6__2_/chany_bottom_in[3]
set_disable_timing sb_6__2_/chany_bottom_out[4]
set_disable_timing sb_6__2_/chany_bottom_in[5]
set_disable_timing sb_6__2_/chany_bottom_in[6]
set_disable_timing sb_6__2_/chany_bottom_in[7]
set_disable_timing sb_6__2_/chany_bottom_out[7]
set_disable_timing sb_6__2_/chany_bottom_in[9]
set_disable_timing sb_6__2_/chany_bottom_in[10]
set_disable_timing sb_6__2_/chany_bottom_in[11]
set_disable_timing sb_6__2_/chany_bottom_in[13]
set_disable_timing sb_6__2_/chany_bottom_out[13]
set_disable_timing sb_6__2_/chany_bottom_in[14]
set_disable_timing sb_6__2_/chany_bottom_in[15]
set_disable_timing sb_6__2_/chany_bottom_in[22]
set_disable_timing sb_6__2_/chany_bottom_in[23]
set_disable_timing sb_6__2_/chany_bottom_out[24]
set_disable_timing sb_6__2_/chany_bottom_out[26]
set_disable_timing sb_6__2_/chany_bottom_in[28]
set_disable_timing sb_6__2_/chany_bottom_out[28]
set_disable_timing sb_6__2_/chany_bottom_in[29]
set_disable_timing sb_6__2_/chany_bottom_in[30]
set_disable_timing sb_6__2_/chany_bottom_in[31]
set_disable_timing sb_6__2_/chany_bottom_out[31]
set_disable_timing sb_6__2_/chany_bottom_in[32]
set_disable_timing sb_6__2_/chanx_left_out[1]
set_disable_timing sb_6__2_/chanx_left_in[2]
set_disable_timing sb_6__2_/chanx_left_out[2]
set_disable_timing sb_6__2_/chanx_left_in[3]
set_disable_timing sb_6__2_/chanx_left_out[3]
set_disable_timing sb_6__2_/chanx_left_out[5]
set_disable_timing sb_6__2_/chanx_left_out[6]
set_disable_timing sb_6__2_/chanx_left_out[7]
set_disable_timing sb_6__2_/chanx_left_out[9]
set_disable_timing sb_6__2_/chanx_left_out[10]
set_disable_timing sb_6__2_/chanx_left_in[11]
set_disable_timing sb_6__2_/chanx_left_out[17]
set_disable_timing sb_6__2_/chanx_left_out[18]
set_disable_timing sb_6__2_/chanx_left_in[19]
set_disable_timing sb_6__2_/chanx_left_out[19]
set_disable_timing sb_6__2_/chanx_left_out[21]
set_disable_timing sb_6__2_/chanx_left_in[22]
set_disable_timing sb_6__2_/chanx_left_out[23]
set_disable_timing sb_6__2_/chanx_left_out[24]
set_disable_timing sb_6__2_/chanx_left_out[25]
set_disable_timing sb_6__2_/chanx_left_out[26]
set_disable_timing sb_6__2_/chanx_left_out[27]
set_disable_timing sb_6__2_/chanx_left_in[30]
set_disable_timing sb_6__2_/chanx_left_out[30]
set_disable_timing sb_6__2_/chanx_left_in[31]
set_disable_timing sb_6__2_/chanx_left_out[31]
set_disable_timing sb_6__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_6__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_6__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_6__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_6__2_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_6__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0]
set_disable_timing sb_6__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0]
set_disable_timing sb_6__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0]
set_disable_timing sb_6__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0]
set_disable_timing sb_6__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0]
set_disable_timing sb_6__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_6__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_6__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_6__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_6__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_6__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_6__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_6__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_6__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_6__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_6__2_/mux_right_track_0/in[3]
set_disable_timing sb_6__2_/mux_right_track_32/in[4]
set_disable_timing sb_6__2_/mux_right_track_64/in[3]
set_disable_timing sb_6__2_/mux_right_track_0/in[4]
set_disable_timing sb_6__2_/mux_right_track_8/in[4]
set_disable_timing sb_6__2_/mux_right_track_40/in[4]
set_disable_timing sb_6__2_/mux_right_track_16/in[4]
set_disable_timing sb_6__2_/mux_right_track_24/in[4]
set_disable_timing sb_6__2_/mux_right_track_32/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_6__2_/mux_left_track_1/in[7]
set_disable_timing sb_6__2_/mux_left_track_33/in[8]
set_disable_timing sb_6__2_/mux_left_track_65/in[7]
set_disable_timing sb_6__2_/mux_left_track_1/in[8]
set_disable_timing sb_6__2_/mux_left_track_9/in[7]
set_disable_timing sb_6__2_/mux_left_track_41/in[8]
set_disable_timing sb_6__2_/mux_left_track_17/in[7]
set_disable_timing sb_6__2_/mux_left_track_25/in[7]
set_disable_timing sb_6__2_/mux_left_track_33/in[9]
set_disable_timing sb_6__2_/mux_right_track_8/in[0]
set_disable_timing sb_6__2_/mux_left_track_1/in[0]
set_disable_timing sb_6__2_/mux_right_track_16/in[0]
set_disable_timing sb_6__2_/mux_left_track_65/in[0]
set_disable_timing sb_6__2_/mux_right_track_24/in[0]
set_disable_timing sb_6__2_/mux_left_track_57/in[0]
set_disable_timing sb_6__2_/mux_right_track_8/in[1]
set_disable_timing sb_6__2_/mux_left_track_1/in[1]
set_disable_timing sb_6__2_/mux_right_track_32/in[0]
set_disable_timing sb_6__2_/mux_left_track_49/in[0]
set_disable_timing sb_6__2_/mux_right_track_40/in[0]
set_disable_timing sb_6__2_/mux_left_track_41/in[0]
set_disable_timing sb_6__2_/mux_right_track_48/in[0]
set_disable_timing sb_6__2_/mux_left_track_33/in[0]
set_disable_timing sb_6__2_/mux_left_track_65/in[1]
set_disable_timing sb_6__2_/mux_right_track_56/in[0]
set_disable_timing sb_6__2_/mux_right_track_64/in[0]
set_disable_timing sb_6__2_/mux_right_track_0/in[0]
set_disable_timing sb_6__2_/mux_right_track_24/in[1]
set_disable_timing sb_6__2_/mux_left_track_57/in[1]
set_disable_timing sb_6__2_/mux_right_track_8/in[2]
set_disable_timing sb_6__2_/mux_left_track_1/in[2]
set_disable_timing sb_6__2_/mux_right_track_16/in[2]
set_disable_timing sb_6__2_/mux_left_track_65/in[2]
set_disable_timing sb_6__2_/mux_right_track_24/in[2]
set_disable_timing sb_6__2_/mux_left_track_57/in[2]
set_disable_timing sb_6__2_/mux_right_track_32/in[1]
set_disable_timing sb_6__2_/mux_left_track_49/in[1]
set_disable_timing sb_6__2_/mux_right_track_32/in[2]
set_disable_timing sb_6__2_/mux_left_track_49/in[2]
set_disable_timing sb_6__2_/mux_left_track_41/in[1]
set_disable_timing sb_6__2_/mux_right_track_48/in[1]
set_disable_timing sb_6__2_/mux_right_track_40/in[2]
set_disable_timing sb_6__2_/mux_right_track_56/in[1]
set_disable_timing sb_6__2_/mux_left_track_25/in[1]
set_disable_timing sb_6__2_/mux_left_track_17/in[1]
set_disable_timing sb_6__2_/mux_left_track_9/in[1]
set_disable_timing sb_6__2_/mux_right_track_48/in[2]
set_disable_timing sb_6__2_/mux_left_track_33/in[2]
set_disable_timing sb_6__2_/mux_right_track_8/in[3]
set_disable_timing sb_6__2_/mux_right_track_16/in[3]
set_disable_timing sb_6__2_/mux_left_track_65/in[3]
set_disable_timing sb_6__2_/mux_right_track_24/in[3]
set_disable_timing sb_6__2_/mux_left_track_57/in[3]
set_disable_timing sb_6__2_/mux_right_track_56/in[2]
set_disable_timing sb_6__2_/mux_left_track_25/in[2]
set_disable_timing sb_6__2_/mux_right_track_32/in[3]
set_disable_timing sb_6__2_/mux_left_track_49/in[3]
set_disable_timing sb_6__2_/mux_right_track_40/in[3]
set_disable_timing sb_6__2_/mux_left_track_41/in[3]
set_disable_timing sb_6__2_/mux_right_track_48/in[3]
set_disable_timing sb_6__2_/mux_left_track_33/in[3]
set_disable_timing sb_6__2_/mux_right_track_64/in[2]
set_disable_timing sb_6__2_/mux_left_track_17/in[2]
set_disable_timing sb_6__2_/mux_right_track_0/in[2]
set_disable_timing sb_6__2_/mux_left_track_9/in[2]
set_disable_timing sb_6__2_/mux_top_track_64/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[0]
set_disable_timing sb_6__2_/mux_top_track_0/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[0]
set_disable_timing sb_6__2_/mux_top_track_8/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[1]
set_disable_timing sb_6__2_/mux_top_track_16/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[0]
set_disable_timing sb_6__2_/mux_top_track_24/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[0]
set_disable_timing sb_6__2_/mux_top_track_32/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[0]
set_disable_timing sb_6__2_/mux_top_track_0/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_6__2_/mux_top_track_40/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[0]
set_disable_timing sb_6__2_/mux_top_track_48/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[0]
set_disable_timing sb_6__2_/mux_top_track_56/in[0]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_6__2_/mux_top_track_8/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[1]
set_disable_timing sb_6__2_/mux_top_track_64/in[2]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[2]
set_disable_timing sb_6__2_/mux_top_track_0/in[2]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[2]
set_disable_timing sb_6__2_/mux_top_track_8/in[2]
set_disable_timing sb_6__2_/mux_top_track_16/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[1]
set_disable_timing sb_6__2_/mux_top_track_16/in[2]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[2]
set_disable_timing sb_6__2_/mux_top_track_24/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_6__2_/mux_top_track_32/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[1]
set_disable_timing sb_6__2_/mux_top_track_24/in[2]
set_disable_timing sb_6__2_/mux_top_track_40/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[1]
set_disable_timing sb_6__2_/mux_top_track_48/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_6__2_/mux_top_track_56/in[1]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[1]
set_disable_timing sb_6__2_/mux_top_track_32/in[2]
set_disable_timing sb_6__2_/mux_top_track_64/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[3]
set_disable_timing sb_6__2_/mux_top_track_0/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[3]
set_disable_timing sb_6__2_/mux_top_track_8/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[3]
set_disable_timing sb_6__2_/mux_top_track_40/in[2]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[2]
set_disable_timing sb_6__2_/mux_top_track_16/in[3]
set_disable_timing sb_6__2_/mux_top_track_24/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[3]
set_disable_timing sb_6__2_/mux_top_track_32/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[3]
set_disable_timing sb_6__2_/mux_top_track_48/in[2]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[2]
set_disable_timing sb_6__2_/mux_top_track_56/in[2]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[2]
set_disable_timing sb_6__2_/mux_right_track_56/in[3]
set_disable_timing sb_6__2_/mux_left_track_9/in[3]
set_disable_timing sb_6__2_/mux_right_track_48/in[4]
set_disable_timing sb_6__2_/mux_left_track_17/in[3]
set_disable_timing sb_6__2_/mux_right_track_40/in[5]
set_disable_timing sb_6__2_/mux_left_track_25/in[3]
set_disable_timing sb_6__2_/mux_right_track_56/in[4]
set_disable_timing sb_6__2_/mux_left_track_9/in[4]
set_disable_timing sb_6__2_/mux_right_track_32/in[6]
set_disable_timing sb_6__2_/mux_left_track_33/in[4]
set_disable_timing sb_6__2_/mux_right_track_24/in[5]
set_disable_timing sb_6__2_/mux_left_track_41/in[4]
set_disable_timing sb_6__2_/mux_right_track_16/in[5]
set_disable_timing sb_6__2_/mux_left_track_49/in[4]
set_disable_timing sb_6__2_/mux_right_track_48/in[5]
set_disable_timing sb_6__2_/mux_left_track_17/in[4]
set_disable_timing sb_6__2_/mux_right_track_8/in[5]
set_disable_timing sb_6__2_/mux_left_track_57/in[4]
set_disable_timing sb_6__2_/mux_right_track_0/in[5]
set_disable_timing sb_6__2_/mux_left_track_65/in[4]
set_disable_timing sb_6__2_/mux_right_track_64/in[4]
set_disable_timing sb_6__2_/mux_left_track_1/in[4]
set_disable_timing sb_6__2_/mux_right_track_40/in[6]
set_disable_timing sb_6__2_/mux_left_track_25/in[4]
set_disable_timing sb_6__2_/mux_right_track_56/in[5]
set_disable_timing sb_6__2_/mux_left_track_9/in[5]
set_disable_timing sb_6__2_/mux_right_track_48/in[6]
set_disable_timing sb_6__2_/mux_left_track_17/in[5]
set_disable_timing sb_6__2_/mux_right_track_40/in[7]
set_disable_timing sb_6__2_/mux_left_track_25/in[5]
set_disable_timing sb_6__2_/mux_right_track_32/in[7]
set_disable_timing sb_6__2_/mux_left_track_33/in[5]
set_disable_timing sb_6__2_/mux_right_track_32/in[8]
set_disable_timing sb_6__2_/mux_left_track_33/in[6]
set_disable_timing sb_6__2_/mux_right_track_24/in[6]
set_disable_timing sb_6__2_/mux_left_track_41/in[5]
set_disable_timing sb_6__2_/mux_right_track_16/in[6]
set_disable_timing sb_6__2_/mux_left_track_49/in[5]
set_disable_timing sb_6__2_/mux_right_track_24/in[7]
set_disable_timing sb_6__2_/mux_left_track_41/in[6]
set_disable_timing sb_6__2_/mux_right_track_8/in[6]
set_disable_timing sb_6__2_/mux_left_track_57/in[5]
set_disable_timing sb_6__2_/mux_right_track_0/in[6]
set_disable_timing sb_6__2_/mux_right_track_64/in[5]
set_disable_timing sb_6__2_/mux_left_track_1/in[5]
set_disable_timing sb_6__2_/mux_right_track_16/in[7]
set_disable_timing sb_6__2_/mux_left_track_49/in[6]
set_disable_timing sb_6__2_/mux_right_track_56/in[6]
set_disable_timing sb_6__2_/mux_left_track_9/in[6]
set_disable_timing sb_6__2_/mux_right_track_48/in[7]
set_disable_timing sb_6__2_/mux_left_track_17/in[6]
set_disable_timing sb_6__2_/mux_right_track_40/in[8]
set_disable_timing sb_6__2_/mux_left_track_25/in[6]
set_disable_timing sb_6__2_/mux_right_track_8/in[7]
set_disable_timing sb_6__2_/mux_right_track_32/in[9]
set_disable_timing sb_6__2_/mux_left_track_33/in[7]
set_disable_timing sb_6__2_/mux_right_track_24/in[8]
set_disable_timing sb_6__2_/mux_left_track_41/in[7]
set_disable_timing sb_6__2_/mux_right_track_16/in[8]
set_disable_timing sb_6__2_/mux_left_track_49/in[7]
set_disable_timing sb_6__2_/mux_right_track_0/in[7]
set_disable_timing sb_6__2_/mux_left_track_65/in[6]
set_disable_timing sb_6__2_/mux_right_track_64/in[6]
set_disable_timing sb_6__2_/mux_left_track_1/in[6]
set_disable_timing sb_6__2_/mux_top_track_0/in[4]
set_disable_timing sb_6__2_/mux_top_track_64/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[6]
set_disable_timing sb_6__2_/mux_top_track_56/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_6__2_/mux_top_track_0/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[6]
set_disable_timing sb_6__2_/mux_top_track_48/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_6__2_/mux_top_track_40/in[3]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_6__2_/mux_top_track_32/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[7]
set_disable_timing sb_6__2_/mux_top_track_64/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[7]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[6]
set_disable_timing sb_6__2_/mux_top_track_16/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_6__2_/mux_top_track_56/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[6]
set_disable_timing sb_6__2_/mux_top_track_0/in[6]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[7]
set_disable_timing sb_6__2_/mux_top_track_64/in[6]
set_disable_timing sb_6__2_/mux_top_track_56/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[7]
set_disable_timing sb_6__2_/mux_top_track_48/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_6__2_/mux_top_track_48/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_6__2_/mux_top_track_40/in[4]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[6]
set_disable_timing sb_6__2_/mux_top_track_32/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[8]
set_disable_timing sb_6__2_/mux_top_track_40/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[7]
set_disable_timing sb_6__2_/mux_top_track_24/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[7]
set_disable_timing sb_6__2_/mux_top_track_16/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[6]
set_disable_timing sb_6__2_/mux_top_track_8/in[5]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[6]
set_disable_timing sb_6__2_/mux_top_track_32/in[6]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[9]
set_disable_timing sb_6__2_/mux_top_track_0/in[7]
set_disable_timing sb_6__2_/mux_bottom_track_65/in[8]
set_disable_timing sb_6__2_/mux_top_track_64/in[7]
set_disable_timing sb_6__2_/mux_bottom_track_1/in[9]
set_disable_timing sb_6__2_/mux_top_track_56/in[6]
set_disable_timing sb_6__2_/mux_bottom_track_9/in[8]
set_disable_timing sb_6__2_/mux_top_track_24/in[6]
set_disable_timing sb_6__2_/mux_bottom_track_41/in[8]
set_disable_timing sb_6__2_/mux_bottom_track_17/in[8]
set_disable_timing sb_6__2_/mux_top_track_40/in[6]
set_disable_timing sb_6__2_/mux_bottom_track_25/in[8]
set_disable_timing sb_6__2_/mux_top_track_32/in[7]
set_disable_timing sb_6__2_/mux_bottom_track_33/in[10]
set_disable_timing sb_6__2_/mux_top_track_16/in[6]
set_disable_timing sb_6__2_/mux_bottom_track_49/in[7]
set_disable_timing sb_6__2_/mux_bottom_track_57/in[7]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_6__3_/chany_top_out[1]
set_disable_timing sb_6__3_/chany_top_out[3]
set_disable_timing sb_6__3_/chany_top_in[3]
set_disable_timing sb_6__3_/chany_top_in[5]
set_disable_timing sb_6__3_/chany_top_out[7]
set_disable_timing sb_6__3_/chany_top_in[7]
set_disable_timing sb_6__3_/chany_top_out[8]
set_disable_timing sb_6__3_/chany_top_out[9]
set_disable_timing sb_6__3_/chany_top_in[10]
set_disable_timing sb_6__3_/chany_top_out[11]
set_disable_timing sb_6__3_/chany_top_in[11]
set_disable_timing sb_6__3_/chany_top_out[12]
set_disable_timing sb_6__3_/chany_top_in[14]
set_disable_timing sb_6__3_/chany_top_out[15]
set_disable_timing sb_6__3_/chany_top_in[15]
set_disable_timing sb_6__3_/chany_top_out[16]
set_disable_timing sb_6__3_/chany_top_out[17]
set_disable_timing sb_6__3_/chany_top_in[19]
set_disable_timing sb_6__3_/chany_top_out[20]
set_disable_timing sb_6__3_/chany_top_out[21]
set_disable_timing sb_6__3_/chany_top_in[22]
set_disable_timing sb_6__3_/chany_top_in[23]
set_disable_timing sb_6__3_/chany_top_in[24]
set_disable_timing sb_6__3_/chany_top_in[26]
set_disable_timing sb_6__3_/chany_top_in[27]
set_disable_timing sb_6__3_/chany_top_out[28]
set_disable_timing sb_6__3_/chany_top_out[29]
set_disable_timing sb_6__3_/chany_top_in[29]
set_disable_timing sb_6__3_/chany_top_out[30]
set_disable_timing sb_6__3_/chany_top_in[30]
set_disable_timing sb_6__3_/chany_top_out[31]
set_disable_timing sb_6__3_/chany_top_in[31]
set_disable_timing sb_6__3_/chany_top_in[32]
set_disable_timing sb_6__3_/chanx_right_out[1]
set_disable_timing sb_6__3_/chanx_right_in[1]
set_disable_timing sb_6__3_/chanx_right_in[2]
set_disable_timing sb_6__3_/chanx_right_in[5]
set_disable_timing sb_6__3_/chanx_right_in[6]
set_disable_timing sb_6__3_/chanx_right_in[8]
set_disable_timing sb_6__3_/chanx_right_out[9]
set_disable_timing sb_6__3_/chanx_right_in[9]
set_disable_timing sb_6__3_/chanx_right_in[10]
set_disable_timing sb_6__3_/chanx_right_out[12]
set_disable_timing sb_6__3_/chanx_right_in[12]
set_disable_timing sb_6__3_/chanx_right_out[14]
set_disable_timing sb_6__3_/chanx_right_in[14]
set_disable_timing sb_6__3_/chanx_right_in[15]
set_disable_timing sb_6__3_/chanx_right_out[16]
set_disable_timing sb_6__3_/chanx_right_in[17]
set_disable_timing sb_6__3_/chanx_right_out[18]
set_disable_timing sb_6__3_/chanx_right_in[18]
set_disable_timing sb_6__3_/chanx_right_in[19]
set_disable_timing sb_6__3_/chanx_right_out[20]
set_disable_timing sb_6__3_/chanx_right_in[20]
set_disable_timing sb_6__3_/chanx_right_in[21]
set_disable_timing sb_6__3_/chanx_right_in[22]
set_disable_timing sb_6__3_/chanx_right_in[23]
set_disable_timing sb_6__3_/chanx_right_out[24]
set_disable_timing sb_6__3_/chanx_right_in[24]
set_disable_timing sb_6__3_/chanx_right_out[26]
set_disable_timing sb_6__3_/chanx_right_in[26]
set_disable_timing sb_6__3_/chanx_right_out[27]
set_disable_timing sb_6__3_/chanx_right_in[27]
set_disable_timing sb_6__3_/chanx_right_out[28]
set_disable_timing sb_6__3_/chanx_right_in[28]
set_disable_timing sb_6__3_/chanx_right_in[29]
set_disable_timing sb_6__3_/chanx_right_in[30]
set_disable_timing sb_6__3_/chanx_right_out[31]
set_disable_timing sb_6__3_/chanx_right_in[31]
set_disable_timing sb_6__3_/chanx_right_out[32]
set_disable_timing sb_6__3_/chanx_right_in[32]
set_disable_timing sb_6__3_/chany_bottom_in[0]
set_disable_timing sb_6__3_/chany_bottom_out[0]
set_disable_timing sb_6__3_/chany_bottom_in[2]
set_disable_timing sb_6__3_/chany_bottom_in[6]
set_disable_timing sb_6__3_/chany_bottom_out[6]
set_disable_timing sb_6__3_/chany_bottom_in[7]
set_disable_timing sb_6__3_/chany_bottom_in[8]
set_disable_timing sb_6__3_/chany_bottom_in[10]
set_disable_timing sb_6__3_/chany_bottom_in[11]
set_disable_timing sb_6__3_/chany_bottom_out[11]
set_disable_timing sb_6__3_/chany_bottom_out[12]
set_disable_timing sb_6__3_/chany_bottom_in[14]
set_disable_timing sb_6__3_/chany_bottom_in[15]
set_disable_timing sb_6__3_/chany_bottom_out[15]
set_disable_timing sb_6__3_/chany_bottom_in[16]
set_disable_timing sb_6__3_/chany_bottom_in[20]
set_disable_timing sb_6__3_/chany_bottom_in[23]
set_disable_timing sb_6__3_/chany_bottom_out[23]
set_disable_timing sb_6__3_/chany_bottom_out[25]
set_disable_timing sb_6__3_/chany_bottom_out[27]
set_disable_timing sb_6__3_/chany_bottom_in[28]
set_disable_timing sb_6__3_/chany_bottom_in[29]
set_disable_timing sb_6__3_/chany_bottom_in[30]
set_disable_timing sb_6__3_/chany_bottom_out[30]
set_disable_timing sb_6__3_/chany_bottom_in[31]
set_disable_timing sb_6__3_/chany_bottom_out[31]
set_disable_timing sb_6__3_/chany_bottom_out[32]
set_disable_timing sb_6__3_/chanx_left_in[0]
set_disable_timing sb_6__3_/chanx_left_out[2]
set_disable_timing sb_6__3_/chanx_left_out[3]
set_disable_timing sb_6__3_/chanx_left_out[6]
set_disable_timing sb_6__3_/chanx_left_in[7]
set_disable_timing sb_6__3_/chanx_left_out[7]
set_disable_timing sb_6__3_/chanx_left_in[8]
set_disable_timing sb_6__3_/chanx_left_out[9]
set_disable_timing sb_6__3_/chanx_left_out[10]
set_disable_timing sb_6__3_/chanx_left_out[11]
set_disable_timing sb_6__3_/chanx_left_out[12]
set_disable_timing sb_6__3_/chanx_left_in[13]
set_disable_timing sb_6__3_/chanx_left_out[13]
set_disable_timing sb_6__3_/chanx_left_in[15]
set_disable_timing sb_6__3_/chanx_left_out[15]
set_disable_timing sb_6__3_/chanx_left_in[17]
set_disable_timing sb_6__3_/chanx_left_out[18]
set_disable_timing sb_6__3_/chanx_left_in[19]
set_disable_timing sb_6__3_/chanx_left_out[19]
set_disable_timing sb_6__3_/chanx_left_out[21]
set_disable_timing sb_6__3_/chanx_left_out[22]
set_disable_timing sb_6__3_/chanx_left_in[23]
set_disable_timing sb_6__3_/chanx_left_out[23]
set_disable_timing sb_6__3_/chanx_left_in[25]
set_disable_timing sb_6__3_/chanx_left_out[25]
set_disable_timing sb_6__3_/chanx_left_in[26]
set_disable_timing sb_6__3_/chanx_left_in[27]
set_disable_timing sb_6__3_/chanx_left_out[27]
set_disable_timing sb_6__3_/chanx_left_out[29]
set_disable_timing sb_6__3_/chanx_left_in[30]
set_disable_timing sb_6__3_/chanx_left_out[30]
set_disable_timing sb_6__3_/chanx_left_out[31]
set_disable_timing sb_6__3_/chanx_left_out[32]
set_disable_timing sb_6__3_/mux_right_track_8/in[0]
set_disable_timing sb_6__3_/mux_left_track_1/in[0]
set_disable_timing sb_6__3_/mux_right_track_16/in[0]
set_disable_timing sb_6__3_/mux_left_track_65/in[0]
set_disable_timing sb_6__3_/mux_right_track_24/in[0]
set_disable_timing sb_6__3_/mux_right_track_8/in[1]
set_disable_timing sb_6__3_/mux_left_track_1/in[1]
set_disable_timing sb_6__3_/mux_right_track_32/in[0]
set_disable_timing sb_6__3_/mux_left_track_49/in[0]
set_disable_timing sb_6__3_/mux_right_track_40/in[0]
set_disable_timing sb_6__3_/mux_left_track_41/in[0]
set_disable_timing sb_6__3_/mux_right_track_48/in[0]
set_disable_timing sb_6__3_/mux_right_track_16/in[1]
set_disable_timing sb_6__3_/mux_left_track_65/in[1]
set_disable_timing sb_6__3_/mux_right_track_56/in[0]
set_disable_timing sb_6__3_/mux_left_track_25/in[0]
set_disable_timing sb_6__3_/mux_right_track_64/in[0]
set_disable_timing sb_6__3_/mux_left_track_17/in[0]
set_disable_timing sb_6__3_/mux_right_track_0/in[0]
set_disable_timing sb_6__3_/mux_left_track_9/in[0]
set_disable_timing sb_6__3_/mux_right_track_24/in[1]
set_disable_timing sb_6__3_/mux_left_track_57/in[1]
set_disable_timing sb_6__3_/mux_right_track_8/in[2]
set_disable_timing sb_6__3_/mux_left_track_1/in[2]
set_disable_timing sb_6__3_/mux_left_track_65/in[2]
set_disable_timing sb_6__3_/mux_right_track_24/in[2]
set_disable_timing sb_6__3_/mux_left_track_57/in[2]
set_disable_timing sb_6__3_/mux_right_track_32/in[1]
set_disable_timing sb_6__3_/mux_left_track_49/in[1]
set_disable_timing sb_6__3_/mux_right_track_32/in[2]
set_disable_timing sb_6__3_/mux_left_track_49/in[2]
set_disable_timing sb_6__3_/mux_right_track_40/in[1]
set_disable_timing sb_6__3_/mux_left_track_41/in[1]
set_disable_timing sb_6__3_/mux_right_track_48/in[1]
set_disable_timing sb_6__3_/mux_right_track_40/in[2]
set_disable_timing sb_6__3_/mux_left_track_41/in[2]
set_disable_timing sb_6__3_/mux_right_track_56/in[1]
set_disable_timing sb_6__3_/mux_left_track_25/in[1]
set_disable_timing sb_6__3_/mux_right_track_64/in[1]
set_disable_timing sb_6__3_/mux_left_track_17/in[1]
set_disable_timing sb_6__3_/mux_right_track_0/in[1]
set_disable_timing sb_6__3_/mux_left_track_9/in[1]
set_disable_timing sb_6__3_/mux_right_track_48/in[2]
set_disable_timing sb_6__3_/mux_left_track_33/in[2]
set_disable_timing sb_6__3_/mux_right_track_8/in[3]
set_disable_timing sb_6__3_/mux_left_track_1/in[3]
set_disable_timing sb_6__3_/mux_right_track_16/in[3]
set_disable_timing sb_6__3_/mux_left_track_65/in[3]
set_disable_timing sb_6__3_/mux_right_track_24/in[3]
set_disable_timing sb_6__3_/mux_left_track_57/in[3]
set_disable_timing sb_6__3_/mux_right_track_56/in[2]
set_disable_timing sb_6__3_/mux_left_track_25/in[2]
set_disable_timing sb_6__3_/mux_right_track_32/in[3]
set_disable_timing sb_6__3_/mux_left_track_49/in[3]
set_disable_timing sb_6__3_/mux_right_track_40/in[3]
set_disable_timing sb_6__3_/mux_left_track_41/in[3]
set_disable_timing sb_6__3_/mux_right_track_48/in[3]
set_disable_timing sb_6__3_/mux_left_track_33/in[3]
set_disable_timing sb_6__3_/mux_right_track_64/in[2]
set_disable_timing sb_6__3_/mux_left_track_17/in[2]
set_disable_timing sb_6__3_/mux_right_track_0/in[2]
set_disable_timing sb_6__3_/mux_left_track_9/in[2]
set_disable_timing sb_6__3_/mux_top_track_64/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_57/in[0]
set_disable_timing sb_6__3_/mux_top_track_0/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_6__3_/mux_top_track_8/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_41/in[0]
set_disable_timing sb_6__3_/mux_top_track_64/in[1]
set_disable_timing sb_6__3_/mux_top_track_16/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_33/in[0]
set_disable_timing sb_6__3_/mux_top_track_24/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[0]
set_disable_timing sb_6__3_/mux_top_track_32/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_17/in[0]
set_disable_timing sb_6__3_/mux_top_track_0/in[1]
set_disable_timing sb_6__3_/mux_top_track_40/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_6__3_/mux_top_track_48/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_1/in[0]
set_disable_timing sb_6__3_/mux_top_track_56/in[0]
set_disable_timing sb_6__3_/mux_bottom_track_65/in[0]
set_disable_timing sb_6__3_/mux_top_track_8/in[1]
set_disable_timing sb_6__3_/mux_top_track_64/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_57/in[2]
set_disable_timing sb_6__3_/mux_top_track_0/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_49/in[2]
set_disable_timing sb_6__3_/mux_top_track_8/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_41/in[2]
set_disable_timing sb_6__3_/mux_top_track_16/in[1]
set_disable_timing sb_6__3_/mux_bottom_track_33/in[1]
set_disable_timing sb_6__3_/mux_top_track_16/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_33/in[2]
set_disable_timing sb_6__3_/mux_top_track_24/in[1]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[1]
set_disable_timing sb_6__3_/mux_top_track_32/in[1]
set_disable_timing sb_6__3_/mux_bottom_track_17/in[1]
set_disable_timing sb_6__3_/mux_top_track_24/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[2]
set_disable_timing sb_6__3_/mux_top_track_40/in[1]
set_disable_timing sb_6__3_/mux_bottom_track_9/in[1]
set_disable_timing sb_6__3_/mux_top_track_48/in[1]
set_disable_timing sb_6__3_/mux_bottom_track_1/in[1]
set_disable_timing sb_6__3_/mux_top_track_56/in[1]
set_disable_timing sb_6__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_6__3_/mux_top_track_32/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_17/in[2]
set_disable_timing sb_6__3_/mux_top_track_64/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_6__3_/mux_top_track_0/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_49/in[3]
set_disable_timing sb_6__3_/mux_top_track_8/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_6__3_/mux_top_track_40/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_9/in[2]
set_disable_timing sb_6__3_/mux_top_track_16/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_33/in[3]
set_disable_timing sb_6__3_/mux_top_track_24/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[3]
set_disable_timing sb_6__3_/mux_top_track_32/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_17/in[3]
set_disable_timing sb_6__3_/mux_top_track_48/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_6__3_/mux_top_track_56/in[2]
set_disable_timing sb_6__3_/mux_bottom_track_65/in[2]
set_disable_timing sb_6__3_/mux_right_track_56/in[3]
set_disable_timing sb_6__3_/mux_left_track_9/in[3]
set_disable_timing sb_6__3_/mux_right_track_48/in[4]
set_disable_timing sb_6__3_/mux_right_track_40/in[4]
set_disable_timing sb_6__3_/mux_left_track_25/in[3]
set_disable_timing sb_6__3_/mux_right_track_56/in[4]
set_disable_timing sb_6__3_/mux_right_track_32/in[4]
set_disable_timing sb_6__3_/mux_right_track_24/in[4]
set_disable_timing sb_6__3_/mux_left_track_41/in[4]
set_disable_timing sb_6__3_/mux_right_track_16/in[4]
set_disable_timing sb_6__3_/mux_left_track_49/in[4]
set_disable_timing sb_6__3_/mux_right_track_48/in[5]
set_disable_timing sb_6__3_/mux_left_track_17/in[4]
set_disable_timing sb_6__3_/mux_right_track_8/in[4]
set_disable_timing sb_6__3_/mux_left_track_57/in[4]
set_disable_timing sb_6__3_/mux_right_track_0/in[3]
set_disable_timing sb_6__3_/mux_left_track_65/in[4]
set_disable_timing sb_6__3_/mux_right_track_64/in[3]
set_disable_timing sb_6__3_/mux_left_track_1/in[4]
set_disable_timing sb_6__3_/mux_right_track_40/in[5]
set_disable_timing sb_6__3_/mux_left_track_25/in[4]
set_disable_timing sb_6__3_/mux_right_track_56/in[5]
set_disable_timing sb_6__3_/mux_left_track_9/in[5]
set_disable_timing sb_6__3_/mux_right_track_48/in[6]
set_disable_timing sb_6__3_/mux_right_track_40/in[6]
set_disable_timing sb_6__3_/mux_left_track_25/in[5]
set_disable_timing sb_6__3_/mux_right_track_32/in[5]
set_disable_timing sb_6__3_/mux_left_track_33/in[5]
set_disable_timing sb_6__3_/mux_right_track_32/in[6]
set_disable_timing sb_6__3_/mux_left_track_33/in[6]
set_disable_timing sb_6__3_/mux_right_track_24/in[5]
set_disable_timing sb_6__3_/mux_left_track_41/in[5]
set_disable_timing sb_6__3_/mux_right_track_16/in[5]
set_disable_timing sb_6__3_/mux_right_track_24/in[6]
set_disable_timing sb_6__3_/mux_right_track_8/in[5]
set_disable_timing sb_6__3_/mux_left_track_57/in[5]
set_disable_timing sb_6__3_/mux_left_track_65/in[5]
set_disable_timing sb_6__3_/mux_right_track_64/in[4]
set_disable_timing sb_6__3_/mux_left_track_1/in[5]
set_disable_timing sb_6__3_/mux_right_track_16/in[6]
set_disable_timing sb_6__3_/mux_left_track_49/in[6]
set_disable_timing sb_6__3_/mux_right_track_56/in[6]
set_disable_timing sb_6__3_/mux_left_track_9/in[6]
set_disable_timing sb_6__3_/mux_right_track_48/in[7]
set_disable_timing sb_6__3_/mux_left_track_17/in[6]
set_disable_timing sb_6__3_/mux_right_track_40/in[7]
set_disable_timing sb_6__3_/mux_left_track_25/in[6]
set_disable_timing sb_6__3_/mux_left_track_57/in[6]
set_disable_timing sb_6__3_/mux_right_track_32/in[7]
set_disable_timing sb_6__3_/mux_left_track_33/in[7]
set_disable_timing sb_6__3_/mux_right_track_24/in[7]
set_disable_timing sb_6__3_/mux_left_track_41/in[7]
set_disable_timing sb_6__3_/mux_right_track_16/in[7]
set_disable_timing sb_6__3_/mux_left_track_49/in[7]
set_disable_timing sb_6__3_/mux_right_track_0/in[5]
set_disable_timing sb_6__3_/mux_left_track_65/in[6]
set_disable_timing sb_6__3_/mux_right_track_64/in[5]
set_disable_timing sb_6__3_/mux_top_track_0/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_65/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_1/in[3]
set_disable_timing sb_6__3_/mux_top_track_56/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_6__3_/mux_top_track_0/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_6__3_/mux_top_track_40/in[3]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[4]
set_disable_timing sb_6__3_/mux_top_track_32/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_33/in[4]
set_disable_timing sb_6__3_/mux_top_track_64/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_1/in[4]
set_disable_timing sb_6__3_/mux_top_track_24/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_41/in[4]
set_disable_timing sb_6__3_/mux_top_track_16/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_49/in[4]
set_disable_timing sb_6__3_/mux_top_track_8/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_57/in[4]
set_disable_timing sb_6__3_/mux_top_track_56/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_65/in[5]
set_disable_timing sb_6__3_/mux_top_track_64/in[6]
set_disable_timing sb_6__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_6__3_/mux_top_track_56/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_6__3_/mux_top_track_48/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_17/in[5]
set_disable_timing sb_6__3_/mux_top_track_48/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_17/in[6]
set_disable_timing sb_6__3_/mux_top_track_40/in[4]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[5]
set_disable_timing sb_6__3_/mux_top_track_32/in[5]
set_disable_timing sb_6__3_/mux_top_track_40/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[6]
set_disable_timing sb_6__3_/mux_top_track_24/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_41/in[5]
set_disable_timing sb_6__3_/mux_top_track_16/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_49/in[5]
set_disable_timing sb_6__3_/mux_bottom_track_57/in[5]
set_disable_timing sb_6__3_/mux_top_track_32/in[6]
set_disable_timing sb_6__3_/mux_bottom_track_33/in[6]
set_disable_timing sb_6__3_/mux_top_track_0/in[7]
set_disable_timing sb_6__3_/mux_bottom_track_65/in[6]
set_disable_timing sb_6__3_/mux_top_track_64/in[7]
set_disable_timing sb_6__3_/mux_bottom_track_1/in[6]
set_disable_timing sb_6__3_/mux_top_track_56/in[6]
set_disable_timing sb_6__3_/mux_bottom_track_9/in[6]
set_disable_timing sb_6__3_/mux_top_track_24/in[6]
set_disable_timing sb_6__3_/mux_bottom_track_41/in[6]
set_disable_timing sb_6__3_/mux_top_track_40/in[6]
set_disable_timing sb_6__3_/mux_bottom_track_25/in[7]
set_disable_timing sb_6__3_/mux_top_track_32/in[7]
set_disable_timing sb_6__3_/mux_bottom_track_33/in[7]
set_disable_timing sb_6__3_/mux_top_track_16/in[6]
set_disable_timing sb_6__3_/mux_bottom_track_49/in[6]
set_disable_timing sb_6__3_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_6__4_/chany_top_out[0]
set_disable_timing sb_6__4_/chany_top_out[2]
set_disable_timing sb_6__4_/chany_top_in[2]
set_disable_timing sb_6__4_/chany_top_in[3]
set_disable_timing sb_6__4_/chany_top_out[4]
set_disable_timing sb_6__4_/chany_top_in[4]
set_disable_timing sb_6__4_/chany_top_in[6]
set_disable_timing sb_6__4_/chany_top_in[7]
set_disable_timing sb_6__4_/chany_top_out[8]
set_disable_timing sb_6__4_/chany_top_out[9]
set_disable_timing sb_6__4_/chany_top_in[9]
set_disable_timing sb_6__4_/chany_top_out[10]
set_disable_timing sb_6__4_/chany_top_in[10]
set_disable_timing sb_6__4_/chany_top_in[11]
set_disable_timing sb_6__4_/chany_top_out[12]
set_disable_timing sb_6__4_/chany_top_out[13]
set_disable_timing sb_6__4_/chany_top_in[13]
set_disable_timing sb_6__4_/chany_top_in[14]
set_disable_timing sb_6__4_/chany_top_in[15]
set_disable_timing sb_6__4_/chany_top_out[16]
set_disable_timing sb_6__4_/chany_top_out[17]
set_disable_timing sb_6__4_/chany_top_out[18]
set_disable_timing sb_6__4_/chany_top_in[18]
set_disable_timing sb_6__4_/chany_top_in[19]
set_disable_timing sb_6__4_/chany_top_out[20]
set_disable_timing sb_6__4_/chany_top_out[21]
set_disable_timing sb_6__4_/chany_top_in[21]
set_disable_timing sb_6__4_/chany_top_out[22]
set_disable_timing sb_6__4_/chany_top_in[22]
set_disable_timing sb_6__4_/chany_top_in[23]
set_disable_timing sb_6__4_/chany_top_out[24]
set_disable_timing sb_6__4_/chany_top_in[25]
set_disable_timing sb_6__4_/chany_top_in[26]
set_disable_timing sb_6__4_/chany_top_in[27]
set_disable_timing sb_6__4_/chany_top_out[28]
set_disable_timing sb_6__4_/chany_top_in[28]
set_disable_timing sb_6__4_/chany_top_out[29]
set_disable_timing sb_6__4_/chany_top_in[29]
set_disable_timing sb_6__4_/chany_top_out[30]
set_disable_timing sb_6__4_/chany_top_in[30]
set_disable_timing sb_6__4_/chany_top_out[31]
set_disable_timing sb_6__4_/chany_top_in[31]
set_disable_timing sb_6__4_/chany_top_out[32]
set_disable_timing sb_6__4_/chany_top_in[32]
set_disable_timing sb_6__4_/chanx_right_out[0]
set_disable_timing sb_6__4_/chanx_right_in[0]
set_disable_timing sb_6__4_/chanx_right_out[1]
set_disable_timing sb_6__4_/chanx_right_in[1]
set_disable_timing sb_6__4_/chanx_right_out[2]
set_disable_timing sb_6__4_/chanx_right_in[2]
set_disable_timing sb_6__4_/chanx_right_out[3]
set_disable_timing sb_6__4_/chanx_right_in[3]
set_disable_timing sb_6__4_/chanx_right_out[4]
set_disable_timing sb_6__4_/chanx_right_in[4]
set_disable_timing sb_6__4_/chanx_right_out[5]
set_disable_timing sb_6__4_/chanx_right_in[6]
set_disable_timing sb_6__4_/chanx_right_in[7]
set_disable_timing sb_6__4_/chanx_right_in[9]
set_disable_timing sb_6__4_/chanx_right_in[11]
set_disable_timing sb_6__4_/chanx_right_out[12]
set_disable_timing sb_6__4_/chanx_right_in[12]
set_disable_timing sb_6__4_/chanx_right_in[13]
set_disable_timing sb_6__4_/chanx_right_in[14]
set_disable_timing sb_6__4_/chanx_right_out[15]
set_disable_timing sb_6__4_/chanx_right_in[15]
set_disable_timing sb_6__4_/chanx_right_out[16]
set_disable_timing sb_6__4_/chanx_right_in[16]
set_disable_timing sb_6__4_/chanx_right_out[17]
set_disable_timing sb_6__4_/chanx_right_in[17]
set_disable_timing sb_6__4_/chanx_right_in[18]
set_disable_timing sb_6__4_/chanx_right_in[19]
set_disable_timing sb_6__4_/chanx_right_in[21]
set_disable_timing sb_6__4_/chanx_right_out[22]
set_disable_timing sb_6__4_/chanx_right_in[22]
set_disable_timing sb_6__4_/chanx_right_in[23]
set_disable_timing sb_6__4_/chanx_right_in[24]
set_disable_timing sb_6__4_/chanx_right_in[25]
set_disable_timing sb_6__4_/chanx_right_in[26]
set_disable_timing sb_6__4_/chanx_right_out[27]
set_disable_timing sb_6__4_/chanx_right_in[27]
set_disable_timing sb_6__4_/chanx_right_out[28]
set_disable_timing sb_6__4_/chanx_right_in[28]
set_disable_timing sb_6__4_/chanx_right_out[29]
set_disable_timing sb_6__4_/chanx_right_in[29]
set_disable_timing sb_6__4_/chanx_right_out[31]
set_disable_timing sb_6__4_/chanx_right_in[31]
set_disable_timing sb_6__4_/chanx_right_in[32]
set_disable_timing sb_6__4_/chany_bottom_in[1]
set_disable_timing sb_6__4_/chany_bottom_in[3]
set_disable_timing sb_6__4_/chany_bottom_out[3]
set_disable_timing sb_6__4_/chany_bottom_out[5]
set_disable_timing sb_6__4_/chany_bottom_in[7]
set_disable_timing sb_6__4_/chany_bottom_out[7]
set_disable_timing sb_6__4_/chany_bottom_in[8]
set_disable_timing sb_6__4_/chany_bottom_in[9]
set_disable_timing sb_6__4_/chany_bottom_out[10]
set_disable_timing sb_6__4_/chany_bottom_in[11]
set_disable_timing sb_6__4_/chany_bottom_out[11]
set_disable_timing sb_6__4_/chany_bottom_in[12]
set_disable_timing sb_6__4_/chany_bottom_out[14]
set_disable_timing sb_6__4_/chany_bottom_in[15]
set_disable_timing sb_6__4_/chany_bottom_out[15]
set_disable_timing sb_6__4_/chany_bottom_in[16]
set_disable_timing sb_6__4_/chany_bottom_in[17]
set_disable_timing sb_6__4_/chany_bottom_out[19]
set_disable_timing sb_6__4_/chany_bottom_in[20]
set_disable_timing sb_6__4_/chany_bottom_in[21]
set_disable_timing sb_6__4_/chany_bottom_out[22]
set_disable_timing sb_6__4_/chany_bottom_out[23]
set_disable_timing sb_6__4_/chany_bottom_out[24]
set_disable_timing sb_6__4_/chany_bottom_out[26]
set_disable_timing sb_6__4_/chany_bottom_out[27]
set_disable_timing sb_6__4_/chany_bottom_in[28]
set_disable_timing sb_6__4_/chany_bottom_in[29]
set_disable_timing sb_6__4_/chany_bottom_out[29]
set_disable_timing sb_6__4_/chany_bottom_in[30]
set_disable_timing sb_6__4_/chany_bottom_out[30]
set_disable_timing sb_6__4_/chany_bottom_in[31]
set_disable_timing sb_6__4_/chany_bottom_out[31]
set_disable_timing sb_6__4_/chany_bottom_out[32]
set_disable_timing sb_6__4_/chanx_left_in[0]
set_disable_timing sb_6__4_/chanx_left_out[0]
set_disable_timing sb_6__4_/chanx_left_in[1]
set_disable_timing sb_6__4_/chanx_left_out[1]
set_disable_timing sb_6__4_/chanx_left_in[2]
set_disable_timing sb_6__4_/chanx_left_out[2]
set_disable_timing sb_6__4_/chanx_left_out[3]
set_disable_timing sb_6__4_/chanx_left_in[4]
set_disable_timing sb_6__4_/chanx_left_out[5]
set_disable_timing sb_6__4_/chanx_left_out[7]
set_disable_timing sb_6__4_/chanx_left_out[8]
set_disable_timing sb_6__4_/chanx_left_out[10]
set_disable_timing sb_6__4_/chanx_left_out[13]
set_disable_timing sb_6__4_/chanx_left_in[14]
set_disable_timing sb_6__4_/chanx_left_out[14]
set_disable_timing sb_6__4_/chanx_left_in[15]
set_disable_timing sb_6__4_/chanx_left_out[15]
set_disable_timing sb_6__4_/chanx_left_in[16]
set_disable_timing sb_6__4_/chanx_left_out[17]
set_disable_timing sb_6__4_/chanx_left_out[18]
set_disable_timing sb_6__4_/chanx_left_out[19]
set_disable_timing sb_6__4_/chanx_left_out[20]
set_disable_timing sb_6__4_/chanx_left_in[21]
set_disable_timing sb_6__4_/chanx_left_out[22]
set_disable_timing sb_6__4_/chanx_left_out[23]
set_disable_timing sb_6__4_/chanx_left_out[25]
set_disable_timing sb_6__4_/chanx_left_in[26]
set_disable_timing sb_6__4_/chanx_left_out[26]
set_disable_timing sb_6__4_/chanx_left_in[27]
set_disable_timing sb_6__4_/chanx_left_out[27]
set_disable_timing sb_6__4_/chanx_left_in[28]
set_disable_timing sb_6__4_/chanx_left_out[28]
set_disable_timing sb_6__4_/chanx_left_out[29]
set_disable_timing sb_6__4_/chanx_left_in[30]
set_disable_timing sb_6__4_/chanx_left_out[30]
set_disable_timing sb_6__4_/chanx_left_in[31]
set_disable_timing sb_6__4_/chanx_left_out[32]
set_disable_timing sb_6__4_/mux_right_track_8/in[0]
set_disable_timing sb_6__4_/mux_left_track_1/in[0]
set_disable_timing sb_6__4_/mux_right_track_16/in[0]
set_disable_timing sb_6__4_/mux_left_track_65/in[0]
set_disable_timing sb_6__4_/mux_right_track_24/in[0]
set_disable_timing sb_6__4_/mux_left_track_57/in[0]
set_disable_timing sb_6__4_/mux_right_track_8/in[1]
set_disable_timing sb_6__4_/mux_left_track_1/in[1]
set_disable_timing sb_6__4_/mux_right_track_32/in[0]
set_disable_timing sb_6__4_/mux_left_track_49/in[0]
set_disable_timing sb_6__4_/mux_right_track_40/in[0]
set_disable_timing sb_6__4_/mux_left_track_41/in[0]
set_disable_timing sb_6__4_/mux_right_track_48/in[0]
set_disable_timing sb_6__4_/mux_left_track_33/in[0]
set_disable_timing sb_6__4_/mux_right_track_16/in[1]
set_disable_timing sb_6__4_/mux_left_track_65/in[1]
set_disable_timing sb_6__4_/mux_right_track_56/in[0]
set_disable_timing sb_6__4_/mux_left_track_25/in[0]
set_disable_timing sb_6__4_/mux_right_track_64/in[0]
set_disable_timing sb_6__4_/mux_left_track_17/in[0]
set_disable_timing sb_6__4_/mux_right_track_0/in[0]
set_disable_timing sb_6__4_/mux_left_track_9/in[0]
set_disable_timing sb_6__4_/mux_right_track_24/in[1]
set_disable_timing sb_6__4_/mux_left_track_57/in[1]
set_disable_timing sb_6__4_/mux_right_track_8/in[2]
set_disable_timing sb_6__4_/mux_left_track_1/in[2]
set_disable_timing sb_6__4_/mux_right_track_16/in[2]
set_disable_timing sb_6__4_/mux_left_track_65/in[2]
set_disable_timing sb_6__4_/mux_right_track_24/in[2]
set_disable_timing sb_6__4_/mux_left_track_57/in[2]
set_disable_timing sb_6__4_/mux_right_track_32/in[1]
set_disable_timing sb_6__4_/mux_left_track_49/in[1]
set_disable_timing sb_6__4_/mux_right_track_32/in[2]
set_disable_timing sb_6__4_/mux_left_track_49/in[2]
set_disable_timing sb_6__4_/mux_right_track_40/in[1]
set_disable_timing sb_6__4_/mux_left_track_41/in[1]
set_disable_timing sb_6__4_/mux_right_track_48/in[1]
set_disable_timing sb_6__4_/mux_left_track_33/in[1]
set_disable_timing sb_6__4_/mux_right_track_40/in[2]
set_disable_timing sb_6__4_/mux_left_track_41/in[2]
set_disable_timing sb_6__4_/mux_right_track_56/in[1]
set_disable_timing sb_6__4_/mux_left_track_25/in[1]
set_disable_timing sb_6__4_/mux_right_track_64/in[1]
set_disable_timing sb_6__4_/mux_left_track_17/in[1]
set_disable_timing sb_6__4_/mux_right_track_0/in[1]
set_disable_timing sb_6__4_/mux_left_track_9/in[1]
set_disable_timing sb_6__4_/mux_right_track_48/in[2]
set_disable_timing sb_6__4_/mux_left_track_33/in[2]
set_disable_timing sb_6__4_/mux_right_track_8/in[3]
set_disable_timing sb_6__4_/mux_left_track_1/in[3]
set_disable_timing sb_6__4_/mux_right_track_16/in[3]
set_disable_timing sb_6__4_/mux_left_track_65/in[3]
set_disable_timing sb_6__4_/mux_right_track_24/in[3]
set_disable_timing sb_6__4_/mux_left_track_57/in[3]
set_disable_timing sb_6__4_/mux_right_track_56/in[2]
set_disable_timing sb_6__4_/mux_left_track_25/in[2]
set_disable_timing sb_6__4_/mux_right_track_32/in[3]
set_disable_timing sb_6__4_/mux_left_track_49/in[3]
set_disable_timing sb_6__4_/mux_right_track_40/in[3]
set_disable_timing sb_6__4_/mux_left_track_41/in[3]
set_disable_timing sb_6__4_/mux_right_track_48/in[3]
set_disable_timing sb_6__4_/mux_left_track_33/in[3]
set_disable_timing sb_6__4_/mux_right_track_64/in[2]
set_disable_timing sb_6__4_/mux_left_track_17/in[2]
set_disable_timing sb_6__4_/mux_right_track_0/in[2]
set_disable_timing sb_6__4_/mux_left_track_9/in[2]
set_disable_timing sb_6__4_/mux_top_track_64/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_57/in[0]
set_disable_timing sb_6__4_/mux_top_track_0/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_6__4_/mux_top_track_8/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_41/in[0]
set_disable_timing sb_6__4_/mux_top_track_64/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_6__4_/mux_top_track_16/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_33/in[0]
set_disable_timing sb_6__4_/mux_top_track_24/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_25/in[0]
set_disable_timing sb_6__4_/mux_top_track_32/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_17/in[0]
set_disable_timing sb_6__4_/mux_top_track_0/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_49/in[1]
set_disable_timing sb_6__4_/mux_top_track_40/in[0]
set_disable_timing sb_6__4_/mux_top_track_48/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_6__4_/mux_top_track_56/in[0]
set_disable_timing sb_6__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_6__4_/mux_top_track_8/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_41/in[1]
set_disable_timing sb_6__4_/mux_top_track_64/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_6__4_/mux_top_track_0/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_6__4_/mux_top_track_8/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_41/in[2]
set_disable_timing sb_6__4_/mux_top_track_16/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_6__4_/mux_top_track_16/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_33/in[2]
set_disable_timing sb_6__4_/mux_top_track_24/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_25/in[1]
set_disable_timing sb_6__4_/mux_top_track_32/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_6__4_/mux_top_track_24/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_25/in[2]
set_disable_timing sb_6__4_/mux_top_track_40/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_9/in[1]
set_disable_timing sb_6__4_/mux_top_track_48/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_1/in[1]
set_disable_timing sb_6__4_/mux_top_track_56/in[1]
set_disable_timing sb_6__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_6__4_/mux_top_track_32/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_6__4_/mux_top_track_64/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_6__4_/mux_top_track_0/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_49/in[3]
set_disable_timing sb_6__4_/mux_top_track_8/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_41/in[3]
set_disable_timing sb_6__4_/mux_top_track_40/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_9/in[2]
set_disable_timing sb_6__4_/mux_top_track_16/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_33/in[3]
set_disable_timing sb_6__4_/mux_top_track_24/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_25/in[3]
set_disable_timing sb_6__4_/mux_top_track_32/in[3]
set_disable_timing sb_6__4_/mux_top_track_48/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_1/in[2]
set_disable_timing sb_6__4_/mux_top_track_56/in[2]
set_disable_timing sb_6__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_6__4_/mux_right_track_56/in[3]
set_disable_timing sb_6__4_/mux_left_track_9/in[3]
set_disable_timing sb_6__4_/mux_right_track_48/in[4]
set_disable_timing sb_6__4_/mux_left_track_17/in[3]
set_disable_timing sb_6__4_/mux_right_track_40/in[4]
set_disable_timing sb_6__4_/mux_right_track_56/in[4]
set_disable_timing sb_6__4_/mux_left_track_9/in[4]
set_disable_timing sb_6__4_/mux_right_track_32/in[4]
set_disable_timing sb_6__4_/mux_right_track_24/in[4]
set_disable_timing sb_6__4_/mux_left_track_41/in[4]
set_disable_timing sb_6__4_/mux_right_track_16/in[4]
set_disable_timing sb_6__4_/mux_right_track_48/in[5]
set_disable_timing sb_6__4_/mux_left_track_17/in[4]
set_disable_timing sb_6__4_/mux_right_track_8/in[4]
set_disable_timing sb_6__4_/mux_left_track_57/in[4]
set_disable_timing sb_6__4_/mux_right_track_0/in[3]
set_disable_timing sb_6__4_/mux_left_track_65/in[4]
set_disable_timing sb_6__4_/mux_right_track_64/in[3]
set_disable_timing sb_6__4_/mux_left_track_1/in[4]
set_disable_timing sb_6__4_/mux_right_track_40/in[5]
set_disable_timing sb_6__4_/mux_left_track_25/in[4]
set_disable_timing sb_6__4_/mux_right_track_56/in[5]
set_disable_timing sb_6__4_/mux_left_track_9/in[5]
set_disable_timing sb_6__4_/mux_left_track_17/in[5]
set_disable_timing sb_6__4_/mux_right_track_40/in[6]
set_disable_timing sb_6__4_/mux_right_track_32/in[5]
set_disable_timing sb_6__4_/mux_left_track_33/in[5]
set_disable_timing sb_6__4_/mux_right_track_32/in[6]
set_disable_timing sb_6__4_/mux_left_track_33/in[6]
set_disable_timing sb_6__4_/mux_right_track_24/in[5]
set_disable_timing sb_6__4_/mux_left_track_41/in[5]
set_disable_timing sb_6__4_/mux_left_track_49/in[5]
set_disable_timing sb_6__4_/mux_right_track_24/in[6]
set_disable_timing sb_6__4_/mux_left_track_41/in[6]
set_disable_timing sb_6__4_/mux_right_track_8/in[5]
set_disable_timing sb_6__4_/mux_left_track_57/in[5]
set_disable_timing sb_6__4_/mux_right_track_0/in[4]
set_disable_timing sb_6__4_/mux_left_track_65/in[5]
set_disable_timing sb_6__4_/mux_right_track_64/in[4]
set_disable_timing sb_6__4_/mux_left_track_1/in[5]
set_disable_timing sb_6__4_/mux_right_track_16/in[6]
set_disable_timing sb_6__4_/mux_left_track_49/in[6]
set_disable_timing sb_6__4_/mux_right_track_56/in[6]
set_disable_timing sb_6__4_/mux_right_track_48/in[7]
set_disable_timing sb_6__4_/mux_left_track_17/in[6]
set_disable_timing sb_6__4_/mux_left_track_25/in[6]
set_disable_timing sb_6__4_/mux_right_track_8/in[6]
set_disable_timing sb_6__4_/mux_left_track_57/in[6]
set_disable_timing sb_6__4_/mux_right_track_32/in[7]
set_disable_timing sb_6__4_/mux_left_track_33/in[7]
set_disable_timing sb_6__4_/mux_right_track_24/in[7]
set_disable_timing sb_6__4_/mux_left_track_41/in[7]
set_disable_timing sb_6__4_/mux_right_track_16/in[7]
set_disable_timing sb_6__4_/mux_left_track_49/in[7]
set_disable_timing sb_6__4_/mux_right_track_0/in[5]
set_disable_timing sb_6__4_/mux_left_track_65/in[6]
set_disable_timing sb_6__4_/mux_left_track_1/in[6]
set_disable_timing sb_6__4_/mux_top_track_0/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_6__4_/mux_top_track_64/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_1/in[3]
set_disable_timing sb_6__4_/mux_top_track_56/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_6__4_/mux_top_track_0/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_6__4_/mux_top_track_48/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_17/in[4]
set_disable_timing sb_6__4_/mux_top_track_40/in[3]
set_disable_timing sb_6__4_/mux_bottom_track_25/in[4]
set_disable_timing sb_6__4_/mux_top_track_32/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_33/in[4]
set_disable_timing sb_6__4_/mux_top_track_64/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_1/in[4]
set_disable_timing sb_6__4_/mux_top_track_24/in[4]
set_disable_timing sb_6__4_/mux_top_track_16/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_49/in[4]
set_disable_timing sb_6__4_/mux_top_track_8/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_6__4_/mux_top_track_56/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_6__4_/mux_top_track_0/in[6]
set_disable_timing sb_6__4_/mux_bottom_track_65/in[5]
set_disable_timing sb_6__4_/mux_top_track_64/in[6]
set_disable_timing sb_6__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_6__4_/mux_top_track_56/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_9/in[5]
set_disable_timing sb_6__4_/mux_top_track_48/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_17/in[5]
set_disable_timing sb_6__4_/mux_top_track_48/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_17/in[6]
set_disable_timing sb_6__4_/mux_top_track_40/in[4]
set_disable_timing sb_6__4_/mux_bottom_track_25/in[5]
set_disable_timing sb_6__4_/mux_top_track_32/in[5]
set_disable_timing sb_6__4_/mux_top_track_40/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_25/in[6]
set_disable_timing sb_6__4_/mux_top_track_24/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_41/in[5]
set_disable_timing sb_6__4_/mux_top_track_16/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_49/in[5]
set_disable_timing sb_6__4_/mux_top_track_8/in[5]
set_disable_timing sb_6__4_/mux_bottom_track_57/in[5]
set_disable_timing sb_6__4_/mux_top_track_32/in[6]
set_disable_timing sb_6__4_/mux_bottom_track_33/in[6]
set_disable_timing sb_6__4_/mux_top_track_0/in[7]
set_disable_timing sb_6__4_/mux_bottom_track_65/in[6]
set_disable_timing sb_6__4_/mux_top_track_64/in[7]
set_disable_timing sb_6__4_/mux_top_track_56/in[6]
set_disable_timing sb_6__4_/mux_bottom_track_9/in[6]
set_disable_timing sb_6__4_/mux_top_track_24/in[6]
set_disable_timing sb_6__4_/mux_bottom_track_41/in[6]
set_disable_timing sb_6__4_/mux_top_track_48/in[6]
set_disable_timing sb_6__4_/mux_bottom_track_17/in[7]
set_disable_timing sb_6__4_/mux_top_track_40/in[6]
set_disable_timing sb_6__4_/mux_top_track_32/in[7]
set_disable_timing sb_6__4_/mux_bottom_track_33/in[7]
set_disable_timing sb_6__4_/mux_top_track_16/in[6]
set_disable_timing sb_6__4_/mux_bottom_track_49/in[6]
set_disable_timing sb_6__4_/mux_top_track_8/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_6__5_/chany_top_out[0]
set_disable_timing sb_6__5_/chany_top_out[1]
set_disable_timing sb_6__5_/chany_top_in[1]
set_disable_timing sb_6__5_/chany_top_in[2]
set_disable_timing sb_6__5_/chany_top_out[3]
set_disable_timing sb_6__5_/chany_top_in[3]
set_disable_timing sb_6__5_/chany_top_out[4]
set_disable_timing sb_6__5_/chany_top_out[5]
set_disable_timing sb_6__5_/chany_top_in[5]
set_disable_timing sb_6__5_/chany_top_in[6]
set_disable_timing sb_6__5_/chany_top_in[7]
set_disable_timing sb_6__5_/chany_top_out[8]
set_disable_timing sb_6__5_/chany_top_in[8]
set_disable_timing sb_6__5_/chany_top_out[9]
set_disable_timing sb_6__5_/chany_top_in[9]
set_disable_timing sb_6__5_/chany_top_out[10]
set_disable_timing sb_6__5_/chany_top_in[10]
set_disable_timing sb_6__5_/chany_top_out[11]
set_disable_timing sb_6__5_/chany_top_in[11]
set_disable_timing sb_6__5_/chany_top_out[12]
set_disable_timing sb_6__5_/chany_top_in[12]
set_disable_timing sb_6__5_/chany_top_out[13]
set_disable_timing sb_6__5_/chany_top_in[13]
set_disable_timing sb_6__5_/chany_top_out[14]
set_disable_timing sb_6__5_/chany_top_in[14]
set_disable_timing sb_6__5_/chany_top_in[15]
set_disable_timing sb_6__5_/chany_top_out[16]
set_disable_timing sb_6__5_/chany_top_out[17]
set_disable_timing sb_6__5_/chany_top_in[17]
set_disable_timing sb_6__5_/chany_top_out[18]
set_disable_timing sb_6__5_/chany_top_in[18]
set_disable_timing sb_6__5_/chany_top_out[19]
set_disable_timing sb_6__5_/chany_top_in[19]
set_disable_timing sb_6__5_/chany_top_out[20]
set_disable_timing sb_6__5_/chany_top_in[20]
set_disable_timing sb_6__5_/chany_top_out[21]
set_disable_timing sb_6__5_/chany_top_in[21]
set_disable_timing sb_6__5_/chany_top_out[22]
set_disable_timing sb_6__5_/chany_top_in[22]
set_disable_timing sb_6__5_/chany_top_out[23]
set_disable_timing sb_6__5_/chany_top_in[23]
set_disable_timing sb_6__5_/chany_top_out[24]
set_disable_timing sb_6__5_/chany_top_in[24]
set_disable_timing sb_6__5_/chany_top_out[25]
set_disable_timing sb_6__5_/chany_top_in[25]
set_disable_timing sb_6__5_/chany_top_in[26]
set_disable_timing sb_6__5_/chany_top_in[27]
set_disable_timing sb_6__5_/chany_top_out[28]
set_disable_timing sb_6__5_/chany_top_in[28]
set_disable_timing sb_6__5_/chany_top_out[29]
set_disable_timing sb_6__5_/chany_top_in[29]
set_disable_timing sb_6__5_/chany_top_out[30]
set_disable_timing sb_6__5_/chany_top_in[30]
set_disable_timing sb_6__5_/chany_top_out[31]
set_disable_timing sb_6__5_/chany_top_in[31]
set_disable_timing sb_6__5_/chany_top_out[32]
set_disable_timing sb_6__5_/chany_top_in[32]
set_disable_timing sb_6__5_/chanx_right_out[0]
set_disable_timing sb_6__5_/chanx_right_in[0]
set_disable_timing sb_6__5_/chanx_right_out[1]
set_disable_timing sb_6__5_/chanx_right_in[1]
set_disable_timing sb_6__5_/chanx_right_out[2]
set_disable_timing sb_6__5_/chanx_right_in[2]
set_disable_timing sb_6__5_/chanx_right_out[3]
set_disable_timing sb_6__5_/chanx_right_in[3]
set_disable_timing sb_6__5_/chanx_right_out[4]
set_disable_timing sb_6__5_/chanx_right_in[4]
set_disable_timing sb_6__5_/chanx_right_out[5]
set_disable_timing sb_6__5_/chanx_right_in[5]
set_disable_timing sb_6__5_/chanx_right_out[6]
set_disable_timing sb_6__5_/chanx_right_out[7]
set_disable_timing sb_6__5_/chanx_right_in[7]
set_disable_timing sb_6__5_/chanx_right_out[8]
set_disable_timing sb_6__5_/chanx_right_out[9]
set_disable_timing sb_6__5_/chanx_right_in[9]
set_disable_timing sb_6__5_/chanx_right_out[10]
set_disable_timing sb_6__5_/chanx_right_in[10]
set_disable_timing sb_6__5_/chanx_right_in[11]
set_disable_timing sb_6__5_/chanx_right_out[12]
set_disable_timing sb_6__5_/chanx_right_in[12]
set_disable_timing sb_6__5_/chanx_right_out[13]
set_disable_timing sb_6__5_/chanx_right_out[14]
set_disable_timing sb_6__5_/chanx_right_in[14]
set_disable_timing sb_6__5_/chanx_right_out[15]
set_disable_timing sb_6__5_/chanx_right_out[16]
set_disable_timing sb_6__5_/chanx_right_in[16]
set_disable_timing sb_6__5_/chanx_right_out[17]
set_disable_timing sb_6__5_/chanx_right_out[18]
set_disable_timing sb_6__5_/chanx_right_in[18]
set_disable_timing sb_6__5_/chanx_right_out[19]
set_disable_timing sb_6__5_/chanx_right_in[19]
set_disable_timing sb_6__5_/chanx_right_in[20]
set_disable_timing sb_6__5_/chanx_right_in[22]
set_disable_timing sb_6__5_/chanx_right_in[23]
set_disable_timing sb_6__5_/chanx_right_in[24]
set_disable_timing sb_6__5_/chanx_right_out[25]
set_disable_timing sb_6__5_/chanx_right_in[25]
set_disable_timing sb_6__5_/chanx_right_out[26]
set_disable_timing sb_6__5_/chanx_right_in[26]
set_disable_timing sb_6__5_/chanx_right_out[27]
set_disable_timing sb_6__5_/chanx_right_in[27]
set_disable_timing sb_6__5_/chanx_right_out[28]
set_disable_timing sb_6__5_/chanx_right_in[28]
set_disable_timing sb_6__5_/chanx_right_out[29]
set_disable_timing sb_6__5_/chanx_right_in[29]
set_disable_timing sb_6__5_/chanx_right_out[30]
set_disable_timing sb_6__5_/chanx_right_in[31]
set_disable_timing sb_6__5_/chanx_right_out[32]
set_disable_timing sb_6__5_/chanx_right_in[32]
set_disable_timing sb_6__5_/chany_bottom_in[0]
set_disable_timing sb_6__5_/chany_bottom_in[2]
set_disable_timing sb_6__5_/chany_bottom_out[2]
set_disable_timing sb_6__5_/chany_bottom_out[3]
set_disable_timing sb_6__5_/chany_bottom_in[4]
set_disable_timing sb_6__5_/chany_bottom_out[4]
set_disable_timing sb_6__5_/chany_bottom_out[6]
set_disable_timing sb_6__5_/chany_bottom_out[7]
set_disable_timing sb_6__5_/chany_bottom_in[8]
set_disable_timing sb_6__5_/chany_bottom_in[9]
set_disable_timing sb_6__5_/chany_bottom_out[9]
set_disable_timing sb_6__5_/chany_bottom_in[10]
set_disable_timing sb_6__5_/chany_bottom_out[10]
set_disable_timing sb_6__5_/chany_bottom_out[11]
set_disable_timing sb_6__5_/chany_bottom_in[12]
set_disable_timing sb_6__5_/chany_bottom_in[13]
set_disable_timing sb_6__5_/chany_bottom_out[13]
set_disable_timing sb_6__5_/chany_bottom_out[14]
set_disable_timing sb_6__5_/chany_bottom_out[15]
set_disable_timing sb_6__5_/chany_bottom_in[16]
set_disable_timing sb_6__5_/chany_bottom_in[17]
set_disable_timing sb_6__5_/chany_bottom_in[18]
set_disable_timing sb_6__5_/chany_bottom_out[18]
set_disable_timing sb_6__5_/chany_bottom_out[19]
set_disable_timing sb_6__5_/chany_bottom_in[20]
set_disable_timing sb_6__5_/chany_bottom_in[21]
set_disable_timing sb_6__5_/chany_bottom_out[21]
set_disable_timing sb_6__5_/chany_bottom_in[22]
set_disable_timing sb_6__5_/chany_bottom_out[22]
set_disable_timing sb_6__5_/chany_bottom_out[23]
set_disable_timing sb_6__5_/chany_bottom_in[24]
set_disable_timing sb_6__5_/chany_bottom_out[25]
set_disable_timing sb_6__5_/chany_bottom_out[26]
set_disable_timing sb_6__5_/chany_bottom_out[27]
set_disable_timing sb_6__5_/chany_bottom_in[28]
set_disable_timing sb_6__5_/chany_bottom_out[28]
set_disable_timing sb_6__5_/chany_bottom_in[29]
set_disable_timing sb_6__5_/chany_bottom_out[29]
set_disable_timing sb_6__5_/chany_bottom_in[30]
set_disable_timing sb_6__5_/chany_bottom_out[30]
set_disable_timing sb_6__5_/chany_bottom_in[31]
set_disable_timing sb_6__5_/chany_bottom_out[31]
set_disable_timing sb_6__5_/chany_bottom_in[32]
set_disable_timing sb_6__5_/chany_bottom_out[32]
set_disable_timing sb_6__5_/chanx_left_in[0]
set_disable_timing sb_6__5_/chanx_left_out[0]
set_disable_timing sb_6__5_/chanx_left_in[1]
set_disable_timing sb_6__5_/chanx_left_out[1]
set_disable_timing sb_6__5_/chanx_left_in[2]
set_disable_timing sb_6__5_/chanx_left_out[2]
set_disable_timing sb_6__5_/chanx_left_in[3]
set_disable_timing sb_6__5_/chanx_left_out[3]
set_disable_timing sb_6__5_/chanx_left_in[4]
set_disable_timing sb_6__5_/chanx_left_out[4]
set_disable_timing sb_6__5_/chanx_left_in[5]
set_disable_timing sb_6__5_/chanx_left_out[5]
set_disable_timing sb_6__5_/chanx_left_in[6]
set_disable_timing sb_6__5_/chanx_left_out[6]
set_disable_timing sb_6__5_/chanx_left_in[8]
set_disable_timing sb_6__5_/chanx_left_out[8]
set_disable_timing sb_6__5_/chanx_left_in[9]
set_disable_timing sb_6__5_/chanx_left_out[10]
set_disable_timing sb_6__5_/chanx_left_in[11]
set_disable_timing sb_6__5_/chanx_left_out[11]
set_disable_timing sb_6__5_/chanx_left_in[12]
set_disable_timing sb_6__5_/chanx_left_in[13]
set_disable_timing sb_6__5_/chanx_left_out[13]
set_disable_timing sb_6__5_/chanx_left_in[14]
set_disable_timing sb_6__5_/chanx_left_in[15]
set_disable_timing sb_6__5_/chanx_left_out[15]
set_disable_timing sb_6__5_/chanx_left_in[16]
set_disable_timing sb_6__5_/chanx_left_out[16]
set_disable_timing sb_6__5_/chanx_left_in[17]
set_disable_timing sb_6__5_/chanx_left_out[17]
set_disable_timing sb_6__5_/chanx_left_in[18]
set_disable_timing sb_6__5_/chanx_left_out[19]
set_disable_timing sb_6__5_/chanx_left_out[20]
set_disable_timing sb_6__5_/chanx_left_out[21]
set_disable_timing sb_6__5_/chanx_left_in[23]
set_disable_timing sb_6__5_/chanx_left_out[23]
set_disable_timing sb_6__5_/chanx_left_in[24]
set_disable_timing sb_6__5_/chanx_left_out[24]
set_disable_timing sb_6__5_/chanx_left_in[25]
set_disable_timing sb_6__5_/chanx_left_out[25]
set_disable_timing sb_6__5_/chanx_left_in[26]
set_disable_timing sb_6__5_/chanx_left_out[26]
set_disable_timing sb_6__5_/chanx_left_in[27]
set_disable_timing sb_6__5_/chanx_left_out[27]
set_disable_timing sb_6__5_/chanx_left_in[28]
set_disable_timing sb_6__5_/chanx_left_out[28]
set_disable_timing sb_6__5_/chanx_left_in[29]
set_disable_timing sb_6__5_/chanx_left_out[29]
set_disable_timing sb_6__5_/chanx_left_out[30]
set_disable_timing sb_6__5_/chanx_left_in[32]
set_disable_timing sb_6__5_/chanx_left_out[32]
set_disable_timing sb_6__5_/mux_right_track_8/in[0]
set_disable_timing sb_6__5_/mux_left_track_1/in[0]
set_disable_timing sb_6__5_/mux_right_track_16/in[0]
set_disable_timing sb_6__5_/mux_left_track_65/in[0]
set_disable_timing sb_6__5_/mux_right_track_24/in[0]
set_disable_timing sb_6__5_/mux_left_track_57/in[0]
set_disable_timing sb_6__5_/mux_right_track_8/in[1]
set_disable_timing sb_6__5_/mux_left_track_1/in[1]
set_disable_timing sb_6__5_/mux_right_track_32/in[0]
set_disable_timing sb_6__5_/mux_left_track_49/in[0]
set_disable_timing sb_6__5_/mux_right_track_40/in[0]
set_disable_timing sb_6__5_/mux_left_track_41/in[0]
set_disable_timing sb_6__5_/mux_right_track_48/in[0]
set_disable_timing sb_6__5_/mux_left_track_33/in[0]
set_disable_timing sb_6__5_/mux_right_track_16/in[1]
set_disable_timing sb_6__5_/mux_left_track_65/in[1]
set_disable_timing sb_6__5_/mux_right_track_56/in[0]
set_disable_timing sb_6__5_/mux_left_track_25/in[0]
set_disable_timing sb_6__5_/mux_right_track_64/in[0]
set_disable_timing sb_6__5_/mux_left_track_17/in[0]
set_disable_timing sb_6__5_/mux_right_track_0/in[0]
set_disable_timing sb_6__5_/mux_left_track_9/in[0]
set_disable_timing sb_6__5_/mux_right_track_24/in[1]
set_disable_timing sb_6__5_/mux_left_track_57/in[1]
set_disable_timing sb_6__5_/mux_right_track_8/in[2]
set_disable_timing sb_6__5_/mux_left_track_1/in[2]
set_disable_timing sb_6__5_/mux_right_track_16/in[2]
set_disable_timing sb_6__5_/mux_left_track_65/in[2]
set_disable_timing sb_6__5_/mux_right_track_24/in[2]
set_disable_timing sb_6__5_/mux_left_track_57/in[2]
set_disable_timing sb_6__5_/mux_right_track_32/in[1]
set_disable_timing sb_6__5_/mux_left_track_49/in[1]
set_disable_timing sb_6__5_/mux_right_track_32/in[2]
set_disable_timing sb_6__5_/mux_left_track_49/in[2]
set_disable_timing sb_6__5_/mux_right_track_40/in[1]
set_disable_timing sb_6__5_/mux_left_track_41/in[1]
set_disable_timing sb_6__5_/mux_right_track_48/in[1]
set_disable_timing sb_6__5_/mux_left_track_33/in[1]
set_disable_timing sb_6__5_/mux_right_track_40/in[2]
set_disable_timing sb_6__5_/mux_left_track_41/in[2]
set_disable_timing sb_6__5_/mux_right_track_56/in[1]
set_disable_timing sb_6__5_/mux_left_track_25/in[1]
set_disable_timing sb_6__5_/mux_right_track_64/in[1]
set_disable_timing sb_6__5_/mux_left_track_17/in[1]
set_disable_timing sb_6__5_/mux_right_track_0/in[1]
set_disable_timing sb_6__5_/mux_left_track_9/in[1]
set_disable_timing sb_6__5_/mux_right_track_48/in[2]
set_disable_timing sb_6__5_/mux_left_track_33/in[2]
set_disable_timing sb_6__5_/mux_right_track_8/in[3]
set_disable_timing sb_6__5_/mux_left_track_1/in[3]
set_disable_timing sb_6__5_/mux_right_track_16/in[3]
set_disable_timing sb_6__5_/mux_left_track_65/in[3]
set_disable_timing sb_6__5_/mux_right_track_24/in[3]
set_disable_timing sb_6__5_/mux_left_track_57/in[3]
set_disable_timing sb_6__5_/mux_right_track_56/in[2]
set_disable_timing sb_6__5_/mux_left_track_25/in[2]
set_disable_timing sb_6__5_/mux_right_track_32/in[3]
set_disable_timing sb_6__5_/mux_left_track_49/in[3]
set_disable_timing sb_6__5_/mux_right_track_40/in[3]
set_disable_timing sb_6__5_/mux_left_track_41/in[3]
set_disable_timing sb_6__5_/mux_right_track_48/in[3]
set_disable_timing sb_6__5_/mux_left_track_33/in[3]
set_disable_timing sb_6__5_/mux_right_track_64/in[2]
set_disable_timing sb_6__5_/mux_left_track_17/in[2]
set_disable_timing sb_6__5_/mux_right_track_0/in[2]
set_disable_timing sb_6__5_/mux_left_track_9/in[2]
set_disable_timing sb_6__5_/mux_top_track_64/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_57/in[0]
set_disable_timing sb_6__5_/mux_top_track_0/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_49/in[0]
set_disable_timing sb_6__5_/mux_top_track_8/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_6__5_/mux_top_track_64/in[1]
set_disable_timing sb_6__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_6__5_/mux_top_track_16/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_33/in[0]
set_disable_timing sb_6__5_/mux_top_track_24/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_25/in[0]
set_disable_timing sb_6__5_/mux_top_track_32/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_6__5_/mux_top_track_0/in[1]
set_disable_timing sb_6__5_/mux_bottom_track_49/in[1]
set_disable_timing sb_6__5_/mux_top_track_40/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_9/in[0]
set_disable_timing sb_6__5_/mux_top_track_48/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_1/in[0]
set_disable_timing sb_6__5_/mux_top_track_56/in[0]
set_disable_timing sb_6__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_6__5_/mux_top_track_8/in[1]
set_disable_timing sb_6__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_6__5_/mux_top_track_64/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_57/in[2]
set_disable_timing sb_6__5_/mux_top_track_0/in[2]
set_disable_timing sb_6__5_/mux_top_track_8/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_6__5_/mux_top_track_16/in[1]
set_disable_timing sb_6__5_/mux_top_track_16/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_33/in[2]
set_disable_timing sb_6__5_/mux_top_track_24/in[1]
set_disable_timing sb_6__5_/mux_bottom_track_25/in[1]
set_disable_timing sb_6__5_/mux_top_track_32/in[1]
set_disable_timing sb_6__5_/mux_bottom_track_17/in[1]
set_disable_timing sb_6__5_/mux_top_track_24/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_6__5_/mux_top_track_40/in[1]
set_disable_timing sb_6__5_/mux_bottom_track_9/in[1]
set_disable_timing sb_6__5_/mux_top_track_48/in[1]
set_disable_timing sb_6__5_/mux_top_track_56/in[1]
set_disable_timing sb_6__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_6__5_/mux_top_track_32/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_6__5_/mux_top_track_64/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_57/in[3]
set_disable_timing sb_6__5_/mux_top_track_0/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_49/in[3]
set_disable_timing sb_6__5_/mux_top_track_8/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_6__5_/mux_top_track_40/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_9/in[2]
set_disable_timing sb_6__5_/mux_top_track_16/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_33/in[3]
set_disable_timing sb_6__5_/mux_top_track_24/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_6__5_/mux_top_track_32/in[3]
set_disable_timing sb_6__5_/mux_top_track_48/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_6__5_/mux_top_track_56/in[2]
set_disable_timing sb_6__5_/mux_bottom_track_65/in[2]
set_disable_timing sb_6__5_/mux_right_track_56/in[3]
set_disable_timing sb_6__5_/mux_left_track_9/in[3]
set_disable_timing sb_6__5_/mux_left_track_17/in[3]
set_disable_timing sb_6__5_/mux_right_track_40/in[4]
set_disable_timing sb_6__5_/mux_left_track_25/in[3]
set_disable_timing sb_6__5_/mux_right_track_56/in[4]
set_disable_timing sb_6__5_/mux_left_track_9/in[4]
set_disable_timing sb_6__5_/mux_right_track_32/in[4]
set_disable_timing sb_6__5_/mux_left_track_33/in[4]
set_disable_timing sb_6__5_/mux_right_track_24/in[4]
set_disable_timing sb_6__5_/mux_left_track_41/in[4]
set_disable_timing sb_6__5_/mux_right_track_16/in[4]
set_disable_timing sb_6__5_/mux_left_track_49/in[4]
set_disable_timing sb_6__5_/mux_right_track_48/in[5]
set_disable_timing sb_6__5_/mux_left_track_17/in[4]
set_disable_timing sb_6__5_/mux_right_track_8/in[4]
set_disable_timing sb_6__5_/mux_left_track_57/in[4]
set_disable_timing sb_6__5_/mux_right_track_0/in[3]
set_disable_timing sb_6__5_/mux_left_track_65/in[4]
set_disable_timing sb_6__5_/mux_right_track_64/in[3]
set_disable_timing sb_6__5_/mux_left_track_1/in[4]
set_disable_timing sb_6__5_/mux_right_track_40/in[5]
set_disable_timing sb_6__5_/mux_right_track_56/in[5]
set_disable_timing sb_6__5_/mux_left_track_9/in[5]
set_disable_timing sb_6__5_/mux_right_track_48/in[6]
set_disable_timing sb_6__5_/mux_left_track_17/in[5]
set_disable_timing sb_6__5_/mux_right_track_40/in[6]
set_disable_timing sb_6__5_/mux_left_track_25/in[5]
set_disable_timing sb_6__5_/mux_right_track_32/in[5]
set_disable_timing sb_6__5_/mux_left_track_33/in[5]
set_disable_timing sb_6__5_/mux_right_track_32/in[6]
set_disable_timing sb_6__5_/mux_left_track_33/in[6]
set_disable_timing sb_6__5_/mux_right_track_24/in[5]
set_disable_timing sb_6__5_/mux_left_track_41/in[5]
set_disable_timing sb_6__5_/mux_right_track_16/in[5]
set_disable_timing sb_6__5_/mux_left_track_49/in[5]
set_disable_timing sb_6__5_/mux_right_track_24/in[6]
set_disable_timing sb_6__5_/mux_left_track_41/in[6]
set_disable_timing sb_6__5_/mux_right_track_8/in[5]
set_disable_timing sb_6__5_/mux_left_track_57/in[5]
set_disable_timing sb_6__5_/mux_right_track_0/in[4]
set_disable_timing sb_6__5_/mux_left_track_65/in[5]
set_disable_timing sb_6__5_/mux_right_track_64/in[4]
set_disable_timing sb_6__5_/mux_left_track_1/in[5]
set_disable_timing sb_6__5_/mux_right_track_16/in[6]
set_disable_timing sb_6__5_/mux_left_track_49/in[6]
set_disable_timing sb_6__5_/mux_right_track_56/in[6]
set_disable_timing sb_6__5_/mux_left_track_9/in[6]
set_disable_timing sb_6__5_/mux_right_track_48/in[7]
set_disable_timing sb_6__5_/mux_left_track_17/in[6]
set_disable_timing sb_6__5_/mux_left_track_25/in[6]
set_disable_timing sb_6__5_/mux_right_track_8/in[6]
set_disable_timing sb_6__5_/mux_left_track_57/in[6]
set_disable_timing sb_6__5_/mux_right_track_32/in[7]
set_disable_timing sb_6__5_/mux_left_track_33/in[7]
set_disable_timing sb_6__5_/mux_right_track_24/in[7]
set_disable_timing sb_6__5_/mux_left_track_41/in[7]
set_disable_timing sb_6__5_/mux_right_track_16/in[7]
set_disable_timing sb_6__5_/mux_left_track_49/in[7]
set_disable_timing sb_6__5_/mux_right_track_0/in[5]
set_disable_timing sb_6__5_/mux_left_track_65/in[6]
set_disable_timing sb_6__5_/mux_right_track_64/in[5]
set_disable_timing sb_6__5_/mux_left_track_1/in[6]
set_disable_timing sb_6__5_/mux_top_track_0/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_6__5_/mux_top_track_64/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_1/in[3]
set_disable_timing sb_6__5_/mux_top_track_56/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_6__5_/mux_top_track_0/in[5]
set_disable_timing sb_6__5_/mux_bottom_track_65/in[4]
set_disable_timing sb_6__5_/mux_top_track_48/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_17/in[4]
set_disable_timing sb_6__5_/mux_top_track_40/in[3]
set_disable_timing sb_6__5_/mux_bottom_track_25/in[4]
set_disable_timing sb_6__5_/mux_top_track_32/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_33/in[4]
set_disable_timing sb_6__5_/mux_top_track_64/in[5]
set_disable_timing sb_6__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_6__5_/mux_top_track_24/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_41/in[4]
set_disable_timing sb_6__5_/mux_top_track_16/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_6__5_/mux_top_track_8/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_6__5_/mux_top_track_56/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_6__5_/mux_top_track_0/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_65/in[5]
set_disable_timing sb_6__5_/mux_top_track_64/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_1/in[5]
set_disable_timing sb_6__5_/mux_top_track_56/in[5]
set_disable_timing sb_6__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_6__5_/mux_top_track_48/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_17/in[5]
set_disable_timing sb_6__5_/mux_top_track_48/in[5]
set_disable_timing sb_6__5_/mux_bottom_track_17/in[6]
set_disable_timing sb_6__5_/mux_top_track_40/in[4]
set_disable_timing sb_6__5_/mux_bottom_track_25/in[5]
set_disable_timing sb_6__5_/mux_top_track_32/in[5]
set_disable_timing sb_6__5_/mux_bottom_track_33/in[5]
set_disable_timing sb_6__5_/mux_top_track_40/in[5]
set_disable_timing sb_6__5_/mux_top_track_24/in[5]
set_disable_timing sb_6__5_/mux_top_track_16/in[5]
set_disable_timing sb_6__5_/mux_bottom_track_49/in[5]
set_disable_timing sb_6__5_/mux_top_track_8/in[5]
set_disable_timing sb_6__5_/mux_bottom_track_57/in[5]
set_disable_timing sb_6__5_/mux_top_track_32/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_33/in[6]
set_disable_timing sb_6__5_/mux_top_track_0/in[7]
set_disable_timing sb_6__5_/mux_bottom_track_65/in[6]
set_disable_timing sb_6__5_/mux_top_track_64/in[7]
set_disable_timing sb_6__5_/mux_bottom_track_1/in[6]
set_disable_timing sb_6__5_/mux_top_track_56/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_9/in[6]
set_disable_timing sb_6__5_/mux_top_track_24/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_41/in[6]
set_disable_timing sb_6__5_/mux_top_track_48/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_17/in[7]
set_disable_timing sb_6__5_/mux_top_track_40/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_25/in[7]
set_disable_timing sb_6__5_/mux_top_track_32/in[7]
set_disable_timing sb_6__5_/mux_bottom_track_33/in[7]
set_disable_timing sb_6__5_/mux_top_track_16/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_49/in[6]
set_disable_timing sb_6__5_/mux_top_track_8/in[6]
set_disable_timing sb_6__5_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__3_
##################################################
set_disable_timing sb_6__6_/chany_top_out[0]
set_disable_timing sb_6__6_/chany_top_in[0]
set_disable_timing sb_6__6_/chany_top_out[1]
set_disable_timing sb_6__6_/chany_top_in[1]
set_disable_timing sb_6__6_/chany_top_out[2]
set_disable_timing sb_6__6_/chany_top_in[2]
set_disable_timing sb_6__6_/chany_top_in[3]
set_disable_timing sb_6__6_/chany_top_out[4]
set_disable_timing sb_6__6_/chany_top_in[4]
set_disable_timing sb_6__6_/chany_top_out[5]
set_disable_timing sb_6__6_/chany_top_in[5]
set_disable_timing sb_6__6_/chany_top_out[6]
set_disable_timing sb_6__6_/chany_top_in[6]
set_disable_timing sb_6__6_/chany_top_in[7]
set_disable_timing sb_6__6_/chany_top_out[8]
set_disable_timing sb_6__6_/chany_top_in[8]
set_disable_timing sb_6__6_/chany_top_out[9]
set_disable_timing sb_6__6_/chany_top_in[9]
set_disable_timing sb_6__6_/chany_top_out[10]
set_disable_timing sb_6__6_/chany_top_in[10]
set_disable_timing sb_6__6_/chany_top_out[11]
set_disable_timing sb_6__6_/chany_top_in[11]
set_disable_timing sb_6__6_/chany_top_out[12]
set_disable_timing sb_6__6_/chany_top_in[12]
set_disable_timing sb_6__6_/chany_top_out[13]
set_disable_timing sb_6__6_/chany_top_in[13]
set_disable_timing sb_6__6_/chany_top_out[14]
set_disable_timing sb_6__6_/chany_top_in[14]
set_disable_timing sb_6__6_/chany_top_out[15]
set_disable_timing sb_6__6_/chany_top_in[15]
set_disable_timing sb_6__6_/chany_top_out[16]
set_disable_timing sb_6__6_/chany_top_in[16]
set_disable_timing sb_6__6_/chany_top_out[17]
set_disable_timing sb_6__6_/chany_top_in[17]
set_disable_timing sb_6__6_/chany_top_out[18]
set_disable_timing sb_6__6_/chany_top_in[18]
set_disable_timing sb_6__6_/chany_top_out[19]
set_disable_timing sb_6__6_/chany_top_in[19]
set_disable_timing sb_6__6_/chany_top_out[20]
set_disable_timing sb_6__6_/chany_top_in[20]
set_disable_timing sb_6__6_/chany_top_out[21]
set_disable_timing sb_6__6_/chany_top_in[21]
set_disable_timing sb_6__6_/chany_top_out[22]
set_disable_timing sb_6__6_/chany_top_in[22]
set_disable_timing sb_6__6_/chany_top_out[23]
set_disable_timing sb_6__6_/chany_top_in[23]
set_disable_timing sb_6__6_/chany_top_out[24]
set_disable_timing sb_6__6_/chany_top_in[24]
set_disable_timing sb_6__6_/chany_top_out[25]
set_disable_timing sb_6__6_/chany_top_in[25]
set_disable_timing sb_6__6_/chany_top_out[26]
set_disable_timing sb_6__6_/chany_top_in[26]
set_disable_timing sb_6__6_/chany_top_in[27]
set_disable_timing sb_6__6_/chany_top_in[28]
set_disable_timing sb_6__6_/chany_top_out[29]
set_disable_timing sb_6__6_/chany_top_in[29]
set_disable_timing sb_6__6_/chany_top_out[30]
set_disable_timing sb_6__6_/chany_top_in[30]
set_disable_timing sb_6__6_/chany_top_out[31]
set_disable_timing sb_6__6_/chany_top_in[31]
set_disable_timing sb_6__6_/chany_top_out[32]
set_disable_timing sb_6__6_/chany_top_in[32]
set_disable_timing sb_6__6_/chanx_right_out[0]
set_disable_timing sb_6__6_/chanx_right_in[0]
set_disable_timing sb_6__6_/chanx_right_out[1]
set_disable_timing sb_6__6_/chanx_right_in[1]
set_disable_timing sb_6__6_/chanx_right_out[2]
set_disable_timing sb_6__6_/chanx_right_in[2]
set_disable_timing sb_6__6_/chanx_right_out[3]
set_disable_timing sb_6__6_/chanx_right_in[3]
set_disable_timing sb_6__6_/chanx_right_out[4]
set_disable_timing sb_6__6_/chanx_right_in[4]
set_disable_timing sb_6__6_/chanx_right_out[5]
set_disable_timing sb_6__6_/chanx_right_in[5]
set_disable_timing sb_6__6_/chanx_right_out[6]
set_disable_timing sb_6__6_/chanx_right_in[6]
set_disable_timing sb_6__6_/chanx_right_out[7]
set_disable_timing sb_6__6_/chanx_right_in[7]
set_disable_timing sb_6__6_/chanx_right_out[8]
set_disable_timing sb_6__6_/chanx_right_in[8]
set_disable_timing sb_6__6_/chanx_right_out[9]
set_disable_timing sb_6__6_/chanx_right_in[9]
set_disable_timing sb_6__6_/chanx_right_in[10]
set_disable_timing sb_6__6_/chanx_right_out[11]
set_disable_timing sb_6__6_/chanx_right_in[11]
set_disable_timing sb_6__6_/chanx_right_out[12]
set_disable_timing sb_6__6_/chanx_right_in[12]
set_disable_timing sb_6__6_/chanx_right_out[13]
set_disable_timing sb_6__6_/chanx_right_in[13]
set_disable_timing sb_6__6_/chanx_right_in[14]
set_disable_timing sb_6__6_/chanx_right_in[15]
set_disable_timing sb_6__6_/chanx_right_out[16]
set_disable_timing sb_6__6_/chanx_right_in[16]
set_disable_timing sb_6__6_/chanx_right_out[17]
set_disable_timing sb_6__6_/chanx_right_out[18]
set_disable_timing sb_6__6_/chanx_right_in[18]
set_disable_timing sb_6__6_/chanx_right_out[19]
set_disable_timing sb_6__6_/chanx_right_in[19]
set_disable_timing sb_6__6_/chanx_right_out[20]
set_disable_timing sb_6__6_/chanx_right_in[20]
set_disable_timing sb_6__6_/chanx_right_out[21]
set_disable_timing sb_6__6_/chanx_right_in[21]
set_disable_timing sb_6__6_/chanx_right_out[22]
set_disable_timing sb_6__6_/chanx_right_in[22]
set_disable_timing sb_6__6_/chanx_right_out[23]
set_disable_timing sb_6__6_/chanx_right_in[23]
set_disable_timing sb_6__6_/chanx_right_out[24]
set_disable_timing sb_6__6_/chanx_right_out[25]
set_disable_timing sb_6__6_/chanx_right_in[25]
set_disable_timing sb_6__6_/chanx_right_out[26]
set_disable_timing sb_6__6_/chanx_right_in[26]
set_disable_timing sb_6__6_/chanx_right_in[27]
set_disable_timing sb_6__6_/chanx_right_out[28]
set_disable_timing sb_6__6_/chanx_right_in[28]
set_disable_timing sb_6__6_/chanx_right_out[29]
set_disable_timing sb_6__6_/chanx_right_in[29]
set_disable_timing sb_6__6_/chanx_right_out[30]
set_disable_timing sb_6__6_/chanx_right_in[30]
set_disable_timing sb_6__6_/chanx_right_out[31]
set_disable_timing sb_6__6_/chanx_right_in[31]
set_disable_timing sb_6__6_/chanx_right_out[32]
set_disable_timing sb_6__6_/chanx_right_in[32]
set_disable_timing sb_6__6_/chany_bottom_in[0]
set_disable_timing sb_6__6_/chany_bottom_in[1]
set_disable_timing sb_6__6_/chany_bottom_out[1]
set_disable_timing sb_6__6_/chany_bottom_out[2]
set_disable_timing sb_6__6_/chany_bottom_in[3]
set_disable_timing sb_6__6_/chany_bottom_out[3]
set_disable_timing sb_6__6_/chany_bottom_in[4]
set_disable_timing sb_6__6_/chany_bottom_in[5]
set_disable_timing sb_6__6_/chany_bottom_out[5]
set_disable_timing sb_6__6_/chany_bottom_out[6]
set_disable_timing sb_6__6_/chany_bottom_out[7]
set_disable_timing sb_6__6_/chany_bottom_in[8]
set_disable_timing sb_6__6_/chany_bottom_out[8]
set_disable_timing sb_6__6_/chany_bottom_in[9]
set_disable_timing sb_6__6_/chany_bottom_out[9]
set_disable_timing sb_6__6_/chany_bottom_in[10]
set_disable_timing sb_6__6_/chany_bottom_out[10]
set_disable_timing sb_6__6_/chany_bottom_in[11]
set_disable_timing sb_6__6_/chany_bottom_out[11]
set_disable_timing sb_6__6_/chany_bottom_in[12]
set_disable_timing sb_6__6_/chany_bottom_out[12]
set_disable_timing sb_6__6_/chany_bottom_in[13]
set_disable_timing sb_6__6_/chany_bottom_out[13]
set_disable_timing sb_6__6_/chany_bottom_in[14]
set_disable_timing sb_6__6_/chany_bottom_out[14]
set_disable_timing sb_6__6_/chany_bottom_out[15]
set_disable_timing sb_6__6_/chany_bottom_in[16]
set_disable_timing sb_6__6_/chany_bottom_in[17]
set_disable_timing sb_6__6_/chany_bottom_out[17]
set_disable_timing sb_6__6_/chany_bottom_in[18]
set_disable_timing sb_6__6_/chany_bottom_out[18]
set_disable_timing sb_6__6_/chany_bottom_in[19]
set_disable_timing sb_6__6_/chany_bottom_out[19]
set_disable_timing sb_6__6_/chany_bottom_in[20]
set_disable_timing sb_6__6_/chany_bottom_out[20]
set_disable_timing sb_6__6_/chany_bottom_in[21]
set_disable_timing sb_6__6_/chany_bottom_out[21]
set_disable_timing sb_6__6_/chany_bottom_in[22]
set_disable_timing sb_6__6_/chany_bottom_out[22]
set_disable_timing sb_6__6_/chany_bottom_in[23]
set_disable_timing sb_6__6_/chany_bottom_out[23]
set_disable_timing sb_6__6_/chany_bottom_in[24]
set_disable_timing sb_6__6_/chany_bottom_out[24]
set_disable_timing sb_6__6_/chany_bottom_in[25]
set_disable_timing sb_6__6_/chany_bottom_out[25]
set_disable_timing sb_6__6_/chany_bottom_out[26]
set_disable_timing sb_6__6_/chany_bottom_out[27]
set_disable_timing sb_6__6_/chany_bottom_in[28]
set_disable_timing sb_6__6_/chany_bottom_out[28]
set_disable_timing sb_6__6_/chany_bottom_in[29]
set_disable_timing sb_6__6_/chany_bottom_out[29]
set_disable_timing sb_6__6_/chany_bottom_in[30]
set_disable_timing sb_6__6_/chany_bottom_out[30]
set_disable_timing sb_6__6_/chany_bottom_in[31]
set_disable_timing sb_6__6_/chany_bottom_out[31]
set_disable_timing sb_6__6_/chany_bottom_in[32]
set_disable_timing sb_6__6_/chany_bottom_out[32]
set_disable_timing sb_6__6_/chanx_left_in[0]
set_disable_timing sb_6__6_/chanx_left_out[0]
set_disable_timing sb_6__6_/chanx_left_in[1]
set_disable_timing sb_6__6_/chanx_left_out[1]
set_disable_timing sb_6__6_/chanx_left_in[2]
set_disable_timing sb_6__6_/chanx_left_out[2]
set_disable_timing sb_6__6_/chanx_left_in[3]
set_disable_timing sb_6__6_/chanx_left_out[3]
set_disable_timing sb_6__6_/chanx_left_in[4]
set_disable_timing sb_6__6_/chanx_left_out[4]
set_disable_timing sb_6__6_/chanx_left_in[5]
set_disable_timing sb_6__6_/chanx_left_out[5]
set_disable_timing sb_6__6_/chanx_left_in[6]
set_disable_timing sb_6__6_/chanx_left_out[6]
set_disable_timing sb_6__6_/chanx_left_in[7]
set_disable_timing sb_6__6_/chanx_left_out[7]
set_disable_timing sb_6__6_/chanx_left_in[8]
set_disable_timing sb_6__6_/chanx_left_out[8]
set_disable_timing sb_6__6_/chanx_left_out[9]
set_disable_timing sb_6__6_/chanx_left_in[10]
set_disable_timing sb_6__6_/chanx_left_out[10]
set_disable_timing sb_6__6_/chanx_left_out[11]
set_disable_timing sb_6__6_/chanx_left_in[12]
set_disable_timing sb_6__6_/chanx_left_out[12]
set_disable_timing sb_6__6_/chanx_left_out[13]
set_disable_timing sb_6__6_/chanx_left_out[14]
set_disable_timing sb_6__6_/chanx_left_in[15]
set_disable_timing sb_6__6_/chanx_left_out[15]
set_disable_timing sb_6__6_/chanx_left_in[16]
set_disable_timing sb_6__6_/chanx_left_out[16]
set_disable_timing sb_6__6_/chanx_left_in[17]
set_disable_timing sb_6__6_/chanx_left_out[17]
set_disable_timing sb_6__6_/chanx_left_in[18]
set_disable_timing sb_6__6_/chanx_left_in[19]
set_disable_timing sb_6__6_/chanx_left_out[19]
set_disable_timing sb_6__6_/chanx_left_in[20]
set_disable_timing sb_6__6_/chanx_left_out[20]
set_disable_timing sb_6__6_/chanx_left_in[21]
set_disable_timing sb_6__6_/chanx_left_out[21]
set_disable_timing sb_6__6_/chanx_left_in[22]
set_disable_timing sb_6__6_/chanx_left_out[22]
set_disable_timing sb_6__6_/chanx_left_out[23]
set_disable_timing sb_6__6_/chanx_left_in[24]
set_disable_timing sb_6__6_/chanx_left_out[24]
set_disable_timing sb_6__6_/chanx_left_in[25]
set_disable_timing sb_6__6_/chanx_left_out[26]
set_disable_timing sb_6__6_/chanx_left_out[27]
set_disable_timing sb_6__6_/chanx_left_in[28]
set_disable_timing sb_6__6_/chanx_left_out[28]
set_disable_timing sb_6__6_/chanx_left_in[29]
set_disable_timing sb_6__6_/chanx_left_out[29]
set_disable_timing sb_6__6_/chanx_left_in[30]
set_disable_timing sb_6__6_/chanx_left_out[30]
set_disable_timing sb_6__6_/chanx_left_in[31]
set_disable_timing sb_6__6_/chanx_left_out[31]
set_disable_timing sb_6__6_/chanx_left_in[32]
set_disable_timing sb_6__6_/chanx_left_out[32]
set_disable_timing sb_6__6_/mux_right_track_8/in[0]
set_disable_timing sb_6__6_/mux_left_track_1/in[0]
set_disable_timing sb_6__6_/mux_right_track_16/in[0]
set_disable_timing sb_6__6_/mux_left_track_65/in[0]
set_disable_timing sb_6__6_/mux_right_track_24/in[0]
set_disable_timing sb_6__6_/mux_left_track_57/in[0]
set_disable_timing sb_6__6_/mux_right_track_8/in[1]
set_disable_timing sb_6__6_/mux_left_track_1/in[1]
set_disable_timing sb_6__6_/mux_right_track_32/in[0]
set_disable_timing sb_6__6_/mux_left_track_49/in[0]
set_disable_timing sb_6__6_/mux_right_track_40/in[0]
set_disable_timing sb_6__6_/mux_left_track_41/in[0]
set_disable_timing sb_6__6_/mux_right_track_48/in[0]
set_disable_timing sb_6__6_/mux_left_track_33/in[0]
set_disable_timing sb_6__6_/mux_right_track_16/in[1]
set_disable_timing sb_6__6_/mux_left_track_65/in[1]
set_disable_timing sb_6__6_/mux_right_track_56/in[0]
set_disable_timing sb_6__6_/mux_left_track_25/in[0]
set_disable_timing sb_6__6_/mux_right_track_64/in[0]
set_disable_timing sb_6__6_/mux_left_track_17/in[0]
set_disable_timing sb_6__6_/mux_right_track_0/in[0]
set_disable_timing sb_6__6_/mux_left_track_9/in[0]
set_disable_timing sb_6__6_/mux_right_track_24/in[1]
set_disable_timing sb_6__6_/mux_left_track_57/in[1]
set_disable_timing sb_6__6_/mux_right_track_8/in[2]
set_disable_timing sb_6__6_/mux_left_track_1/in[2]
set_disable_timing sb_6__6_/mux_right_track_16/in[2]
set_disable_timing sb_6__6_/mux_left_track_65/in[2]
set_disable_timing sb_6__6_/mux_right_track_24/in[2]
set_disable_timing sb_6__6_/mux_left_track_57/in[2]
set_disable_timing sb_6__6_/mux_right_track_32/in[1]
set_disable_timing sb_6__6_/mux_left_track_49/in[1]
set_disable_timing sb_6__6_/mux_right_track_32/in[2]
set_disable_timing sb_6__6_/mux_left_track_49/in[2]
set_disable_timing sb_6__6_/mux_right_track_40/in[1]
set_disable_timing sb_6__6_/mux_left_track_41/in[1]
set_disable_timing sb_6__6_/mux_right_track_48/in[1]
set_disable_timing sb_6__6_/mux_left_track_33/in[1]
set_disable_timing sb_6__6_/mux_right_track_40/in[2]
set_disable_timing sb_6__6_/mux_left_track_41/in[2]
set_disable_timing sb_6__6_/mux_right_track_56/in[1]
set_disable_timing sb_6__6_/mux_left_track_25/in[1]
set_disable_timing sb_6__6_/mux_right_track_64/in[1]
set_disable_timing sb_6__6_/mux_left_track_17/in[1]
set_disable_timing sb_6__6_/mux_right_track_0/in[1]
set_disable_timing sb_6__6_/mux_left_track_9/in[1]
set_disable_timing sb_6__6_/mux_right_track_48/in[2]
set_disable_timing sb_6__6_/mux_left_track_33/in[2]
set_disable_timing sb_6__6_/mux_right_track_8/in[3]
set_disable_timing sb_6__6_/mux_left_track_1/in[3]
set_disable_timing sb_6__6_/mux_right_track_16/in[3]
set_disable_timing sb_6__6_/mux_left_track_65/in[3]
set_disable_timing sb_6__6_/mux_right_track_24/in[3]
set_disable_timing sb_6__6_/mux_left_track_57/in[3]
set_disable_timing sb_6__6_/mux_right_track_56/in[2]
set_disable_timing sb_6__6_/mux_left_track_25/in[2]
set_disable_timing sb_6__6_/mux_right_track_32/in[3]
set_disable_timing sb_6__6_/mux_left_track_49/in[3]
set_disable_timing sb_6__6_/mux_right_track_40/in[3]
set_disable_timing sb_6__6_/mux_left_track_41/in[3]
set_disable_timing sb_6__6_/mux_right_track_48/in[3]
set_disable_timing sb_6__6_/mux_left_track_33/in[3]
set_disable_timing sb_6__6_/mux_right_track_64/in[2]
set_disable_timing sb_6__6_/mux_left_track_17/in[2]
set_disable_timing sb_6__6_/mux_right_track_0/in[2]
set_disable_timing sb_6__6_/mux_left_track_9/in[2]
set_disable_timing sb_6__6_/mux_top_track_64/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_57/in[0]
set_disable_timing sb_6__6_/mux_top_track_0/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_49/in[0]
set_disable_timing sb_6__6_/mux_top_track_8/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_41/in[0]
set_disable_timing sb_6__6_/mux_top_track_64/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_6__6_/mux_top_track_16/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_6__6_/mux_top_track_24/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_6__6_/mux_top_track_32/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_6__6_/mux_top_track_0/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_6__6_/mux_top_track_40/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_6__6_/mux_top_track_48/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_6__6_/mux_top_track_56/in[0]
set_disable_timing sb_6__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_6__6_/mux_top_track_8/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_6__6_/mux_top_track_64/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_6__6_/mux_top_track_0/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_6__6_/mux_top_track_8/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_41/in[2]
set_disable_timing sb_6__6_/mux_top_track_16/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_33/in[1]
set_disable_timing sb_6__6_/mux_top_track_16/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_6__6_/mux_top_track_24/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_6__6_/mux_top_track_32/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[1]
set_disable_timing sb_6__6_/mux_top_track_24/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[2]
set_disable_timing sb_6__6_/mux_top_track_40/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_6__6_/mux_top_track_48/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_6__6_/mux_top_track_56/in[1]
set_disable_timing sb_6__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_6__6_/mux_top_track_32/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[2]
set_disable_timing sb_6__6_/mux_top_track_64/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_6__6_/mux_top_track_0/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_6__6_/mux_top_track_8/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_6__6_/mux_top_track_40/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_9/in[2]
set_disable_timing sb_6__6_/mux_top_track_16/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_33/in[3]
set_disable_timing sb_6__6_/mux_top_track_24/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[3]
set_disable_timing sb_6__6_/mux_top_track_32/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_6__6_/mux_top_track_48/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_6__6_/mux_top_track_56/in[2]
set_disable_timing sb_6__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_6__6_/mux_right_track_56/in[3]
set_disable_timing sb_6__6_/mux_left_track_9/in[3]
set_disable_timing sb_6__6_/mux_right_track_48/in[4]
set_disable_timing sb_6__6_/mux_left_track_17/in[3]
set_disable_timing sb_6__6_/mux_right_track_40/in[4]
set_disable_timing sb_6__6_/mux_left_track_25/in[3]
set_disable_timing sb_6__6_/mux_right_track_56/in[4]
set_disable_timing sb_6__6_/mux_left_track_9/in[4]
set_disable_timing sb_6__6_/mux_right_track_32/in[4]
set_disable_timing sb_6__6_/mux_left_track_33/in[4]
set_disable_timing sb_6__6_/mux_right_track_24/in[4]
set_disable_timing sb_6__6_/mux_left_track_41/in[4]
set_disable_timing sb_6__6_/mux_right_track_16/in[4]
set_disable_timing sb_6__6_/mux_left_track_49/in[4]
set_disable_timing sb_6__6_/mux_right_track_48/in[5]
set_disable_timing sb_6__6_/mux_left_track_17/in[4]
set_disable_timing sb_6__6_/mux_right_track_8/in[4]
set_disable_timing sb_6__6_/mux_left_track_57/in[4]
set_disable_timing sb_6__6_/mux_right_track_0/in[3]
set_disable_timing sb_6__6_/mux_left_track_65/in[4]
set_disable_timing sb_6__6_/mux_right_track_64/in[3]
set_disable_timing sb_6__6_/mux_left_track_1/in[4]
set_disable_timing sb_6__6_/mux_right_track_40/in[5]
set_disable_timing sb_6__6_/mux_left_track_25/in[4]
set_disable_timing sb_6__6_/mux_right_track_56/in[5]
set_disable_timing sb_6__6_/mux_left_track_9/in[5]
set_disable_timing sb_6__6_/mux_right_track_48/in[6]
set_disable_timing sb_6__6_/mux_left_track_17/in[5]
set_disable_timing sb_6__6_/mux_right_track_40/in[6]
set_disable_timing sb_6__6_/mux_left_track_25/in[5]
set_disable_timing sb_6__6_/mux_right_track_32/in[5]
set_disable_timing sb_6__6_/mux_left_track_33/in[5]
set_disable_timing sb_6__6_/mux_right_track_32/in[6]
set_disable_timing sb_6__6_/mux_left_track_33/in[6]
set_disable_timing sb_6__6_/mux_right_track_24/in[5]
set_disable_timing sb_6__6_/mux_left_track_41/in[5]
set_disable_timing sb_6__6_/mux_right_track_16/in[5]
set_disable_timing sb_6__6_/mux_left_track_49/in[5]
set_disable_timing sb_6__6_/mux_right_track_24/in[6]
set_disable_timing sb_6__6_/mux_left_track_41/in[6]
set_disable_timing sb_6__6_/mux_right_track_8/in[5]
set_disable_timing sb_6__6_/mux_left_track_57/in[5]
set_disable_timing sb_6__6_/mux_right_track_0/in[4]
set_disable_timing sb_6__6_/mux_left_track_65/in[5]
set_disable_timing sb_6__6_/mux_right_track_64/in[4]
set_disable_timing sb_6__6_/mux_left_track_1/in[5]
set_disable_timing sb_6__6_/mux_right_track_16/in[6]
set_disable_timing sb_6__6_/mux_left_track_49/in[6]
set_disable_timing sb_6__6_/mux_right_track_56/in[6]
set_disable_timing sb_6__6_/mux_left_track_9/in[6]
set_disable_timing sb_6__6_/mux_right_track_48/in[7]
set_disable_timing sb_6__6_/mux_left_track_17/in[6]
set_disable_timing sb_6__6_/mux_right_track_40/in[7]
set_disable_timing sb_6__6_/mux_left_track_25/in[6]
set_disable_timing sb_6__6_/mux_right_track_8/in[6]
set_disable_timing sb_6__6_/mux_left_track_57/in[6]
set_disable_timing sb_6__6_/mux_right_track_32/in[7]
set_disable_timing sb_6__6_/mux_left_track_33/in[7]
set_disable_timing sb_6__6_/mux_right_track_24/in[7]
set_disable_timing sb_6__6_/mux_left_track_41/in[7]
set_disable_timing sb_6__6_/mux_right_track_16/in[7]
set_disable_timing sb_6__6_/mux_left_track_49/in[7]
set_disable_timing sb_6__6_/mux_right_track_0/in[5]
set_disable_timing sb_6__6_/mux_left_track_65/in[6]
set_disable_timing sb_6__6_/mux_right_track_64/in[5]
set_disable_timing sb_6__6_/mux_left_track_1/in[6]
set_disable_timing sb_6__6_/mux_top_track_0/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_6__6_/mux_top_track_64/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_1/in[3]
set_disable_timing sb_6__6_/mux_top_track_56/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_6__6_/mux_top_track_0/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_6__6_/mux_top_track_48/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_6__6_/mux_top_track_40/in[3]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[4]
set_disable_timing sb_6__6_/mux_top_track_32/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_6__6_/mux_top_track_64/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_1/in[4]
set_disable_timing sb_6__6_/mux_top_track_24/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_6__6_/mux_top_track_16/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_49/in[4]
set_disable_timing sb_6__6_/mux_top_track_8/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_6__6_/mux_top_track_56/in[4]
set_disable_timing sb_6__6_/mux_top_track_0/in[6]
set_disable_timing sb_6__6_/mux_bottom_track_65/in[5]
set_disable_timing sb_6__6_/mux_top_track_64/in[6]
set_disable_timing sb_6__6_/mux_top_track_56/in[5]
set_disable_timing sb_6__6_/mux_top_track_48/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_6__6_/mux_top_track_48/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_6__6_/mux_top_track_40/in[4]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[5]
set_disable_timing sb_6__6_/mux_top_track_32/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_33/in[5]
set_disable_timing sb_6__6_/mux_top_track_40/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[6]
set_disable_timing sb_6__6_/mux_top_track_24/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_6__6_/mux_top_track_16/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_49/in[5]
set_disable_timing sb_6__6_/mux_top_track_8/in[5]
set_disable_timing sb_6__6_/mux_bottom_track_57/in[5]
set_disable_timing sb_6__6_/mux_top_track_32/in[6]
set_disable_timing sb_6__6_/mux_top_track_0/in[7]
set_disable_timing sb_6__6_/mux_bottom_track_65/in[6]
set_disable_timing sb_6__6_/mux_top_track_64/in[7]
set_disable_timing sb_6__6_/mux_bottom_track_1/in[6]
set_disable_timing sb_6__6_/mux_bottom_track_9/in[6]
set_disable_timing sb_6__6_/mux_top_track_24/in[6]
set_disable_timing sb_6__6_/mux_bottom_track_41/in[6]
set_disable_timing sb_6__6_/mux_top_track_48/in[6]
set_disable_timing sb_6__6_/mux_bottom_track_17/in[7]
set_disable_timing sb_6__6_/mux_top_track_40/in[6]
set_disable_timing sb_6__6_/mux_bottom_track_25/in[7]
set_disable_timing sb_6__6_/mux_top_track_32/in[7]
set_disable_timing sb_6__6_/mux_bottom_track_33/in[7]
set_disable_timing sb_6__6_/mux_top_track_16/in[6]
set_disable_timing sb_6__6_/mux_bottom_track_49/in[6]
set_disable_timing sb_6__6_/mux_top_track_8/in[6]
set_disable_timing sb_6__6_/mux_bottom_track_57/in[6]
##################################################
# Disable timing for Switch block sb_1__7_
##################################################
set_disable_timing sb_6__7_/chanx_right_out[0]
set_disable_timing sb_6__7_/chanx_right_in[0]
set_disable_timing sb_6__7_/chanx_right_out[1]
set_disable_timing sb_6__7_/chanx_right_in[1]
set_disable_timing sb_6__7_/chanx_right_out[2]
set_disable_timing sb_6__7_/chanx_right_in[2]
set_disable_timing sb_6__7_/chanx_right_out[3]
set_disable_timing sb_6__7_/chanx_right_in[3]
set_disable_timing sb_6__7_/chanx_right_out[4]
set_disable_timing sb_6__7_/chanx_right_in[4]
set_disable_timing sb_6__7_/chanx_right_out[5]
set_disable_timing sb_6__7_/chanx_right_in[5]
set_disable_timing sb_6__7_/chanx_right_out[6]
set_disable_timing sb_6__7_/chanx_right_in[6]
set_disable_timing sb_6__7_/chanx_right_out[7]
set_disable_timing sb_6__7_/chanx_right_in[7]
set_disable_timing sb_6__7_/chanx_right_out[8]
set_disable_timing sb_6__7_/chanx_right_in[8]
set_disable_timing sb_6__7_/chanx_right_out[9]
set_disable_timing sb_6__7_/chanx_right_in[9]
set_disable_timing sb_6__7_/chanx_right_out[10]
set_disable_timing sb_6__7_/chanx_right_in[10]
set_disable_timing sb_6__7_/chanx_right_out[11]
set_disable_timing sb_6__7_/chanx_right_in[11]
set_disable_timing sb_6__7_/chanx_right_out[12]
set_disable_timing sb_6__7_/chanx_right_in[12]
set_disable_timing sb_6__7_/chanx_right_out[13]
set_disable_timing sb_6__7_/chanx_right_in[13]
set_disable_timing sb_6__7_/chanx_right_out[14]
set_disable_timing sb_6__7_/chanx_right_in[14]
set_disable_timing sb_6__7_/chanx_right_out[15]
set_disable_timing sb_6__7_/chanx_right_in[15]
set_disable_timing sb_6__7_/chanx_right_out[16]
set_disable_timing sb_6__7_/chanx_right_in[16]
set_disable_timing sb_6__7_/chanx_right_out[17]
set_disable_timing sb_6__7_/chanx_right_in[17]
set_disable_timing sb_6__7_/chanx_right_out[18]
set_disable_timing sb_6__7_/chanx_right_in[18]
set_disable_timing sb_6__7_/chanx_right_in[19]
set_disable_timing sb_6__7_/chanx_right_out[20]
set_disable_timing sb_6__7_/chanx_right_out[21]
set_disable_timing sb_6__7_/chanx_right_in[21]
set_disable_timing sb_6__7_/chanx_right_out[22]
set_disable_timing sb_6__7_/chanx_right_in[22]
set_disable_timing sb_6__7_/chanx_right_out[23]
set_disable_timing sb_6__7_/chanx_right_in[23]
set_disable_timing sb_6__7_/chanx_right_out[24]
set_disable_timing sb_6__7_/chanx_right_in[24]
set_disable_timing sb_6__7_/chanx_right_out[25]
set_disable_timing sb_6__7_/chanx_right_in[25]
set_disable_timing sb_6__7_/chanx_right_in[26]
set_disable_timing sb_6__7_/chanx_right_out[27]
set_disable_timing sb_6__7_/chanx_right_in[27]
set_disable_timing sb_6__7_/chanx_right_out[28]
set_disable_timing sb_6__7_/chanx_right_in[28]
set_disable_timing sb_6__7_/chanx_right_out[29]
set_disable_timing sb_6__7_/chanx_right_in[29]
set_disable_timing sb_6__7_/chanx_right_out[30]
set_disable_timing sb_6__7_/chanx_right_in[30]
set_disable_timing sb_6__7_/chanx_right_out[31]
set_disable_timing sb_6__7_/chanx_right_in[31]
set_disable_timing sb_6__7_/chanx_right_out[32]
set_disable_timing sb_6__7_/chanx_right_in[32]
set_disable_timing sb_6__7_/chany_bottom_in[0]
set_disable_timing sb_6__7_/chany_bottom_out[0]
set_disable_timing sb_6__7_/chany_bottom_in[1]
set_disable_timing sb_6__7_/chany_bottom_out[1]
set_disable_timing sb_6__7_/chany_bottom_in[2]
set_disable_timing sb_6__7_/chany_bottom_out[2]
set_disable_timing sb_6__7_/chany_bottom_out[3]
set_disable_timing sb_6__7_/chany_bottom_in[4]
set_disable_timing sb_6__7_/chany_bottom_out[4]
set_disable_timing sb_6__7_/chany_bottom_in[5]
set_disable_timing sb_6__7_/chany_bottom_out[5]
set_disable_timing sb_6__7_/chany_bottom_in[6]
set_disable_timing sb_6__7_/chany_bottom_out[6]
set_disable_timing sb_6__7_/chany_bottom_out[7]
set_disable_timing sb_6__7_/chany_bottom_in[8]
set_disable_timing sb_6__7_/chany_bottom_out[8]
set_disable_timing sb_6__7_/chany_bottom_in[9]
set_disable_timing sb_6__7_/chany_bottom_out[9]
set_disable_timing sb_6__7_/chany_bottom_in[10]
set_disable_timing sb_6__7_/chany_bottom_out[10]
set_disable_timing sb_6__7_/chany_bottom_in[11]
set_disable_timing sb_6__7_/chany_bottom_out[11]
set_disable_timing sb_6__7_/chany_bottom_in[12]
set_disable_timing sb_6__7_/chany_bottom_out[12]
set_disable_timing sb_6__7_/chany_bottom_in[13]
set_disable_timing sb_6__7_/chany_bottom_out[13]
set_disable_timing sb_6__7_/chany_bottom_in[14]
set_disable_timing sb_6__7_/chany_bottom_out[14]
set_disable_timing sb_6__7_/chany_bottom_in[15]
set_disable_timing sb_6__7_/chany_bottom_out[15]
set_disable_timing sb_6__7_/chany_bottom_in[16]
set_disable_timing sb_6__7_/chany_bottom_out[16]
set_disable_timing sb_6__7_/chany_bottom_in[17]
set_disable_timing sb_6__7_/chany_bottom_out[17]
set_disable_timing sb_6__7_/chany_bottom_in[18]
set_disable_timing sb_6__7_/chany_bottom_out[18]
set_disable_timing sb_6__7_/chany_bottom_in[19]
set_disable_timing sb_6__7_/chany_bottom_out[19]
set_disable_timing sb_6__7_/chany_bottom_in[20]
set_disable_timing sb_6__7_/chany_bottom_out[20]
set_disable_timing sb_6__7_/chany_bottom_in[21]
set_disable_timing sb_6__7_/chany_bottom_out[21]
set_disable_timing sb_6__7_/chany_bottom_in[22]
set_disable_timing sb_6__7_/chany_bottom_out[22]
set_disable_timing sb_6__7_/chany_bottom_in[23]
set_disable_timing sb_6__7_/chany_bottom_out[23]
set_disable_timing sb_6__7_/chany_bottom_in[24]
set_disable_timing sb_6__7_/chany_bottom_out[24]
set_disable_timing sb_6__7_/chany_bottom_in[25]
set_disable_timing sb_6__7_/chany_bottom_out[25]
set_disable_timing sb_6__7_/chany_bottom_in[26]
set_disable_timing sb_6__7_/chany_bottom_out[26]
set_disable_timing sb_6__7_/chany_bottom_out[27]
set_disable_timing sb_6__7_/chany_bottom_out[28]
set_disable_timing sb_6__7_/chany_bottom_in[29]
set_disable_timing sb_6__7_/chany_bottom_out[29]
set_disable_timing sb_6__7_/chany_bottom_in[30]
set_disable_timing sb_6__7_/chany_bottom_out[30]
set_disable_timing sb_6__7_/chany_bottom_in[31]
set_disable_timing sb_6__7_/chany_bottom_out[31]
set_disable_timing sb_6__7_/chany_bottom_in[32]
set_disable_timing sb_6__7_/chany_bottom_out[32]
set_disable_timing sb_6__7_/chanx_left_in[0]
set_disable_timing sb_6__7_/chanx_left_out[0]
set_disable_timing sb_6__7_/chanx_left_in[1]
set_disable_timing sb_6__7_/chanx_left_out[1]
set_disable_timing sb_6__7_/chanx_left_in[2]
set_disable_timing sb_6__7_/chanx_left_out[2]
set_disable_timing sb_6__7_/chanx_left_out[3]
set_disable_timing sb_6__7_/chanx_left_in[4]
set_disable_timing sb_6__7_/chanx_left_out[4]
set_disable_timing sb_6__7_/chanx_left_in[5]
set_disable_timing sb_6__7_/chanx_left_out[5]
set_disable_timing sb_6__7_/chanx_left_in[6]
set_disable_timing sb_6__7_/chanx_left_out[6]
set_disable_timing sb_6__7_/chanx_left_in[7]
set_disable_timing sb_6__7_/chanx_left_out[7]
set_disable_timing sb_6__7_/chanx_left_in[8]
set_disable_timing sb_6__7_/chanx_left_in[9]
set_disable_timing sb_6__7_/chanx_left_out[9]
set_disable_timing sb_6__7_/chanx_left_in[10]
set_disable_timing sb_6__7_/chanx_left_out[10]
set_disable_timing sb_6__7_/chanx_left_in[11]
set_disable_timing sb_6__7_/chanx_left_out[11]
set_disable_timing sb_6__7_/chanx_left_in[12]
set_disable_timing sb_6__7_/chanx_left_out[12]
set_disable_timing sb_6__7_/chanx_left_in[13]
set_disable_timing sb_6__7_/chanx_left_out[13]
set_disable_timing sb_6__7_/chanx_left_in[14]
set_disable_timing sb_6__7_/chanx_left_out[14]
set_disable_timing sb_6__7_/chanx_left_in[15]
set_disable_timing sb_6__7_/chanx_left_out[15]
set_disable_timing sb_6__7_/chanx_left_in[16]
set_disable_timing sb_6__7_/chanx_left_out[16]
set_disable_timing sb_6__7_/chanx_left_in[17]
set_disable_timing sb_6__7_/chanx_left_out[17]
set_disable_timing sb_6__7_/chanx_left_out[18]
set_disable_timing sb_6__7_/chanx_left_out[19]
set_disable_timing sb_6__7_/chanx_left_in[20]
set_disable_timing sb_6__7_/chanx_left_out[20]
set_disable_timing sb_6__7_/chanx_left_in[21]
set_disable_timing sb_6__7_/chanx_left_in[22]
set_disable_timing sb_6__7_/chanx_left_out[22]
set_disable_timing sb_6__7_/chanx_left_in[23]
set_disable_timing sb_6__7_/chanx_left_out[23]
set_disable_timing sb_6__7_/chanx_left_in[24]
set_disable_timing sb_6__7_/chanx_left_out[24]
set_disable_timing sb_6__7_/chanx_left_out[25]
set_disable_timing sb_6__7_/chanx_left_in[26]
set_disable_timing sb_6__7_/chanx_left_out[26]
set_disable_timing sb_6__7_/chanx_left_in[27]
set_disable_timing sb_6__7_/chanx_left_out[27]
set_disable_timing sb_6__7_/chanx_left_in[28]
set_disable_timing sb_6__7_/chanx_left_out[28]
set_disable_timing sb_6__7_/chanx_left_in[29]
set_disable_timing sb_6__7_/chanx_left_out[29]
set_disable_timing sb_6__7_/chanx_left_in[30]
set_disable_timing sb_6__7_/chanx_left_out[30]
set_disable_timing sb_6__7_/chanx_left_out[31]
set_disable_timing sb_6__7_/chanx_left_in[32]
set_disable_timing sb_6__7_/chanx_left_out[32]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_6__7_/right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_6__7_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_6__7_/mux_right_track_0/in[0]
set_disable_timing sb_6__7_/mux_right_track_32/in[0]
set_disable_timing sb_6__7_/mux_right_track_64/in[0]
set_disable_timing sb_6__7_/mux_right_track_0/in[1]
set_disable_timing sb_6__7_/mux_right_track_8/in[0]
set_disable_timing sb_6__7_/mux_right_track_40/in[0]
set_disable_timing sb_6__7_/mux_right_track_8/in[1]
set_disable_timing sb_6__7_/mux_right_track_16/in[0]
set_disable_timing sb_6__7_/mux_right_track_48/in[0]
set_disable_timing sb_6__7_/mux_right_track_16/in[1]
set_disable_timing sb_6__7_/mux_right_track_24/in[0]
set_disable_timing sb_6__7_/mux_right_track_56/in[0]
set_disable_timing sb_6__7_/mux_right_track_24/in[1]
set_disable_timing sb_6__7_/mux_right_track_32/in[1]
set_disable_timing sb_6__7_/mux_right_track_64/in[1]
set_disable_timing sb_6__7_/mux_right_track_0/in[2]
set_disable_timing sb_6__7_/mux_right_track_32/in[2]
set_disable_timing sb_6__7_/mux_right_track_40/in[1]
set_disable_timing sb_6__7_/mux_right_track_8/in[2]
set_disable_timing sb_6__7_/mux_right_track_40/in[2]
set_disable_timing sb_6__7_/mux_right_track_48/in[1]
set_disable_timing sb_6__7_/mux_right_track_16/in[2]
set_disable_timing sb_6__7_/mux_right_track_48/in[2]
set_disable_timing sb_6__7_/mux_right_track_56/in[1]
set_disable_timing sb_6__7_/mux_left_track_1/in[3]
set_disable_timing sb_6__7_/mux_left_track_33/in[4]
set_disable_timing sb_6__7_/mux_left_track_65/in[3]
set_disable_timing sb_6__7_/mux_left_track_1/in[4]
set_disable_timing sb_6__7_/mux_left_track_9/in[4]
set_disable_timing sb_6__7_/mux_left_track_41/in[4]
set_disable_timing sb_6__7_/mux_left_track_9/in[5]
set_disable_timing sb_6__7_/mux_left_track_17/in[4]
set_disable_timing sb_6__7_/mux_left_track_49/in[4]
set_disable_timing sb_6__7_/mux_left_track_17/in[5]
set_disable_timing sb_6__7_/mux_left_track_25/in[4]
set_disable_timing sb_6__7_/mux_left_track_57/in[3]
set_disable_timing sb_6__7_/mux_left_track_25/in[5]
set_disable_timing sb_6__7_/mux_left_track_33/in[5]
set_disable_timing sb_6__7_/mux_left_track_65/in[4]
set_disable_timing sb_6__7_/mux_left_track_1/in[5]
set_disable_timing sb_6__7_/mux_left_track_33/in[6]
set_disable_timing sb_6__7_/mux_left_track_41/in[5]
set_disable_timing sb_6__7_/mux_left_track_9/in[6]
set_disable_timing sb_6__7_/mux_left_track_41/in[6]
set_disable_timing sb_6__7_/mux_left_track_49/in[5]
set_disable_timing sb_6__7_/mux_left_track_17/in[6]
set_disable_timing sb_6__7_/mux_left_track_49/in[6]
set_disable_timing sb_6__7_/mux_left_track_57/in[4]
set_disable_timing sb_6__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_63/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_49/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_47/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_39/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_29/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_27/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_49/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_6__7_/mux_right_track_56/in[2]
set_disable_timing sb_6__7_/mux_left_track_9/in[0]
set_disable_timing sb_6__7_/mux_right_track_48/in[3]
set_disable_timing sb_6__7_/mux_left_track_17/in[0]
set_disable_timing sb_6__7_/mux_right_track_40/in[3]
set_disable_timing sb_6__7_/mux_left_track_25/in[0]
set_disable_timing sb_6__7_/mux_right_track_32/in[3]
set_disable_timing sb_6__7_/mux_left_track_33/in[0]
set_disable_timing sb_6__7_/mux_right_track_24/in[2]
set_disable_timing sb_6__7_/mux_left_track_41/in[0]
set_disable_timing sb_6__7_/mux_right_track_16/in[3]
set_disable_timing sb_6__7_/mux_left_track_49/in[0]
set_disable_timing sb_6__7_/mux_right_track_8/in[3]
set_disable_timing sb_6__7_/mux_left_track_57/in[0]
set_disable_timing sb_6__7_/mux_right_track_0/in[3]
set_disable_timing sb_6__7_/mux_left_track_65/in[0]
set_disable_timing sb_6__7_/mux_right_track_64/in[2]
set_disable_timing sb_6__7_/mux_left_track_1/in[0]
set_disable_timing sb_6__7_/mux_right_track_56/in[3]
set_disable_timing sb_6__7_/mux_left_track_9/in[1]
set_disable_timing sb_6__7_/mux_right_track_48/in[4]
set_disable_timing sb_6__7_/mux_left_track_17/in[1]
set_disable_timing sb_6__7_/mux_right_track_40/in[4]
set_disable_timing sb_6__7_/mux_left_track_25/in[1]
set_disable_timing sb_6__7_/mux_right_track_32/in[4]
set_disable_timing sb_6__7_/mux_left_track_33/in[1]
set_disable_timing sb_6__7_/mux_right_track_24/in[3]
set_disable_timing sb_6__7_/mux_left_track_41/in[1]
set_disable_timing sb_6__7_/mux_right_track_16/in[4]
set_disable_timing sb_6__7_/mux_left_track_49/in[1]
set_disable_timing sb_6__7_/mux_right_track_8/in[4]
set_disable_timing sb_6__7_/mux_left_track_57/in[1]
set_disable_timing sb_6__7_/mux_right_track_0/in[4]
set_disable_timing sb_6__7_/mux_left_track_65/in[1]
set_disable_timing sb_6__7_/mux_right_track_64/in[3]
set_disable_timing sb_6__7_/mux_left_track_1/in[1]
set_disable_timing sb_6__7_/mux_right_track_56/in[4]
set_disable_timing sb_6__7_/mux_left_track_9/in[2]
set_disable_timing sb_6__7_/mux_right_track_48/in[5]
set_disable_timing sb_6__7_/mux_left_track_17/in[2]
set_disable_timing sb_6__7_/mux_right_track_40/in[5]
set_disable_timing sb_6__7_/mux_left_track_25/in[2]
set_disable_timing sb_6__7_/mux_right_track_32/in[5]
set_disable_timing sb_6__7_/mux_left_track_33/in[2]
set_disable_timing sb_6__7_/mux_right_track_24/in[4]
set_disable_timing sb_6__7_/mux_left_track_41/in[2]
set_disable_timing sb_6__7_/mux_right_track_16/in[5]
set_disable_timing sb_6__7_/mux_left_track_49/in[2]
set_disable_timing sb_6__7_/mux_right_track_8/in[5]
set_disable_timing sb_6__7_/mux_left_track_57/in[2]
set_disable_timing sb_6__7_/mux_right_track_0/in[5]
set_disable_timing sb_6__7_/mux_left_track_65/in[2]
set_disable_timing sb_6__7_/mux_right_track_64/in[4]
set_disable_timing sb_6__7_/mux_left_track_1/in[2]
set_disable_timing sb_6__7_/mux_right_track_56/in[5]
set_disable_timing sb_6__7_/mux_left_track_9/in[3]
set_disable_timing sb_6__7_/mux_right_track_48/in[6]
set_disable_timing sb_6__7_/mux_right_track_40/in[6]
set_disable_timing sb_6__7_/mux_left_track_25/in[3]
set_disable_timing sb_6__7_/mux_right_track_32/in[6]
set_disable_timing sb_6__7_/mux_left_track_33/in[3]
set_disable_timing sb_6__7_/mux_right_track_24/in[5]
set_disable_timing sb_6__7_/mux_left_track_41/in[3]
set_disable_timing sb_6__7_/mux_right_track_16/in[6]
set_disable_timing sb_6__7_/mux_left_track_49/in[3]
set_disable_timing sb_6__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_1/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_1/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_6__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_21/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_23/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_25/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_27/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_7/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_33/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_37/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_39/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_41/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_45/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_13/in[1]
set_disable_timing sb_6__7_/mux_bottom_track_15/in[1]
##################################################
# Disable timing for Switch block sb_7__0_
##################################################
set_disable_timing sb_7__0_/chany_top_out[2]
set_disable_timing sb_7__0_/chany_top_out[5]
set_disable_timing sb_7__0_/chany_top_out[6]
set_disable_timing sb_7__0_/chany_top_in[6]
set_disable_timing sb_7__0_/chany_top_out[8]
set_disable_timing sb_7__0_/chany_top_out[10]
set_disable_timing sb_7__0_/chany_top_out[11]
set_disable_timing sb_7__0_/chany_top_out[12]
set_disable_timing sb_7__0_/chany_top_out[13]
set_disable_timing sb_7__0_/chany_top_out[14]
set_disable_timing sb_7__0_/chany_top_out[15]
set_disable_timing sb_7__0_/chany_top_out[18]
set_disable_timing sb_7__0_/chany_top_out[20]
set_disable_timing sb_7__0_/chany_top_out[22]
set_disable_timing sb_7__0_/chany_top_out[23]
set_disable_timing sb_7__0_/chany_top_out[26]
set_disable_timing sb_7__0_/chany_top_out[27]
set_disable_timing sb_7__0_/chany_top_out[30]
set_disable_timing sb_7__0_/chany_top_out[31]
set_disable_timing sb_7__0_/chany_top_in[31]
set_disable_timing sb_7__0_/chany_top_out[32]
set_disable_timing sb_7__0_/chanx_left_in[0]
set_disable_timing sb_7__0_/chanx_left_out[2]
set_disable_timing sb_7__0_/chanx_left_out[3]
set_disable_timing sb_7__0_/chanx_left_out[6]
set_disable_timing sb_7__0_/chanx_left_in[8]
set_disable_timing sb_7__0_/chanx_left_out[10]
set_disable_timing sb_7__0_/chanx_left_out[14]
set_disable_timing sb_7__0_/chanx_left_out[15]
set_disable_timing sb_7__0_/chanx_left_out[19]
set_disable_timing sb_7__0_/chanx_left_in[20]
set_disable_timing sb_7__0_/chanx_left_out[20]
set_disable_timing sb_7__0_/chanx_left_out[21]
set_disable_timing sb_7__0_/chanx_left_out[26]
set_disable_timing sb_7__0_/chanx_left_out[27]
set_disable_timing sb_7__0_/chanx_left_in[28]
set_disable_timing sb_7__0_/chanx_left_out[30]
set_disable_timing sb_7__0_/chanx_left_out[31]
set_disable_timing sb_7__0_/chanx_left_out[32]
set_disable_timing sb_7__0_/top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__0_/top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__0_/top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__0_/top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__0_/left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__0_/left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__0_/left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__0_/mux_top_track_16/in[0]
set_disable_timing sb_7__0_/mux_top_track_32/in[0]
set_disable_timing sb_7__0_/mux_top_track_48/in[0]
set_disable_timing sb_7__0_/mux_top_track_64/in[0]
set_disable_timing sb_7__0_/mux_top_track_0/in[1]
set_disable_timing sb_7__0_/mux_top_track_2/in[0]
set_disable_timing sb_7__0_/mux_top_track_18/in[0]
set_disable_timing sb_7__0_/mux_top_track_34/in[0]
set_disable_timing sb_7__0_/mux_top_track_2/in[1]
set_disable_timing sb_7__0_/mux_top_track_4/in[0]
set_disable_timing sb_7__0_/mux_top_track_20/in[0]
set_disable_timing sb_7__0_/mux_top_track_36/in[0]
set_disable_timing sb_7__0_/mux_top_track_52/in[0]
set_disable_timing sb_7__0_/mux_top_track_4/in[1]
set_disable_timing sb_7__0_/mux_top_track_22/in[0]
set_disable_timing sb_7__0_/mux_top_track_38/in[0]
set_disable_timing sb_7__0_/mux_top_track_54/in[0]
set_disable_timing sb_7__0_/mux_top_track_6/in[1]
set_disable_timing sb_7__0_/mux_top_track_8/in[0]
set_disable_timing sb_7__0_/mux_top_track_24/in[0]
set_disable_timing sb_7__0_/mux_top_track_40/in[0]
set_disable_timing sb_7__0_/mux_top_track_56/in[0]
set_disable_timing sb_7__0_/mux_top_track_8/in[1]
set_disable_timing sb_7__0_/mux_top_track_10/in[0]
set_disable_timing sb_7__0_/mux_top_track_26/in[0]
set_disable_timing sb_7__0_/mux_top_track_42/in[0]
set_disable_timing sb_7__0_/mux_top_track_58/in[0]
set_disable_timing sb_7__0_/mux_top_track_10/in[1]
set_disable_timing sb_7__0_/mux_top_track_12/in[0]
set_disable_timing sb_7__0_/mux_top_track_28/in[0]
set_disable_timing sb_7__0_/mux_top_track_44/in[0]
set_disable_timing sb_7__0_/mux_top_track_60/in[0]
set_disable_timing sb_7__0_/mux_top_track_12/in[1]
set_disable_timing sb_7__0_/mux_top_track_14/in[0]
set_disable_timing sb_7__0_/mux_top_track_30/in[0]
set_disable_timing sb_7__0_/mux_top_track_46/in[0]
set_disable_timing sb_7__0_/mux_top_track_62/in[0]
set_disable_timing sb_7__0_/mux_left_track_1/in[1]
set_disable_timing sb_7__0_/mux_left_track_17/in[1]
set_disable_timing sb_7__0_/mux_left_track_33/in[1]
set_disable_timing sb_7__0_/mux_left_track_49/in[1]
set_disable_timing sb_7__0_/mux_left_track_65/in[1]
set_disable_timing sb_7__0_/mux_left_track_1/in[2]
set_disable_timing sb_7__0_/mux_left_track_3/in[1]
set_disable_timing sb_7__0_/mux_left_track_19/in[1]
set_disable_timing sb_7__0_/mux_left_track_35/in[1]
set_disable_timing sb_7__0_/mux_left_track_51/in[1]
set_disable_timing sb_7__0_/mux_left_track_3/in[2]
set_disable_timing sb_7__0_/mux_left_track_5/in[1]
set_disable_timing sb_7__0_/mux_left_track_21/in[1]
set_disable_timing sb_7__0_/mux_left_track_37/in[1]
set_disable_timing sb_7__0_/mux_left_track_53/in[1]
set_disable_timing sb_7__0_/mux_left_track_5/in[2]
set_disable_timing sb_7__0_/mux_left_track_7/in[1]
set_disable_timing sb_7__0_/mux_left_track_39/in[1]
set_disable_timing sb_7__0_/mux_left_track_55/in[1]
set_disable_timing sb_7__0_/mux_left_track_7/in[2]
set_disable_timing sb_7__0_/mux_left_track_9/in[1]
set_disable_timing sb_7__0_/mux_left_track_25/in[1]
set_disable_timing sb_7__0_/mux_left_track_41/in[1]
set_disable_timing sb_7__0_/mux_left_track_57/in[1]
set_disable_timing sb_7__0_/mux_left_track_9/in[2]
set_disable_timing sb_7__0_/mux_left_track_11/in[1]
set_disable_timing sb_7__0_/mux_left_track_27/in[1]
set_disable_timing sb_7__0_/mux_left_track_43/in[1]
set_disable_timing sb_7__0_/mux_left_track_59/in[1]
set_disable_timing sb_7__0_/mux_left_track_11/in[2]
set_disable_timing sb_7__0_/mux_left_track_13/in[1]
set_disable_timing sb_7__0_/mux_left_track_29/in[1]
set_disable_timing sb_7__0_/mux_left_track_61/in[1]
set_disable_timing sb_7__0_/mux_left_track_13/in[2]
set_disable_timing sb_7__0_/mux_left_track_15/in[1]
set_disable_timing sb_7__0_/mux_left_track_31/in[1]
set_disable_timing sb_7__0_/mux_left_track_47/in[1]
set_disable_timing sb_7__0_/mux_left_track_63/in[1]
set_disable_timing sb_7__0_/mux_left_track_65/in[0]
set_disable_timing sb_7__0_/mux_left_track_63/in[0]
set_disable_timing sb_7__0_/mux_left_track_61/in[0]
set_disable_timing sb_7__0_/mux_left_track_55/in[0]
set_disable_timing sb_7__0_/mux_left_track_53/in[0]
set_disable_timing sb_7__0_/mux_left_track_45/in[0]
set_disable_timing sb_7__0_/mux_left_track_43/in[0]
set_disable_timing sb_7__0_/mux_left_track_41/in[0]
set_disable_timing sb_7__0_/mux_left_track_39/in[0]
set_disable_timing sb_7__0_/mux_left_track_31/in[0]
set_disable_timing sb_7__0_/mux_left_track_29/in[0]
set_disable_timing sb_7__0_/mux_left_track_23/in[0]
set_disable_timing sb_7__0_/mux_left_track_21/in[0]
set_disable_timing sb_7__0_/mux_left_track_13/in[0]
set_disable_timing sb_7__0_/mux_left_track_7/in[0]
set_disable_timing sb_7__0_/mux_left_track_5/in[0]
set_disable_timing sb_7__0_/mux_top_track_0/in[2]
set_disable_timing sb_7__0_/mux_top_track_64/in[1]
set_disable_timing sb_7__0_/mux_top_track_62/in[1]
set_disable_timing sb_7__0_/mux_top_track_60/in[1]
set_disable_timing sb_7__0_/mux_top_track_54/in[1]
set_disable_timing sb_7__0_/mux_top_track_52/in[1]
set_disable_timing sb_7__0_/mux_top_track_50/in[1]
set_disable_timing sb_7__0_/mux_top_track_46/in[1]
set_disable_timing sb_7__0_/mux_top_track_44/in[1]
set_disable_timing sb_7__0_/mux_top_track_40/in[1]
set_disable_timing sb_7__0_/mux_top_track_36/in[1]
set_disable_timing sb_7__0_/mux_top_track_30/in[1]
set_disable_timing sb_7__0_/mux_top_track_28/in[1]
set_disable_timing sb_7__0_/mux_top_track_26/in[1]
set_disable_timing sb_7__0_/mux_top_track_24/in[1]
set_disable_timing sb_7__0_/mux_top_track_22/in[1]
set_disable_timing sb_7__0_/mux_top_track_20/in[1]
set_disable_timing sb_7__0_/mux_top_track_16/in[1]
set_disable_timing sb_7__0_/mux_top_track_12/in[2]
set_disable_timing sb_7__0_/mux_top_track_10/in[2]
set_disable_timing sb_7__0_/mux_top_track_6/in[2]
set_disable_timing sb_7__0_/mux_top_track_4/in[2]
##################################################
# Disable timing for Switch block sb_7__1_
##################################################
set_disable_timing sb_7__1_/chany_top_out[3]
set_disable_timing sb_7__1_/chany_top_out[4]
set_disable_timing sb_7__1_/chany_top_in[5]
set_disable_timing sb_7__1_/chany_top_out[6]
set_disable_timing sb_7__1_/chany_top_out[7]
set_disable_timing sb_7__1_/chany_top_out[8]
set_disable_timing sb_7__1_/chany_top_out[9]
set_disable_timing sb_7__1_/chany_top_out[11]
set_disable_timing sb_7__1_/chany_top_in[11]
set_disable_timing sb_7__1_/chany_top_out[13]
set_disable_timing sb_7__1_/chany_top_out[14]
set_disable_timing sb_7__1_/chany_top_out[15]
set_disable_timing sb_7__1_/chany_top_out[19]
set_disable_timing sb_7__1_/chany_top_out[21]
set_disable_timing sb_7__1_/chany_top_out[23]
set_disable_timing sb_7__1_/chany_top_in[23]
set_disable_timing sb_7__1_/chany_top_out[27]
set_disable_timing sb_7__1_/chany_top_in[27]
set_disable_timing sb_7__1_/chany_top_in[30]
set_disable_timing sb_7__1_/chany_top_out[31]
set_disable_timing sb_7__1_/chany_top_out[32]
set_disable_timing sb_7__1_/chany_bottom_in[2]
set_disable_timing sb_7__1_/chany_bottom_in[5]
set_disable_timing sb_7__1_/chany_bottom_in[6]
set_disable_timing sb_7__1_/chany_bottom_out[6]
set_disable_timing sb_7__1_/chany_bottom_in[8]
set_disable_timing sb_7__1_/chany_bottom_in[10]
set_disable_timing sb_7__1_/chany_bottom_in[11]
set_disable_timing sb_7__1_/chany_bottom_in[12]
set_disable_timing sb_7__1_/chany_bottom_in[13]
set_disable_timing sb_7__1_/chany_bottom_in[14]
set_disable_timing sb_7__1_/chany_bottom_in[15]
set_disable_timing sb_7__1_/chany_bottom_in[18]
set_disable_timing sb_7__1_/chany_bottom_in[20]
set_disable_timing sb_7__1_/chany_bottom_in[22]
set_disable_timing sb_7__1_/chany_bottom_in[23]
set_disable_timing sb_7__1_/chany_bottom_in[26]
set_disable_timing sb_7__1_/chany_bottom_in[27]
set_disable_timing sb_7__1_/chany_bottom_in[30]
set_disable_timing sb_7__1_/chany_bottom_in[31]
set_disable_timing sb_7__1_/chany_bottom_out[31]
set_disable_timing sb_7__1_/chany_bottom_in[32]
set_disable_timing sb_7__1_/chanx_left_out[3]
set_disable_timing sb_7__1_/chanx_left_out[4]
set_disable_timing sb_7__1_/chanx_left_out[6]
set_disable_timing sb_7__1_/chanx_left_in[7]
set_disable_timing sb_7__1_/chanx_left_out[7]
set_disable_timing sb_7__1_/chanx_left_out[9]
set_disable_timing sb_7__1_/chanx_left_out[10]
set_disable_timing sb_7__1_/chanx_left_out[11]
set_disable_timing sb_7__1_/chanx_left_in[12]
set_disable_timing sb_7__1_/chanx_left_out[12]
set_disable_timing sb_7__1_/chanx_left_out[14]
set_disable_timing sb_7__1_/chanx_left_out[15]
set_disable_timing sb_7__1_/chanx_left_in[16]
set_disable_timing sb_7__1_/chanx_left_out[18]
set_disable_timing sb_7__1_/chanx_left_out[19]
set_disable_timing sb_7__1_/chanx_left_out[20]
set_disable_timing sb_7__1_/chanx_left_out[21]
set_disable_timing sb_7__1_/chanx_left_out[22]
set_disable_timing sb_7__1_/chanx_left_out[23]
set_disable_timing sb_7__1_/chanx_left_in[24]
set_disable_timing sb_7__1_/chanx_left_out[24]
set_disable_timing sb_7__1_/chanx_left_in[25]
set_disable_timing sb_7__1_/chanx_left_out[26]
set_disable_timing sb_7__1_/chanx_left_out[27]
set_disable_timing sb_7__1_/chanx_left_out[28]
set_disable_timing sb_7__1_/chanx_left_out[30]
set_disable_timing sb_7__1_/chanx_left_out[31]
set_disable_timing sb_7__1_/chanx_left_out[32]
set_disable_timing sb_7__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_7__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_7__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_7__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_7__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_7__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_7__1_/top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__1_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__1_/top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__1_/top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__1_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__1_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__1_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__1_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0]
set_disable_timing sb_7__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0]
set_disable_timing sb_7__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0]
set_disable_timing sb_7__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0]
set_disable_timing sb_7__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0]
set_disable_timing sb_7__1_/mux_top_track_0/in[0]
set_disable_timing sb_7__1_/mux_top_track_32/in[0]
set_disable_timing sb_7__1_/mux_top_track_64/in[0]
set_disable_timing sb_7__1_/mux_top_track_0/in[1]
set_disable_timing sb_7__1_/mux_top_track_8/in[0]
set_disable_timing sb_7__1_/mux_top_track_40/in[0]
set_disable_timing sb_7__1_/mux_top_track_16/in[0]
set_disable_timing sb_7__1_/mux_top_track_24/in[0]
set_disable_timing sb_7__1_/mux_top_track_32/in[1]
set_disable_timing sb_7__1_/mux_top_track_0/in[2]
set_disable_timing sb_7__1_/mux_top_track_32/in[2]
set_disable_timing sb_7__1_/mux_top_track_40/in[1]
set_disable_timing sb_7__1_/mux_top_track_8/in[1]
set_disable_timing sb_7__1_/mux_top_track_40/in[2]
set_disable_timing sb_7__1_/mux_top_track_48/in[0]
set_disable_timing sb_7__1_/mux_top_track_16/in[1]
set_disable_timing sb_7__1_/mux_top_track_48/in[1]
set_disable_timing sb_7__1_/mux_top_track_56/in[0]
set_disable_timing sb_7__1_/mux_top_track_24/in[1]
set_disable_timing sb_7__1_/mux_top_track_56/in[1]
set_disable_timing sb_7__1_/mux_top_track_64/in[1]
set_disable_timing sb_7__1_/mux_top_track_0/in[3]
set_disable_timing sb_7__1_/mux_top_track_32/in[3]
set_disable_timing sb_7__1_/mux_top_track_64/in[2]
set_disable_timing sb_7__1_/mux_top_track_0/in[4]
set_disable_timing sb_7__1_/mux_top_track_8/in[2]
set_disable_timing sb_7__1_/mux_top_track_40/in[3]
set_disable_timing sb_7__1_/mux_top_track_8/in[3]
set_disable_timing sb_7__1_/mux_top_track_16/in[2]
set_disable_timing sb_7__1_/mux_top_track_16/in[3]
set_disable_timing sb_7__1_/mux_top_track_56/in[2]
set_disable_timing sb_7__1_/mux_bottom_track_1/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_33/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_65/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_1/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_9/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_41/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_9/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_17/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_17/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_25/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_57/in[0]
set_disable_timing sb_7__1_/mux_bottom_track_25/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_33/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_65/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_1/in[2]
set_disable_timing sb_7__1_/mux_bottom_track_33/in[2]
set_disable_timing sb_7__1_/mux_bottom_track_41/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_9/in[2]
set_disable_timing sb_7__1_/mux_bottom_track_41/in[2]
set_disable_timing sb_7__1_/mux_bottom_track_49/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_17/in[2]
set_disable_timing sb_7__1_/mux_bottom_track_49/in[2]
set_disable_timing sb_7__1_/mux_bottom_track_57/in[1]
set_disable_timing sb_7__1_/mux_left_track_1/in[2]
set_disable_timing sb_7__1_/mux_left_track_17/in[2]
set_disable_timing sb_7__1_/mux_left_track_33/in[2]
set_disable_timing sb_7__1_/mux_left_track_49/in[2]
set_disable_timing sb_7__1_/mux_left_track_65/in[2]
set_disable_timing sb_7__1_/mux_left_track_3/in[2]
set_disable_timing sb_7__1_/mux_left_track_25/in[2]
set_disable_timing sb_7__1_/mux_left_track_47/in[2]
set_disable_timing sb_7__1_/mux_left_track_5/in[2]
set_disable_timing sb_7__1_/mux_left_track_27/in[2]
set_disable_timing sb_7__1_/mux_left_track_49/in[3]
set_disable_timing sb_7__1_/mux_left_track_7/in[2]
set_disable_timing sb_7__1_/mux_left_track_29/in[2]
set_disable_timing sb_7__1_/mux_left_track_51/in[2]
set_disable_timing sb_7__1_/mux_left_track_9/in[2]
set_disable_timing sb_7__1_/mux_left_track_31/in[2]
set_disable_timing sb_7__1_/mux_left_track_53/in[2]
set_disable_timing sb_7__1_/mux_left_track_1/in[0]
set_disable_timing sb_7__1_/mux_left_track_65/in[0]
set_disable_timing sb_7__1_/mux_left_track_63/in[0]
set_disable_timing sb_7__1_/mux_left_track_61/in[0]
set_disable_timing sb_7__1_/mux_left_track_59/in[0]
set_disable_timing sb_7__1_/mux_left_track_57/in[0]
set_disable_timing sb_7__1_/mux_left_track_65/in[1]
set_disable_timing sb_7__1_/mux_left_track_55/in[0]
set_disable_timing sb_7__1_/mux_left_track_53/in[0]
set_disable_timing sb_7__1_/mux_left_track_51/in[0]
set_disable_timing sb_7__1_/mux_left_track_63/in[1]
set_disable_timing sb_7__1_/mux_left_track_49/in[0]
set_disable_timing sb_7__1_/mux_left_track_47/in[0]
set_disable_timing sb_7__1_/mux_left_track_45/in[0]
set_disable_timing sb_7__1_/mux_left_track_61/in[1]
set_disable_timing sb_7__1_/mux_left_track_43/in[0]
set_disable_timing sb_7__1_/mux_left_track_41/in[0]
set_disable_timing sb_7__1_/mux_left_track_39/in[0]
set_disable_timing sb_7__1_/mux_left_track_37/in[0]
set_disable_timing sb_7__1_/mux_left_track_35/in[0]
set_disable_timing sb_7__1_/mux_left_track_57/in[1]
set_disable_timing sb_7__1_/mux_left_track_31/in[0]
set_disable_timing sb_7__1_/mux_left_track_29/in[0]
set_disable_timing sb_7__1_/mux_left_track_27/in[0]
set_disable_timing sb_7__1_/mux_left_track_55/in[1]
set_disable_timing sb_7__1_/mux_left_track_25/in[0]
set_disable_timing sb_7__1_/mux_left_track_23/in[0]
set_disable_timing sb_7__1_/mux_left_track_21/in[0]
set_disable_timing sb_7__1_/mux_left_track_53/in[1]
set_disable_timing sb_7__1_/mux_left_track_3/in[0]
set_disable_timing sb_7__1_/mux_left_track_5/in[0]
set_disable_timing sb_7__1_/mux_left_track_7/in[0]
set_disable_timing sb_7__1_/mux_left_track_9/in[0]
set_disable_timing sb_7__1_/mux_left_track_11/in[0]
set_disable_timing sb_7__1_/mux_left_track_13/in[0]
set_disable_timing sb_7__1_/mux_left_track_15/in[0]
set_disable_timing sb_7__1_/mux_left_track_19/in[0]
set_disable_timing sb_7__1_/mux_left_track_7/in[1]
set_disable_timing sb_7__1_/mux_left_track_21/in[1]
set_disable_timing sb_7__1_/mux_left_track_23/in[1]
set_disable_timing sb_7__1_/mux_left_track_25/in[1]
set_disable_timing sb_7__1_/mux_left_track_9/in[1]
set_disable_timing sb_7__1_/mux_left_track_29/in[1]
set_disable_timing sb_7__1_/mux_left_track_31/in[1]
set_disable_timing sb_7__1_/mux_left_track_33/in[1]
set_disable_timing sb_7__1_/mux_left_track_37/in[1]
set_disable_timing sb_7__1_/mux_left_track_13/in[1]
set_disable_timing sb_7__1_/mux_left_track_39/in[1]
set_disable_timing sb_7__1_/mux_left_track_41/in[1]
set_disable_timing sb_7__1_/mux_left_track_43/in[1]
set_disable_timing sb_7__1_/mux_left_track_15/in[1]
set_disable_timing sb_7__1_/mux_left_track_45/in[1]
set_disable_timing sb_7__1_/mux_left_track_47/in[1]
set_disable_timing sb_7__1_/mux_left_track_49/in[1]
set_disable_timing sb_7__1_/mux_left_track_17/in[1]
set_disable_timing sb_7__1_/mux_left_track_19/in[1]
set_disable_timing sb_7__1_/mux_bottom_track_65/in[2]
set_disable_timing sb_7__1_/mux_top_track_64/in[3]
set_disable_timing sb_7__1_/mux_bottom_track_1/in[3]
set_disable_timing sb_7__1_/mux_top_track_56/in[3]
set_disable_timing sb_7__1_/mux_bottom_track_9/in[3]
set_disable_timing sb_7__1_/mux_top_track_48/in[3]
set_disable_timing sb_7__1_/mux_bottom_track_17/in[3]
set_disable_timing sb_7__1_/mux_top_track_40/in[4]
set_disable_timing sb_7__1_/mux_top_track_32/in[4]
set_disable_timing sb_7__1_/mux_top_track_24/in[3]
set_disable_timing sb_7__1_/mux_top_track_16/in[4]
set_disable_timing sb_7__1_/mux_bottom_track_49/in[3]
set_disable_timing sb_7__1_/mux_top_track_8/in[4]
set_disable_timing sb_7__1_/mux_top_track_0/in[6]
set_disable_timing sb_7__1_/mux_top_track_64/in[4]
set_disable_timing sb_7__1_/mux_bottom_track_1/in[4]
set_disable_timing sb_7__1_/mux_top_track_56/in[4]
set_disable_timing sb_7__1_/mux_top_track_48/in[4]
set_disable_timing sb_7__1_/mux_bottom_track_17/in[4]
set_disable_timing sb_7__1_/mux_bottom_track_25/in[3]
set_disable_timing sb_7__1_/mux_top_track_32/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_33/in[4]
set_disable_timing sb_7__1_/mux_top_track_24/in[4]
set_disable_timing sb_7__1_/mux_bottom_track_41/in[4]
set_disable_timing sb_7__1_/mux_top_track_16/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_49/in[4]
set_disable_timing sb_7__1_/mux_top_track_8/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_57/in[3]
set_disable_timing sb_7__1_/mux_top_track_0/in[7]
set_disable_timing sb_7__1_/mux_bottom_track_65/in[4]
set_disable_timing sb_7__1_/mux_top_track_64/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_1/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_9/in[5]
set_disable_timing sb_7__1_/mux_top_track_48/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_17/in[5]
set_disable_timing sb_7__1_/mux_top_track_40/in[6]
set_disable_timing sb_7__1_/mux_bottom_track_25/in[4]
set_disable_timing sb_7__1_/mux_top_track_32/in[6]
set_disable_timing sb_7__1_/mux_top_track_24/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_41/in[5]
set_disable_timing sb_7__1_/mux_top_track_16/in[6]
set_disable_timing sb_7__1_/mux_bottom_track_49/in[5]
set_disable_timing sb_7__1_/mux_top_track_8/in[6]
set_disable_timing sb_7__1_/mux_bottom_track_57/in[4]
set_disable_timing sb_7__1_/mux_top_track_0/in[8]
set_disable_timing sb_7__1_/mux_bottom_track_65/in[5]
set_disable_timing sb_7__1_/mux_top_track_64/in[6]
set_disable_timing sb_7__1_/mux_top_track_56/in[6]
set_disable_timing sb_7__1_/mux_bottom_track_9/in[6]
set_disable_timing sb_7__1_/mux_top_track_48/in[6]
set_disable_timing sb_7__1_/mux_top_track_40/in[7]
set_disable_timing sb_7__1_/mux_bottom_track_25/in[5]
set_disable_timing sb_7__1_/mux_bottom_track_33/in[6]
##################################################
# Disable timing for Switch block sb_7__2_
##################################################
set_disable_timing sb_7__2_/chany_top_in[4]
set_disable_timing sb_7__2_/chany_top_out[5]
set_disable_timing sb_7__2_/chany_top_out[7]
set_disable_timing sb_7__2_/chany_top_in[7]
set_disable_timing sb_7__2_/chany_top_out[9]
set_disable_timing sb_7__2_/chany_top_out[10]
set_disable_timing sb_7__2_/chany_top_in[10]
set_disable_timing sb_7__2_/chany_top_out[12]
set_disable_timing sb_7__2_/chany_top_out[14]
set_disable_timing sb_7__2_/chany_top_out[15]
set_disable_timing sb_7__2_/chany_top_in[15]
set_disable_timing sb_7__2_/chany_top_in[19]
set_disable_timing sb_7__2_/chany_top_out[22]
set_disable_timing sb_7__2_/chany_top_in[22]
set_disable_timing sb_7__2_/chany_top_in[26]
set_disable_timing sb_7__2_/chany_top_in[29]
set_disable_timing sb_7__2_/chany_top_in[31]
set_disable_timing sb_7__2_/chany_top_out[32]
set_disable_timing sb_7__2_/chany_bottom_in[3]
set_disable_timing sb_7__2_/chany_bottom_in[4]
set_disable_timing sb_7__2_/chany_bottom_out[5]
set_disable_timing sb_7__2_/chany_bottom_in[6]
set_disable_timing sb_7__2_/chany_bottom_in[7]
set_disable_timing sb_7__2_/chany_bottom_in[8]
set_disable_timing sb_7__2_/chany_bottom_in[9]
set_disable_timing sb_7__2_/chany_bottom_in[11]
set_disable_timing sb_7__2_/chany_bottom_out[11]
set_disable_timing sb_7__2_/chany_bottom_in[13]
set_disable_timing sb_7__2_/chany_bottom_in[14]
set_disable_timing sb_7__2_/chany_bottom_in[15]
set_disable_timing sb_7__2_/chany_bottom_in[19]
set_disable_timing sb_7__2_/chany_bottom_in[21]
set_disable_timing sb_7__2_/chany_bottom_in[23]
set_disable_timing sb_7__2_/chany_bottom_out[23]
set_disable_timing sb_7__2_/chany_bottom_in[27]
set_disable_timing sb_7__2_/chany_bottom_out[27]
set_disable_timing sb_7__2_/chany_bottom_out[30]
set_disable_timing sb_7__2_/chany_bottom_in[31]
set_disable_timing sb_7__2_/chany_bottom_in[32]
set_disable_timing sb_7__2_/chanx_left_out[0]
set_disable_timing sb_7__2_/chanx_left_out[1]
set_disable_timing sb_7__2_/chanx_left_out[2]
set_disable_timing sb_7__2_/chanx_left_in[3]
set_disable_timing sb_7__2_/chanx_left_in[4]
set_disable_timing sb_7__2_/chanx_left_out[4]
set_disable_timing sb_7__2_/chanx_left_out[5]
set_disable_timing sb_7__2_/chanx_left_out[6]
set_disable_timing sb_7__2_/chanx_left_out[7]
set_disable_timing sb_7__2_/chanx_left_out[8]
set_disable_timing sb_7__2_/chanx_left_out[9]
set_disable_timing sb_7__2_/chanx_left_out[11]
set_disable_timing sb_7__2_/chanx_left_in[12]
set_disable_timing sb_7__2_/chanx_left_out[15]
set_disable_timing sb_7__2_/chanx_left_in[16]
set_disable_timing sb_7__2_/chanx_left_out[16]
set_disable_timing sb_7__2_/chanx_left_out[17]
set_disable_timing sb_7__2_/chanx_left_out[18]
set_disable_timing sb_7__2_/chanx_left_out[20]
set_disable_timing sb_7__2_/chanx_left_out[22]
set_disable_timing sb_7__2_/chanx_left_in[23]
set_disable_timing sb_7__2_/chanx_left_in[24]
set_disable_timing sb_7__2_/chanx_left_out[24]
set_disable_timing sb_7__2_/chanx_left_out[25]
set_disable_timing sb_7__2_/chanx_left_out[26]
set_disable_timing sb_7__2_/chanx_left_out[27]
set_disable_timing sb_7__2_/chanx_left_in[28]
set_disable_timing sb_7__2_/chanx_left_out[29]
set_disable_timing sb_7__2_/chanx_left_out[30]
set_disable_timing sb_7__2_/chanx_left_in[31]
set_disable_timing sb_7__2_/chanx_left_out[31]
set_disable_timing sb_7__2_/chanx_left_out[32]
set_disable_timing sb_7__2_/top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_7__2_/top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__2_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_7__2_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__2_/top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__2_/top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__2_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_7__2_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__2_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__2_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__2_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0]
set_disable_timing sb_7__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0]
set_disable_timing sb_7__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0]
set_disable_timing sb_7__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0]
set_disable_timing sb_7__2_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0]
set_disable_timing sb_7__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0]
set_disable_timing sb_7__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0]
set_disable_timing sb_7__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0]
set_disable_timing sb_7__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0]
set_disable_timing sb_7__2_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0]
set_disable_timing sb_7__2_/mux_top_track_0/in[0]
set_disable_timing sb_7__2_/mux_top_track_32/in[0]
set_disable_timing sb_7__2_/mux_top_track_64/in[0]
set_disable_timing sb_7__2_/mux_top_track_0/in[1]
set_disable_timing sb_7__2_/mux_top_track_8/in[0]
set_disable_timing sb_7__2_/mux_top_track_40/in[0]
set_disable_timing sb_7__2_/mux_top_track_8/in[1]
set_disable_timing sb_7__2_/mux_top_track_16/in[0]
set_disable_timing sb_7__2_/mux_top_track_48/in[0]
set_disable_timing sb_7__2_/mux_top_track_16/in[1]
set_disable_timing sb_7__2_/mux_top_track_24/in[0]
set_disable_timing sb_7__2_/mux_top_track_56/in[0]
set_disable_timing sb_7__2_/mux_top_track_24/in[1]
set_disable_timing sb_7__2_/mux_top_track_32/in[1]
set_disable_timing sb_7__2_/mux_top_track_64/in[1]
set_disable_timing sb_7__2_/mux_top_track_0/in[2]
set_disable_timing sb_7__2_/mux_top_track_32/in[2]
set_disable_timing sb_7__2_/mux_top_track_40/in[1]
set_disable_timing sb_7__2_/mux_top_track_8/in[2]
set_disable_timing sb_7__2_/mux_top_track_40/in[2]
set_disable_timing sb_7__2_/mux_top_track_48/in[1]
set_disable_timing sb_7__2_/mux_top_track_48/in[2]
set_disable_timing sb_7__2_/mux_top_track_56/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_1/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_33/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_65/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_1/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_9/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_41/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_9/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_49/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_17/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_25/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_57/in[0]
set_disable_timing sb_7__2_/mux_bottom_track_25/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_33/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_65/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_1/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_33/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_41/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_9/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_41/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_49/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_17/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_49/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_57/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_25/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_57/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_65/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_1/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_33/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_65/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_9/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_17/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_25/in[3]
set_disable_timing sb_7__2_/mux_left_track_1/in[2]
set_disable_timing sb_7__2_/mux_left_track_17/in[2]
set_disable_timing sb_7__2_/mux_left_track_33/in[2]
set_disable_timing sb_7__2_/mux_left_track_49/in[2]
set_disable_timing sb_7__2_/mux_left_track_65/in[2]
set_disable_timing sb_7__2_/mux_left_track_1/in[3]
set_disable_timing sb_7__2_/mux_left_track_3/in[2]
set_disable_timing sb_7__2_/mux_left_track_19/in[2]
set_disable_timing sb_7__2_/mux_left_track_35/in[2]
set_disable_timing sb_7__2_/mux_left_track_51/in[2]
set_disable_timing sb_7__2_/mux_left_track_5/in[2]
set_disable_timing sb_7__2_/mux_left_track_27/in[2]
set_disable_timing sb_7__2_/mux_left_track_49/in[3]
set_disable_timing sb_7__2_/mux_left_track_7/in[2]
set_disable_timing sb_7__2_/mux_left_track_29/in[2]
set_disable_timing sb_7__2_/mux_left_track_51/in[3]
set_disable_timing sb_7__2_/mux_left_track_9/in[2]
set_disable_timing sb_7__2_/mux_left_track_31/in[2]
set_disable_timing sb_7__2_/mux_left_track_53/in[2]
set_disable_timing sb_7__2_/mux_left_track_1/in[0]
set_disable_timing sb_7__2_/mux_left_track_65/in[0]
set_disable_timing sb_7__2_/mux_left_track_63/in[0]
set_disable_timing sb_7__2_/mux_left_track_1/in[1]
set_disable_timing sb_7__2_/mux_left_track_61/in[0]
set_disable_timing sb_7__2_/mux_left_track_59/in[0]
set_disable_timing sb_7__2_/mux_left_track_57/in[0]
set_disable_timing sb_7__2_/mux_left_track_65/in[1]
set_disable_timing sb_7__2_/mux_left_track_55/in[0]
set_disable_timing sb_7__2_/mux_left_track_53/in[0]
set_disable_timing sb_7__2_/mux_left_track_51/in[0]
set_disable_timing sb_7__2_/mux_left_track_63/in[1]
set_disable_timing sb_7__2_/mux_left_track_49/in[0]
set_disable_timing sb_7__2_/mux_left_track_47/in[0]
set_disable_timing sb_7__2_/mux_left_track_45/in[0]
set_disable_timing sb_7__2_/mux_left_track_61/in[1]
set_disable_timing sb_7__2_/mux_left_track_41/in[0]
set_disable_timing sb_7__2_/mux_left_track_39/in[0]
set_disable_timing sb_7__2_/mux_left_track_59/in[1]
set_disable_timing sb_7__2_/mux_left_track_37/in[0]
set_disable_timing sb_7__2_/mux_left_track_35/in[0]
set_disable_timing sb_7__2_/mux_left_track_33/in[0]
set_disable_timing sb_7__2_/mux_left_track_31/in[0]
set_disable_timing sb_7__2_/mux_left_track_27/in[0]
set_disable_timing sb_7__2_/mux_left_track_55/in[1]
set_disable_timing sb_7__2_/mux_left_track_23/in[0]
set_disable_timing sb_7__2_/mux_left_track_21/in[0]
set_disable_timing sb_7__2_/mux_left_track_53/in[1]
set_disable_timing sb_7__2_/mux_left_track_51/in[1]
set_disable_timing sb_7__2_/mux_left_track_3/in[0]
set_disable_timing sb_7__2_/mux_left_track_5/in[0]
set_disable_timing sb_7__2_/mux_left_track_3/in[1]
set_disable_timing sb_7__2_/mux_left_track_9/in[0]
set_disable_timing sb_7__2_/mux_left_track_11/in[0]
set_disable_timing sb_7__2_/mux_left_track_13/in[0]
set_disable_timing sb_7__2_/mux_left_track_5/in[1]
set_disable_timing sb_7__2_/mux_left_track_15/in[0]
set_disable_timing sb_7__2_/mux_left_track_17/in[0]
set_disable_timing sb_7__2_/mux_left_track_19/in[0]
set_disable_timing sb_7__2_/mux_left_track_7/in[1]
set_disable_timing sb_7__2_/mux_left_track_23/in[1]
set_disable_timing sb_7__2_/mux_left_track_25/in[1]
set_disable_timing sb_7__2_/mux_left_track_9/in[1]
set_disable_timing sb_7__2_/mux_left_track_29/in[1]
set_disable_timing sb_7__2_/mux_left_track_31/in[1]
set_disable_timing sb_7__2_/mux_left_track_11/in[1]
set_disable_timing sb_7__2_/mux_left_track_33/in[1]
set_disable_timing sb_7__2_/mux_left_track_35/in[1]
set_disable_timing sb_7__2_/mux_left_track_37/in[1]
set_disable_timing sb_7__2_/mux_left_track_13/in[1]
set_disable_timing sb_7__2_/mux_left_track_41/in[1]
set_disable_timing sb_7__2_/mux_left_track_43/in[1]
set_disable_timing sb_7__2_/mux_left_track_15/in[1]
set_disable_timing sb_7__2_/mux_left_track_45/in[1]
set_disable_timing sb_7__2_/mux_left_track_49/in[1]
set_disable_timing sb_7__2_/mux_left_track_17/in[1]
set_disable_timing sb_7__2_/mux_left_track_19/in[1]
set_disable_timing sb_7__2_/mux_bottom_track_65/in[4]
set_disable_timing sb_7__2_/mux_top_track_64/in[2]
set_disable_timing sb_7__2_/mux_bottom_track_1/in[4]
set_disable_timing sb_7__2_/mux_top_track_56/in[2]
set_disable_timing sb_7__2_/mux_top_track_48/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_17/in[4]
set_disable_timing sb_7__2_/mux_top_track_40/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_25/in[4]
set_disable_timing sb_7__2_/mux_bottom_track_33/in[4]
set_disable_timing sb_7__2_/mux_top_track_24/in[2]
set_disable_timing sb_7__2_/mux_top_track_16/in[3]
set_disable_timing sb_7__2_/mux_top_track_0/in[4]
set_disable_timing sb_7__2_/mux_bottom_track_65/in[5]
set_disable_timing sb_7__2_/mux_top_track_64/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_1/in[5]
set_disable_timing sb_7__2_/mux_top_track_56/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_9/in[5]
set_disable_timing sb_7__2_/mux_top_track_48/in[4]
set_disable_timing sb_7__2_/mux_bottom_track_17/in[5]
set_disable_timing sb_7__2_/mux_bottom_track_25/in[5]
set_disable_timing sb_7__2_/mux_top_track_32/in[4]
set_disable_timing sb_7__2_/mux_bottom_track_33/in[5]
set_disable_timing sb_7__2_/mux_top_track_24/in[3]
set_disable_timing sb_7__2_/mux_bottom_track_41/in[4]
set_disable_timing sb_7__2_/mux_top_track_16/in[4]
set_disable_timing sb_7__2_/mux_bottom_track_49/in[4]
set_disable_timing sb_7__2_/mux_top_track_0/in[5]
set_disable_timing sb_7__2_/mux_top_track_64/in[4]
set_disable_timing sb_7__2_/mux_bottom_track_9/in[6]
set_disable_timing sb_7__2_/mux_bottom_track_17/in[6]
set_disable_timing sb_7__2_/mux_top_track_40/in[5]
set_disable_timing sb_7__2_/mux_top_track_32/in[5]
set_disable_timing sb_7__2_/mux_bottom_track_33/in[6]
set_disable_timing sb_7__2_/mux_top_track_24/in[4]
set_disable_timing sb_7__2_/mux_bottom_track_41/in[5]
set_disable_timing sb_7__2_/mux_top_track_16/in[5]
set_disable_timing sb_7__2_/mux_top_track_8/in[5]
set_disable_timing sb_7__2_/mux_bottom_track_57/in[5]
set_disable_timing sb_7__2_/mux_top_track_0/in[6]
set_disable_timing sb_7__2_/mux_bottom_track_65/in[7]
set_disable_timing sb_7__2_/mux_top_track_64/in[5]
set_disable_timing sb_7__2_/mux_bottom_track_1/in[7]
set_disable_timing sb_7__2_/mux_top_track_56/in[5]
set_disable_timing sb_7__2_/mux_bottom_track_9/in[7]
set_disable_timing sb_7__2_/mux_top_track_48/in[6]
set_disable_timing sb_7__2_/mux_bottom_track_17/in[7]
set_disable_timing sb_7__2_/mux_top_track_40/in[6]
set_disable_timing sb_7__2_/mux_bottom_track_25/in[7]
set_disable_timing sb_7__2_/mux_top_track_32/in[6]
##################################################
# Disable timing for Switch block sb_7__3_
##################################################
set_disable_timing sb_7__3_/chany_top_out[0]
set_disable_timing sb_7__3_/chany_top_out[6]
set_disable_timing sb_7__3_/chany_top_in[6]
set_disable_timing sb_7__3_/chany_top_in[7]
set_disable_timing sb_7__3_/chany_top_in[9]
set_disable_timing sb_7__3_/chany_top_out[10]
set_disable_timing sb_7__3_/chany_top_out[11]
set_disable_timing sb_7__3_/chany_top_in[11]
set_disable_timing sb_7__3_/chany_top_out[13]
set_disable_timing sb_7__3_/chany_top_in[14]
set_disable_timing sb_7__3_/chany_top_out[15]
set_disable_timing sb_7__3_/chany_top_in[15]
set_disable_timing sb_7__3_/chany_top_in[18]
set_disable_timing sb_7__3_/chany_top_in[19]
set_disable_timing sb_7__3_/chany_top_in[21]
set_disable_timing sb_7__3_/chany_top_out[23]
set_disable_timing sb_7__3_/chany_top_in[23]
set_disable_timing sb_7__3_/chany_top_out[24]
set_disable_timing sb_7__3_/chany_top_in[25]
set_disable_timing sb_7__3_/chany_top_in[27]
set_disable_timing sb_7__3_/chany_top_in[28]
set_disable_timing sb_7__3_/chany_top_in[30]
set_disable_timing sb_7__3_/chany_top_in[31]
set_disable_timing sb_7__3_/chany_top_out[32]
set_disable_timing sb_7__3_/chany_top_in[32]
set_disable_timing sb_7__3_/chany_bottom_out[4]
set_disable_timing sb_7__3_/chany_bottom_in[5]
set_disable_timing sb_7__3_/chany_bottom_in[7]
set_disable_timing sb_7__3_/chany_bottom_out[7]
set_disable_timing sb_7__3_/chany_bottom_in[9]
set_disable_timing sb_7__3_/chany_bottom_in[10]
set_disable_timing sb_7__3_/chany_bottom_out[10]
set_disable_timing sb_7__3_/chany_bottom_in[12]
set_disable_timing sb_7__3_/chany_bottom_in[14]
set_disable_timing sb_7__3_/chany_bottom_in[15]
set_disable_timing sb_7__3_/chany_bottom_out[15]
set_disable_timing sb_7__3_/chany_bottom_out[19]
set_disable_timing sb_7__3_/chany_bottom_in[22]
set_disable_timing sb_7__3_/chany_bottom_out[22]
set_disable_timing sb_7__3_/chany_bottom_out[26]
set_disable_timing sb_7__3_/chany_bottom_out[29]
set_disable_timing sb_7__3_/chany_bottom_out[31]
set_disable_timing sb_7__3_/chany_bottom_in[32]
set_disable_timing sb_7__3_/chanx_left_in[1]
set_disable_timing sb_7__3_/chanx_left_out[1]
set_disable_timing sb_7__3_/chanx_left_out[2]
set_disable_timing sb_7__3_/chanx_left_out[5]
set_disable_timing sb_7__3_/chanx_left_out[6]
set_disable_timing sb_7__3_/chanx_left_out[8]
set_disable_timing sb_7__3_/chanx_left_in[9]
set_disable_timing sb_7__3_/chanx_left_out[9]
set_disable_timing sb_7__3_/chanx_left_out[10]
set_disable_timing sb_7__3_/chanx_left_in[12]
set_disable_timing sb_7__3_/chanx_left_out[12]
set_disable_timing sb_7__3_/chanx_left_in[14]
set_disable_timing sb_7__3_/chanx_left_out[14]
set_disable_timing sb_7__3_/chanx_left_out[15]
set_disable_timing sb_7__3_/chanx_left_in[16]
set_disable_timing sb_7__3_/chanx_left_out[17]
set_disable_timing sb_7__3_/chanx_left_in[18]
set_disable_timing sb_7__3_/chanx_left_out[18]
set_disable_timing sb_7__3_/chanx_left_out[19]
set_disable_timing sb_7__3_/chanx_left_in[20]
set_disable_timing sb_7__3_/chanx_left_out[20]
set_disable_timing sb_7__3_/chanx_left_out[21]
set_disable_timing sb_7__3_/chanx_left_out[22]
set_disable_timing sb_7__3_/chanx_left_out[23]
set_disable_timing sb_7__3_/chanx_left_in[24]
set_disable_timing sb_7__3_/chanx_left_out[24]
set_disable_timing sb_7__3_/chanx_left_in[26]
set_disable_timing sb_7__3_/chanx_left_out[26]
set_disable_timing sb_7__3_/chanx_left_in[27]
set_disable_timing sb_7__3_/chanx_left_out[27]
set_disable_timing sb_7__3_/chanx_left_in[28]
set_disable_timing sb_7__3_/chanx_left_out[28]
set_disable_timing sb_7__3_/chanx_left_out[29]
set_disable_timing sb_7__3_/chanx_left_out[30]
set_disable_timing sb_7__3_/chanx_left_in[31]
set_disable_timing sb_7__3_/chanx_left_out[31]
set_disable_timing sb_7__3_/chanx_left_in[32]
set_disable_timing sb_7__3_/chanx_left_out[32]
set_disable_timing sb_7__3_/top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__3_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_7__3_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__3_/top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__3_/top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__3_/top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_7__3_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__3_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_7__3_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__3_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__3_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__3_/mux_top_track_0/in[0]
set_disable_timing sb_7__3_/mux_top_track_64/in[0]
set_disable_timing sb_7__3_/mux_top_track_0/in[1]
set_disable_timing sb_7__3_/mux_top_track_8/in[0]
set_disable_timing sb_7__3_/mux_top_track_40/in[0]
set_disable_timing sb_7__3_/mux_top_track_8/in[1]
set_disable_timing sb_7__3_/mux_top_track_16/in[0]
set_disable_timing sb_7__3_/mux_top_track_48/in[0]
set_disable_timing sb_7__3_/mux_top_track_16/in[1]
set_disable_timing sb_7__3_/mux_top_track_24/in[0]
set_disable_timing sb_7__3_/mux_top_track_56/in[0]
set_disable_timing sb_7__3_/mux_top_track_24/in[1]
set_disable_timing sb_7__3_/mux_top_track_32/in[1]
set_disable_timing sb_7__3_/mux_top_track_64/in[1]
set_disable_timing sb_7__3_/mux_top_track_0/in[2]
set_disable_timing sb_7__3_/mux_top_track_32/in[2]
set_disable_timing sb_7__3_/mux_top_track_40/in[1]
set_disable_timing sb_7__3_/mux_top_track_8/in[2]
set_disable_timing sb_7__3_/mux_top_track_40/in[2]
set_disable_timing sb_7__3_/mux_top_track_48/in[1]
set_disable_timing sb_7__3_/mux_top_track_16/in[2]
set_disable_timing sb_7__3_/mux_top_track_48/in[2]
set_disable_timing sb_7__3_/mux_top_track_56/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_1/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_33/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_65/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_1/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_9/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_41/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_9/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_17/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_49/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_17/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_25/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_57/in[0]
set_disable_timing sb_7__3_/mux_bottom_track_25/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_33/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_65/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_1/in[2]
set_disable_timing sb_7__3_/mux_bottom_track_41/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_9/in[2]
set_disable_timing sb_7__3_/mux_bottom_track_41/in[2]
set_disable_timing sb_7__3_/mux_bottom_track_49/in[1]
set_disable_timing sb_7__3_/mux_bottom_track_17/in[2]
set_disable_timing sb_7__3_/mux_bottom_track_49/in[2]
set_disable_timing sb_7__3_/mux_bottom_track_57/in[1]
set_disable_timing sb_7__3_/mux_left_track_1/in[0]
set_disable_timing sb_7__3_/mux_left_track_65/in[0]
set_disable_timing sb_7__3_/mux_left_track_63/in[0]
set_disable_timing sb_7__3_/mux_left_track_61/in[0]
set_disable_timing sb_7__3_/mux_left_track_59/in[0]
set_disable_timing sb_7__3_/mux_left_track_57/in[0]
set_disable_timing sb_7__3_/mux_left_track_65/in[1]
set_disable_timing sb_7__3_/mux_left_track_55/in[0]
set_disable_timing sb_7__3_/mux_left_track_53/in[0]
set_disable_timing sb_7__3_/mux_left_track_63/in[1]
set_disable_timing sb_7__3_/mux_left_track_49/in[0]
set_disable_timing sb_7__3_/mux_left_track_47/in[0]
set_disable_timing sb_7__3_/mux_left_track_45/in[0]
set_disable_timing sb_7__3_/mux_left_track_61/in[1]
set_disable_timing sb_7__3_/mux_left_track_43/in[0]
set_disable_timing sb_7__3_/mux_left_track_41/in[0]
set_disable_timing sb_7__3_/mux_left_track_39/in[0]
set_disable_timing sb_7__3_/mux_left_track_59/in[1]
set_disable_timing sb_7__3_/mux_left_track_37/in[0]
set_disable_timing sb_7__3_/mux_left_track_35/in[0]
set_disable_timing sb_7__3_/mux_left_track_33/in[0]
set_disable_timing sb_7__3_/mux_left_track_57/in[1]
set_disable_timing sb_7__3_/mux_left_track_31/in[0]
set_disable_timing sb_7__3_/mux_left_track_29/in[0]
set_disable_timing sb_7__3_/mux_left_track_27/in[0]
set_disable_timing sb_7__3_/mux_left_track_55/in[1]
set_disable_timing sb_7__3_/mux_left_track_25/in[0]
set_disable_timing sb_7__3_/mux_left_track_21/in[0]
set_disable_timing sb_7__3_/mux_left_track_53/in[1]
set_disable_timing sb_7__3_/mux_left_track_51/in[1]
set_disable_timing sb_7__3_/mux_left_track_3/in[0]
set_disable_timing sb_7__3_/mux_left_track_5/in[0]
set_disable_timing sb_7__3_/mux_left_track_3/in[1]
set_disable_timing sb_7__3_/mux_left_track_11/in[0]
set_disable_timing sb_7__3_/mux_left_track_13/in[0]
set_disable_timing sb_7__3_/mux_left_track_5/in[1]
set_disable_timing sb_7__3_/mux_left_track_15/in[0]
set_disable_timing sb_7__3_/mux_left_track_17/in[0]
set_disable_timing sb_7__3_/mux_left_track_19/in[0]
set_disable_timing sb_7__3_/mux_left_track_7/in[1]
set_disable_timing sb_7__3_/mux_left_track_21/in[1]
set_disable_timing sb_7__3_/mux_left_track_23/in[1]
set_disable_timing sb_7__3_/mux_left_track_25/in[1]
set_disable_timing sb_7__3_/mux_left_track_9/in[1]
set_disable_timing sb_7__3_/mux_left_track_29/in[1]
set_disable_timing sb_7__3_/mux_left_track_31/in[1]
set_disable_timing sb_7__3_/mux_left_track_11/in[1]
set_disable_timing sb_7__3_/mux_left_track_35/in[1]
set_disable_timing sb_7__3_/mux_left_track_37/in[1]
set_disable_timing sb_7__3_/mux_left_track_13/in[1]
set_disable_timing sb_7__3_/mux_left_track_39/in[1]
set_disable_timing sb_7__3_/mux_left_track_41/in[1]
set_disable_timing sb_7__3_/mux_left_track_43/in[1]
set_disable_timing sb_7__3_/mux_left_track_45/in[1]
set_disable_timing sb_7__3_/mux_left_track_47/in[1]
set_disable_timing sb_7__3_/mux_left_track_49/in[1]
set_disable_timing sb_7__3_/mux_left_track_17/in[1]
set_disable_timing sb_7__3_/mux_left_track_19/in[1]
set_disable_timing sb_7__3_/mux_top_track_0/in[3]
set_disable_timing sb_7__3_/mux_top_track_64/in[2]
set_disable_timing sb_7__3_/mux_bottom_track_1/in[3]
set_disable_timing sb_7__3_/mux_top_track_56/in[2]
set_disable_timing sb_7__3_/mux_bottom_track_9/in[3]
set_disable_timing sb_7__3_/mux_top_track_48/in[3]
set_disable_timing sb_7__3_/mux_bottom_track_17/in[3]
set_disable_timing sb_7__3_/mux_top_track_40/in[3]
set_disable_timing sb_7__3_/mux_top_track_32/in[3]
set_disable_timing sb_7__3_/mux_bottom_track_33/in[3]
set_disable_timing sb_7__3_/mux_bottom_track_41/in[3]
set_disable_timing sb_7__3_/mux_top_track_16/in[3]
set_disable_timing sb_7__3_/mux_top_track_8/in[3]
set_disable_timing sb_7__3_/mux_top_track_0/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_65/in[3]
set_disable_timing sb_7__3_/mux_top_track_64/in[3]
set_disable_timing sb_7__3_/mux_top_track_56/in[3]
set_disable_timing sb_7__3_/mux_bottom_track_9/in[4]
set_disable_timing sb_7__3_/mux_top_track_48/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_17/in[4]
set_disable_timing sb_7__3_/mux_top_track_40/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_25/in[3]
set_disable_timing sb_7__3_/mux_top_track_32/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_33/in[4]
set_disable_timing sb_7__3_/mux_top_track_24/in[3]
set_disable_timing sb_7__3_/mux_top_track_16/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_49/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_57/in[3]
set_disable_timing sb_7__3_/mux_top_track_0/in[5]
set_disable_timing sb_7__3_/mux_bottom_track_65/in[4]
set_disable_timing sb_7__3_/mux_top_track_64/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_1/in[5]
set_disable_timing sb_7__3_/mux_top_track_56/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_9/in[5]
set_disable_timing sb_7__3_/mux_top_track_48/in[5]
set_disable_timing sb_7__3_/mux_bottom_track_25/in[4]
set_disable_timing sb_7__3_/mux_top_track_32/in[5]
set_disable_timing sb_7__3_/mux_bottom_track_33/in[5]
set_disable_timing sb_7__3_/mux_top_track_24/in[4]
set_disable_timing sb_7__3_/mux_bottom_track_41/in[5]
set_disable_timing sb_7__3_/mux_bottom_track_49/in[5]
set_disable_timing sb_7__3_/mux_top_track_8/in[5]
set_disable_timing sb_7__3_/mux_bottom_track_57/in[4]
set_disable_timing sb_7__3_/mux_top_track_0/in[6]
set_disable_timing sb_7__3_/mux_bottom_track_65/in[5]
set_disable_timing sb_7__3_/mux_top_track_64/in[5]
set_disable_timing sb_7__3_/mux_bottom_track_1/in[6]
set_disable_timing sb_7__3_/mux_bottom_track_9/in[6]
set_disable_timing sb_7__3_/mux_top_track_48/in[6]
set_disable_timing sb_7__3_/mux_bottom_track_17/in[6]
set_disable_timing sb_7__3_/mux_top_track_40/in[6]
set_disable_timing sb_7__3_/mux_bottom_track_25/in[5]
set_disable_timing sb_7__3_/mux_top_track_32/in[6]
set_disable_timing sb_7__3_/mux_bottom_track_33/in[6]
##################################################
# Disable timing for Switch block sb_7__3_
##################################################
set_disable_timing sb_7__4_/chany_top_out[0]
set_disable_timing sb_7__4_/chany_top_out[1]
set_disable_timing sb_7__4_/chany_top_in[3]
set_disable_timing sb_7__4_/chany_top_in[5]
set_disable_timing sb_7__4_/chany_top_in[6]
set_disable_timing sb_7__4_/chany_top_out[7]
set_disable_timing sb_7__4_/chany_top_in[7]
set_disable_timing sb_7__4_/chany_top_in[8]
set_disable_timing sb_7__4_/chany_top_in[10]
set_disable_timing sb_7__4_/chany_top_out[11]
set_disable_timing sb_7__4_/chany_top_in[11]
set_disable_timing sb_7__4_/chany_top_in[13]
set_disable_timing sb_7__4_/chany_top_out[14]
set_disable_timing sb_7__4_/chany_top_in[14]
set_disable_timing sb_7__4_/chany_top_in[15]
set_disable_timing sb_7__4_/chany_top_in[17]
set_disable_timing sb_7__4_/chany_top_in[18]
set_disable_timing sb_7__4_/chany_top_in[19]
set_disable_timing sb_7__4_/chany_top_in[20]
set_disable_timing sb_7__4_/chany_top_in[22]
set_disable_timing sb_7__4_/chany_top_in[23]
set_disable_timing sb_7__4_/chany_top_out[24]
set_disable_timing sb_7__4_/chany_top_in[24]
set_disable_timing sb_7__4_/chany_top_out[25]
set_disable_timing sb_7__4_/chany_top_in[26]
set_disable_timing sb_7__4_/chany_top_in[27]
set_disable_timing sb_7__4_/chany_top_out[28]
set_disable_timing sb_7__4_/chany_top_in[29]
set_disable_timing sb_7__4_/chany_top_in[30]
set_disable_timing sb_7__4_/chany_top_in[31]
set_disable_timing sb_7__4_/chany_top_out[32]
set_disable_timing sb_7__4_/chany_top_in[32]
set_disable_timing sb_7__4_/chany_bottom_in[0]
set_disable_timing sb_7__4_/chany_bottom_in[6]
set_disable_timing sb_7__4_/chany_bottom_out[6]
set_disable_timing sb_7__4_/chany_bottom_out[7]
set_disable_timing sb_7__4_/chany_bottom_out[9]
set_disable_timing sb_7__4_/chany_bottom_in[10]
set_disable_timing sb_7__4_/chany_bottom_in[11]
set_disable_timing sb_7__4_/chany_bottom_out[11]
set_disable_timing sb_7__4_/chany_bottom_in[13]
set_disable_timing sb_7__4_/chany_bottom_out[14]
set_disable_timing sb_7__4_/chany_bottom_in[15]
set_disable_timing sb_7__4_/chany_bottom_out[15]
set_disable_timing sb_7__4_/chany_bottom_out[18]
set_disable_timing sb_7__4_/chany_bottom_out[19]
set_disable_timing sb_7__4_/chany_bottom_out[21]
set_disable_timing sb_7__4_/chany_bottom_in[23]
set_disable_timing sb_7__4_/chany_bottom_out[23]
set_disable_timing sb_7__4_/chany_bottom_in[24]
set_disable_timing sb_7__4_/chany_bottom_out[25]
set_disable_timing sb_7__4_/chany_bottom_out[27]
set_disable_timing sb_7__4_/chany_bottom_out[28]
set_disable_timing sb_7__4_/chany_bottom_out[30]
set_disable_timing sb_7__4_/chany_bottom_out[31]
set_disable_timing sb_7__4_/chany_bottom_in[32]
set_disable_timing sb_7__4_/chany_bottom_out[32]
set_disable_timing sb_7__4_/chanx_left_in[0]
set_disable_timing sb_7__4_/chanx_left_out[0]
set_disable_timing sb_7__4_/chanx_left_in[1]
set_disable_timing sb_7__4_/chanx_left_out[1]
set_disable_timing sb_7__4_/chanx_left_in[2]
set_disable_timing sb_7__4_/chanx_left_out[2]
set_disable_timing sb_7__4_/chanx_left_in[3]
set_disable_timing sb_7__4_/chanx_left_out[3]
set_disable_timing sb_7__4_/chanx_left_in[4]
set_disable_timing sb_7__4_/chanx_left_out[4]
set_disable_timing sb_7__4_/chanx_left_in[5]
set_disable_timing sb_7__4_/chanx_left_out[6]
set_disable_timing sb_7__4_/chanx_left_out[7]
set_disable_timing sb_7__4_/chanx_left_out[9]
set_disable_timing sb_7__4_/chanx_left_out[11]
set_disable_timing sb_7__4_/chanx_left_in[12]
set_disable_timing sb_7__4_/chanx_left_out[12]
set_disable_timing sb_7__4_/chanx_left_out[13]
set_disable_timing sb_7__4_/chanx_left_out[14]
set_disable_timing sb_7__4_/chanx_left_in[15]
set_disable_timing sb_7__4_/chanx_left_out[15]
set_disable_timing sb_7__4_/chanx_left_in[16]
set_disable_timing sb_7__4_/chanx_left_out[16]
set_disable_timing sb_7__4_/chanx_left_in[17]
set_disable_timing sb_7__4_/chanx_left_out[17]
set_disable_timing sb_7__4_/chanx_left_out[18]
set_disable_timing sb_7__4_/chanx_left_out[19]
set_disable_timing sb_7__4_/chanx_left_out[21]
set_disable_timing sb_7__4_/chanx_left_in[22]
set_disable_timing sb_7__4_/chanx_left_out[22]
set_disable_timing sb_7__4_/chanx_left_out[23]
set_disable_timing sb_7__4_/chanx_left_out[24]
set_disable_timing sb_7__4_/chanx_left_out[25]
set_disable_timing sb_7__4_/chanx_left_out[26]
set_disable_timing sb_7__4_/chanx_left_in[27]
set_disable_timing sb_7__4_/chanx_left_out[27]
set_disable_timing sb_7__4_/chanx_left_in[28]
set_disable_timing sb_7__4_/chanx_left_out[28]
set_disable_timing sb_7__4_/chanx_left_in[29]
set_disable_timing sb_7__4_/chanx_left_out[29]
set_disable_timing sb_7__4_/chanx_left_in[31]
set_disable_timing sb_7__4_/chanx_left_out[31]
set_disable_timing sb_7__4_/chanx_left_out[32]
set_disable_timing sb_7__4_/top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__4_/top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__4_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__4_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_7__4_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__4_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__4_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__4_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__4_/mux_top_track_0/in[0]
set_disable_timing sb_7__4_/mux_top_track_32/in[0]
set_disable_timing sb_7__4_/mux_top_track_64/in[0]
set_disable_timing sb_7__4_/mux_top_track_0/in[1]
set_disable_timing sb_7__4_/mux_top_track_8/in[0]
set_disable_timing sb_7__4_/mux_top_track_8/in[1]
set_disable_timing sb_7__4_/mux_top_track_16/in[0]
set_disable_timing sb_7__4_/mux_top_track_48/in[0]
set_disable_timing sb_7__4_/mux_top_track_16/in[1]
set_disable_timing sb_7__4_/mux_top_track_24/in[0]
set_disable_timing sb_7__4_/mux_top_track_56/in[0]
set_disable_timing sb_7__4_/mux_top_track_24/in[1]
set_disable_timing sb_7__4_/mux_top_track_32/in[1]
set_disable_timing sb_7__4_/mux_top_track_64/in[1]
set_disable_timing sb_7__4_/mux_top_track_0/in[2]
set_disable_timing sb_7__4_/mux_top_track_40/in[1]
set_disable_timing sb_7__4_/mux_top_track_8/in[2]
set_disable_timing sb_7__4_/mux_top_track_40/in[2]
set_disable_timing sb_7__4_/mux_top_track_48/in[1]
set_disable_timing sb_7__4_/mux_top_track_16/in[2]
set_disable_timing sb_7__4_/mux_top_track_48/in[2]
set_disable_timing sb_7__4_/mux_top_track_56/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_1/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_33/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_65/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_1/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_9/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_41/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_9/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_17/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_49/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_17/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_25/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_57/in[0]
set_disable_timing sb_7__4_/mux_bottom_track_25/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_33/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_65/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_1/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_33/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_41/in[1]
set_disable_timing sb_7__4_/mux_bottom_track_9/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_41/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_17/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_49/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_57/in[1]
set_disable_timing sb_7__4_/mux_left_track_1/in[0]
set_disable_timing sb_7__4_/mux_left_track_65/in[0]
set_disable_timing sb_7__4_/mux_left_track_63/in[0]
set_disable_timing sb_7__4_/mux_left_track_1/in[1]
set_disable_timing sb_7__4_/mux_left_track_59/in[0]
set_disable_timing sb_7__4_/mux_left_track_57/in[0]
set_disable_timing sb_7__4_/mux_left_track_65/in[1]
set_disable_timing sb_7__4_/mux_left_track_55/in[0]
set_disable_timing sb_7__4_/mux_left_track_53/in[0]
set_disable_timing sb_7__4_/mux_left_track_51/in[0]
set_disable_timing sb_7__4_/mux_left_track_63/in[1]
set_disable_timing sb_7__4_/mux_left_track_49/in[0]
set_disable_timing sb_7__4_/mux_left_track_47/in[0]
set_disable_timing sb_7__4_/mux_left_track_45/in[0]
set_disable_timing sb_7__4_/mux_left_track_61/in[1]
set_disable_timing sb_7__4_/mux_left_track_43/in[0]
set_disable_timing sb_7__4_/mux_left_track_41/in[0]
set_disable_timing sb_7__4_/mux_left_track_39/in[0]
set_disable_timing sb_7__4_/mux_left_track_59/in[1]
set_disable_timing sb_7__4_/mux_left_track_37/in[0]
set_disable_timing sb_7__4_/mux_left_track_35/in[0]
set_disable_timing sb_7__4_/mux_left_track_33/in[0]
set_disable_timing sb_7__4_/mux_left_track_57/in[1]
set_disable_timing sb_7__4_/mux_left_track_31/in[0]
set_disable_timing sb_7__4_/mux_left_track_29/in[0]
set_disable_timing sb_7__4_/mux_left_track_27/in[0]
set_disable_timing sb_7__4_/mux_left_track_55/in[1]
set_disable_timing sb_7__4_/mux_left_track_25/in[0]
set_disable_timing sb_7__4_/mux_left_track_23/in[0]
set_disable_timing sb_7__4_/mux_left_track_21/in[0]
set_disable_timing sb_7__4_/mux_left_track_53/in[1]
set_disable_timing sb_7__4_/mux_left_track_51/in[1]
set_disable_timing sb_7__4_/mux_left_track_3/in[0]
set_disable_timing sb_7__4_/mux_left_track_5/in[0]
set_disable_timing sb_7__4_/mux_left_track_7/in[0]
set_disable_timing sb_7__4_/mux_left_track_3/in[1]
set_disable_timing sb_7__4_/mux_left_track_9/in[0]
set_disable_timing sb_7__4_/mux_left_track_13/in[0]
set_disable_timing sb_7__4_/mux_left_track_5/in[1]
set_disable_timing sb_7__4_/mux_left_track_15/in[0]
set_disable_timing sb_7__4_/mux_left_track_19/in[0]
set_disable_timing sb_7__4_/mux_left_track_7/in[1]
set_disable_timing sb_7__4_/mux_left_track_23/in[1]
set_disable_timing sb_7__4_/mux_left_track_25/in[1]
set_disable_timing sb_7__4_/mux_left_track_9/in[1]
set_disable_timing sb_7__4_/mux_left_track_27/in[1]
set_disable_timing sb_7__4_/mux_left_track_29/in[1]
set_disable_timing sb_7__4_/mux_left_track_31/in[1]
set_disable_timing sb_7__4_/mux_left_track_33/in[1]
set_disable_timing sb_7__4_/mux_left_track_35/in[1]
set_disable_timing sb_7__4_/mux_left_track_37/in[1]
set_disable_timing sb_7__4_/mux_left_track_13/in[1]
set_disable_timing sb_7__4_/mux_left_track_39/in[1]
set_disable_timing sb_7__4_/mux_left_track_43/in[1]
set_disable_timing sb_7__4_/mux_left_track_15/in[1]
set_disable_timing sb_7__4_/mux_left_track_45/in[1]
set_disable_timing sb_7__4_/mux_left_track_47/in[1]
set_disable_timing sb_7__4_/mux_left_track_49/in[1]
set_disable_timing sb_7__4_/mux_left_track_17/in[1]
set_disable_timing sb_7__4_/mux_left_track_19/in[1]
set_disable_timing sb_7__4_/mux_top_track_0/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_65/in[2]
set_disable_timing sb_7__4_/mux_top_track_64/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_1/in[3]
set_disable_timing sb_7__4_/mux_top_track_56/in[2]
set_disable_timing sb_7__4_/mux_bottom_track_9/in[3]
set_disable_timing sb_7__4_/mux_top_track_48/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_17/in[3]
set_disable_timing sb_7__4_/mux_top_track_40/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_25/in[2]
set_disable_timing sb_7__4_/mux_top_track_32/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_33/in[3]
set_disable_timing sb_7__4_/mux_top_track_24/in[2]
set_disable_timing sb_7__4_/mux_top_track_16/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_49/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_57/in[2]
set_disable_timing sb_7__4_/mux_top_track_0/in[4]
set_disable_timing sb_7__4_/mux_bottom_track_65/in[3]
set_disable_timing sb_7__4_/mux_top_track_64/in[3]
set_disable_timing sb_7__4_/mux_top_track_56/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_9/in[4]
set_disable_timing sb_7__4_/mux_top_track_48/in[4]
set_disable_timing sb_7__4_/mux_bottom_track_17/in[4]
set_disable_timing sb_7__4_/mux_top_track_40/in[4]
set_disable_timing sb_7__4_/mux_top_track_32/in[4]
set_disable_timing sb_7__4_/mux_bottom_track_33/in[4]
set_disable_timing sb_7__4_/mux_top_track_24/in[3]
set_disable_timing sb_7__4_/mux_bottom_track_41/in[4]
set_disable_timing sb_7__4_/mux_top_track_16/in[4]
set_disable_timing sb_7__4_/mux_bottom_track_49/in[4]
set_disable_timing sb_7__4_/mux_top_track_8/in[4]
set_disable_timing sb_7__4_/mux_bottom_track_57/in[3]
set_disable_timing sb_7__4_/mux_top_track_0/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_65/in[4]
set_disable_timing sb_7__4_/mux_top_track_64/in[4]
set_disable_timing sb_7__4_/mux_bottom_track_1/in[5]
set_disable_timing sb_7__4_/mux_top_track_56/in[4]
set_disable_timing sb_7__4_/mux_top_track_48/in[5]
set_disable_timing sb_7__4_/mux_top_track_40/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_25/in[4]
set_disable_timing sb_7__4_/mux_top_track_32/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_33/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_41/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_49/in[5]
set_disable_timing sb_7__4_/mux_top_track_8/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_57/in[4]
set_disable_timing sb_7__4_/mux_top_track_0/in[6]
set_disable_timing sb_7__4_/mux_bottom_track_65/in[5]
set_disable_timing sb_7__4_/mux_top_track_64/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_1/in[6]
set_disable_timing sb_7__4_/mux_top_track_56/in[5]
set_disable_timing sb_7__4_/mux_bottom_track_9/in[6]
set_disable_timing sb_7__4_/mux_top_track_48/in[6]
set_disable_timing sb_7__4_/mux_bottom_track_17/in[6]
set_disable_timing sb_7__4_/mux_top_track_40/in[6]
set_disable_timing sb_7__4_/mux_bottom_track_25/in[5]
set_disable_timing sb_7__4_/mux_top_track_32/in[6]
##################################################
# Disable timing for Switch block sb_7__3_
##################################################
set_disable_timing sb_7__5_/chany_top_out[0]
set_disable_timing sb_7__5_/chany_top_out[1]
set_disable_timing sb_7__5_/chany_top_out[2]
set_disable_timing sb_7__5_/chany_top_in[2]
set_disable_timing sb_7__5_/chany_top_in[3]
set_disable_timing sb_7__5_/chany_top_out[4]
set_disable_timing sb_7__5_/chany_top_in[4]
set_disable_timing sb_7__5_/chany_top_in[5]
set_disable_timing sb_7__5_/chany_top_in[6]
set_disable_timing sb_7__5_/chany_top_in[7]
set_disable_timing sb_7__5_/chany_top_out[8]
set_disable_timing sb_7__5_/chany_top_in[9]
set_disable_timing sb_7__5_/chany_top_in[10]
set_disable_timing sb_7__5_/chany_top_in[11]
set_disable_timing sb_7__5_/chany_top_in[12]
set_disable_timing sb_7__5_/chany_top_in[13]
set_disable_timing sb_7__5_/chany_top_in[14]
set_disable_timing sb_7__5_/chany_top_out[15]
set_disable_timing sb_7__5_/chany_top_out[16]
set_disable_timing sb_7__5_/chany_top_in[16]
set_disable_timing sb_7__5_/chany_top_in[17]
set_disable_timing sb_7__5_/chany_top_in[18]
set_disable_timing sb_7__5_/chany_top_in[19]
set_disable_timing sb_7__5_/chany_top_out[20]
set_disable_timing sb_7__5_/chany_top_in[21]
set_disable_timing sb_7__5_/chany_top_in[22]
set_disable_timing sb_7__5_/chany_top_in[23]
set_disable_timing sb_7__5_/chany_top_out[24]
set_disable_timing sb_7__5_/chany_top_out[25]
set_disable_timing sb_7__5_/chany_top_in[25]
set_disable_timing sb_7__5_/chany_top_out[26]
set_disable_timing sb_7__5_/chany_top_in[26]
set_disable_timing sb_7__5_/chany_top_in[27]
set_disable_timing sb_7__5_/chany_top_in[28]
set_disable_timing sb_7__5_/chany_top_out[29]
set_disable_timing sb_7__5_/chany_top_in[29]
set_disable_timing sb_7__5_/chany_top_in[30]
set_disable_timing sb_7__5_/chany_top_in[31]
set_disable_timing sb_7__5_/chany_top_out[32]
set_disable_timing sb_7__5_/chany_top_in[32]
set_disable_timing sb_7__5_/chany_bottom_in[0]
set_disable_timing sb_7__5_/chany_bottom_in[1]
set_disable_timing sb_7__5_/chany_bottom_out[3]
set_disable_timing sb_7__5_/chany_bottom_out[5]
set_disable_timing sb_7__5_/chany_bottom_out[6]
set_disable_timing sb_7__5_/chany_bottom_in[7]
set_disable_timing sb_7__5_/chany_bottom_out[7]
set_disable_timing sb_7__5_/chany_bottom_out[8]
set_disable_timing sb_7__5_/chany_bottom_out[10]
set_disable_timing sb_7__5_/chany_bottom_in[11]
set_disable_timing sb_7__5_/chany_bottom_out[11]
set_disable_timing sb_7__5_/chany_bottom_out[13]
set_disable_timing sb_7__5_/chany_bottom_in[14]
set_disable_timing sb_7__5_/chany_bottom_out[14]
set_disable_timing sb_7__5_/chany_bottom_out[15]
set_disable_timing sb_7__5_/chany_bottom_out[17]
set_disable_timing sb_7__5_/chany_bottom_out[18]
set_disable_timing sb_7__5_/chany_bottom_out[19]
set_disable_timing sb_7__5_/chany_bottom_out[20]
set_disable_timing sb_7__5_/chany_bottom_out[22]
set_disable_timing sb_7__5_/chany_bottom_out[23]
set_disable_timing sb_7__5_/chany_bottom_in[24]
set_disable_timing sb_7__5_/chany_bottom_out[24]
set_disable_timing sb_7__5_/chany_bottom_in[25]
set_disable_timing sb_7__5_/chany_bottom_out[26]
set_disable_timing sb_7__5_/chany_bottom_out[27]
set_disable_timing sb_7__5_/chany_bottom_in[28]
set_disable_timing sb_7__5_/chany_bottom_out[29]
set_disable_timing sb_7__5_/chany_bottom_out[30]
set_disable_timing sb_7__5_/chany_bottom_out[31]
set_disable_timing sb_7__5_/chany_bottom_in[32]
set_disable_timing sb_7__5_/chany_bottom_out[32]
set_disable_timing sb_7__5_/chanx_left_in[0]
set_disable_timing sb_7__5_/chanx_left_out[0]
set_disable_timing sb_7__5_/chanx_left_in[1]
set_disable_timing sb_7__5_/chanx_left_out[1]
set_disable_timing sb_7__5_/chanx_left_in[2]
set_disable_timing sb_7__5_/chanx_left_out[2]
set_disable_timing sb_7__5_/chanx_left_in[3]
set_disable_timing sb_7__5_/chanx_left_out[3]
set_disable_timing sb_7__5_/chanx_left_in[4]
set_disable_timing sb_7__5_/chanx_left_out[4]
set_disable_timing sb_7__5_/chanx_left_in[5]
set_disable_timing sb_7__5_/chanx_left_out[5]
set_disable_timing sb_7__5_/chanx_left_in[6]
set_disable_timing sb_7__5_/chanx_left_in[7]
set_disable_timing sb_7__5_/chanx_left_out[7]
set_disable_timing sb_7__5_/chanx_left_in[8]
set_disable_timing sb_7__5_/chanx_left_in[9]
set_disable_timing sb_7__5_/chanx_left_out[9]
set_disable_timing sb_7__5_/chanx_left_in[10]
set_disable_timing sb_7__5_/chanx_left_out[10]
set_disable_timing sb_7__5_/chanx_left_out[11]
set_disable_timing sb_7__5_/chanx_left_in[12]
set_disable_timing sb_7__5_/chanx_left_out[12]
set_disable_timing sb_7__5_/chanx_left_in[13]
set_disable_timing sb_7__5_/chanx_left_in[14]
set_disable_timing sb_7__5_/chanx_left_out[14]
set_disable_timing sb_7__5_/chanx_left_in[15]
set_disable_timing sb_7__5_/chanx_left_in[16]
set_disable_timing sb_7__5_/chanx_left_out[16]
set_disable_timing sb_7__5_/chanx_left_in[17]
set_disable_timing sb_7__5_/chanx_left_in[18]
set_disable_timing sb_7__5_/chanx_left_out[18]
set_disable_timing sb_7__5_/chanx_left_in[19]
set_disable_timing sb_7__5_/chanx_left_out[19]
set_disable_timing sb_7__5_/chanx_left_out[20]
set_disable_timing sb_7__5_/chanx_left_out[22]
set_disable_timing sb_7__5_/chanx_left_out[23]
set_disable_timing sb_7__5_/chanx_left_out[24]
set_disable_timing sb_7__5_/chanx_left_in[25]
set_disable_timing sb_7__5_/chanx_left_out[25]
set_disable_timing sb_7__5_/chanx_left_in[26]
set_disable_timing sb_7__5_/chanx_left_out[26]
set_disable_timing sb_7__5_/chanx_left_in[27]
set_disable_timing sb_7__5_/chanx_left_out[27]
set_disable_timing sb_7__5_/chanx_left_in[28]
set_disable_timing sb_7__5_/chanx_left_out[28]
set_disable_timing sb_7__5_/chanx_left_in[29]
set_disable_timing sb_7__5_/chanx_left_out[29]
set_disable_timing sb_7__5_/chanx_left_in[30]
set_disable_timing sb_7__5_/chanx_left_out[31]
set_disable_timing sb_7__5_/chanx_left_in[32]
set_disable_timing sb_7__5_/chanx_left_out[32]
set_disable_timing sb_7__5_/top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_7__5_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__5_/top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__5_/top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__5_/top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__5_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__5_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__5_/mux_top_track_0/in[0]
set_disable_timing sb_7__5_/mux_top_track_32/in[0]
set_disable_timing sb_7__5_/mux_top_track_64/in[0]
set_disable_timing sb_7__5_/mux_top_track_0/in[1]
set_disable_timing sb_7__5_/mux_top_track_8/in[0]
set_disable_timing sb_7__5_/mux_top_track_40/in[0]
set_disable_timing sb_7__5_/mux_top_track_8/in[1]
set_disable_timing sb_7__5_/mux_top_track_16/in[0]
set_disable_timing sb_7__5_/mux_top_track_48/in[0]
set_disable_timing sb_7__5_/mux_top_track_16/in[1]
set_disable_timing sb_7__5_/mux_top_track_24/in[0]
set_disable_timing sb_7__5_/mux_top_track_56/in[0]
set_disable_timing sb_7__5_/mux_top_track_24/in[1]
set_disable_timing sb_7__5_/mux_top_track_32/in[1]
set_disable_timing sb_7__5_/mux_top_track_64/in[1]
set_disable_timing sb_7__5_/mux_top_track_0/in[2]
set_disable_timing sb_7__5_/mux_top_track_32/in[2]
set_disable_timing sb_7__5_/mux_top_track_40/in[1]
set_disable_timing sb_7__5_/mux_top_track_8/in[2]
set_disable_timing sb_7__5_/mux_top_track_40/in[2]
set_disable_timing sb_7__5_/mux_top_track_48/in[1]
set_disable_timing sb_7__5_/mux_top_track_16/in[2]
set_disable_timing sb_7__5_/mux_top_track_48/in[2]
set_disable_timing sb_7__5_/mux_top_track_56/in[1]
set_disable_timing sb_7__5_/mux_bottom_track_33/in[0]
set_disable_timing sb_7__5_/mux_bottom_track_65/in[0]
set_disable_timing sb_7__5_/mux_bottom_track_1/in[1]
set_disable_timing sb_7__5_/mux_bottom_track_9/in[0]
set_disable_timing sb_7__5_/mux_bottom_track_41/in[0]
set_disable_timing sb_7__5_/mux_bottom_track_17/in[0]
set_disable_timing sb_7__5_/mux_bottom_track_49/in[0]
set_disable_timing sb_7__5_/mux_bottom_track_17/in[1]
set_disable_timing sb_7__5_/mux_bottom_track_25/in[0]
set_disable_timing sb_7__5_/mux_bottom_track_25/in[1]
set_disable_timing sb_7__5_/mux_bottom_track_65/in[1]
set_disable_timing sb_7__5_/mux_bottom_track_1/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_33/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_41/in[1]
set_disable_timing sb_7__5_/mux_bottom_track_9/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_41/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_49/in[1]
set_disable_timing sb_7__5_/mux_bottom_track_17/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_49/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_57/in[1]
set_disable_timing sb_7__5_/mux_left_track_1/in[0]
set_disable_timing sb_7__5_/mux_left_track_65/in[0]
set_disable_timing sb_7__5_/mux_left_track_63/in[0]
set_disable_timing sb_7__5_/mux_left_track_1/in[1]
set_disable_timing sb_7__5_/mux_left_track_61/in[0]
set_disable_timing sb_7__5_/mux_left_track_59/in[0]
set_disable_timing sb_7__5_/mux_left_track_57/in[0]
set_disable_timing sb_7__5_/mux_left_track_65/in[1]
set_disable_timing sb_7__5_/mux_left_track_55/in[0]
set_disable_timing sb_7__5_/mux_left_track_53/in[0]
set_disable_timing sb_7__5_/mux_left_track_51/in[0]
set_disable_timing sb_7__5_/mux_left_track_63/in[1]
set_disable_timing sb_7__5_/mux_left_track_49/in[0]
set_disable_timing sb_7__5_/mux_left_track_47/in[0]
set_disable_timing sb_7__5_/mux_left_track_45/in[0]
set_disable_timing sb_7__5_/mux_left_track_43/in[0]
set_disable_timing sb_7__5_/mux_left_track_41/in[0]
set_disable_timing sb_7__5_/mux_left_track_39/in[0]
set_disable_timing sb_7__5_/mux_left_track_59/in[1]
set_disable_timing sb_7__5_/mux_left_track_37/in[0]
set_disable_timing sb_7__5_/mux_left_track_35/in[0]
set_disable_timing sb_7__5_/mux_left_track_33/in[0]
set_disable_timing sb_7__5_/mux_left_track_57/in[1]
set_disable_timing sb_7__5_/mux_left_track_29/in[0]
set_disable_timing sb_7__5_/mux_left_track_27/in[0]
set_disable_timing sb_7__5_/mux_left_track_55/in[1]
set_disable_timing sb_7__5_/mux_left_track_25/in[0]
set_disable_timing sb_7__5_/mux_left_track_23/in[0]
set_disable_timing sb_7__5_/mux_left_track_21/in[0]
set_disable_timing sb_7__5_/mux_left_track_53/in[1]
set_disable_timing sb_7__5_/mux_left_track_51/in[1]
set_disable_timing sb_7__5_/mux_left_track_3/in[0]
set_disable_timing sb_7__5_/mux_left_track_5/in[0]
set_disable_timing sb_7__5_/mux_left_track_7/in[0]
set_disable_timing sb_7__5_/mux_left_track_3/in[1]
set_disable_timing sb_7__5_/mux_left_track_9/in[0]
set_disable_timing sb_7__5_/mux_left_track_11/in[0]
set_disable_timing sb_7__5_/mux_left_track_13/in[0]
set_disable_timing sb_7__5_/mux_left_track_5/in[1]
set_disable_timing sb_7__5_/mux_left_track_15/in[0]
set_disable_timing sb_7__5_/mux_left_track_19/in[0]
set_disable_timing sb_7__5_/mux_left_track_7/in[1]
set_disable_timing sb_7__5_/mux_left_track_21/in[1]
set_disable_timing sb_7__5_/mux_left_track_23/in[1]
set_disable_timing sb_7__5_/mux_left_track_25/in[1]
set_disable_timing sb_7__5_/mux_left_track_9/in[1]
set_disable_timing sb_7__5_/mux_left_track_29/in[1]
set_disable_timing sb_7__5_/mux_left_track_31/in[1]
set_disable_timing sb_7__5_/mux_left_track_11/in[1]
set_disable_timing sb_7__5_/mux_left_track_33/in[1]
set_disable_timing sb_7__5_/mux_left_track_37/in[1]
set_disable_timing sb_7__5_/mux_left_track_39/in[1]
set_disable_timing sb_7__5_/mux_left_track_41/in[1]
set_disable_timing sb_7__5_/mux_left_track_15/in[1]
set_disable_timing sb_7__5_/mux_left_track_45/in[1]
set_disable_timing sb_7__5_/mux_left_track_47/in[1]
set_disable_timing sb_7__5_/mux_left_track_49/in[1]
set_disable_timing sb_7__5_/mux_left_track_17/in[1]
set_disable_timing sb_7__5_/mux_left_track_19/in[1]
set_disable_timing sb_7__5_/mux_top_track_0/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_65/in[2]
set_disable_timing sb_7__5_/mux_top_track_64/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_1/in[3]
set_disable_timing sb_7__5_/mux_top_track_56/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_9/in[3]
set_disable_timing sb_7__5_/mux_top_track_48/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_17/in[3]
set_disable_timing sb_7__5_/mux_top_track_40/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_25/in[2]
set_disable_timing sb_7__5_/mux_top_track_32/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_33/in[3]
set_disable_timing sb_7__5_/mux_top_track_24/in[2]
set_disable_timing sb_7__5_/mux_bottom_track_41/in[3]
set_disable_timing sb_7__5_/mux_top_track_16/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_49/in[3]
set_disable_timing sb_7__5_/mux_top_track_8/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_57/in[2]
set_disable_timing sb_7__5_/mux_top_track_0/in[4]
set_disable_timing sb_7__5_/mux_bottom_track_65/in[3]
set_disable_timing sb_7__5_/mux_top_track_64/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_1/in[4]
set_disable_timing sb_7__5_/mux_top_track_56/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_9/in[4]
set_disable_timing sb_7__5_/mux_top_track_48/in[4]
set_disable_timing sb_7__5_/mux_bottom_track_17/in[4]
set_disable_timing sb_7__5_/mux_top_track_40/in[4]
set_disable_timing sb_7__5_/mux_bottom_track_25/in[3]
set_disable_timing sb_7__5_/mux_top_track_32/in[4]
set_disable_timing sb_7__5_/mux_bottom_track_33/in[4]
set_disable_timing sb_7__5_/mux_top_track_24/in[3]
set_disable_timing sb_7__5_/mux_bottom_track_41/in[4]
set_disable_timing sb_7__5_/mux_top_track_16/in[4]
set_disable_timing sb_7__5_/mux_bottom_track_49/in[4]
set_disable_timing sb_7__5_/mux_top_track_8/in[4]
set_disable_timing sb_7__5_/mux_bottom_track_57/in[3]
set_disable_timing sb_7__5_/mux_top_track_0/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_65/in[4]
set_disable_timing sb_7__5_/mux_top_track_64/in[4]
set_disable_timing sb_7__5_/mux_bottom_track_1/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_9/in[5]
set_disable_timing sb_7__5_/mux_top_track_48/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_17/in[5]
set_disable_timing sb_7__5_/mux_top_track_40/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_25/in[4]
set_disable_timing sb_7__5_/mux_top_track_32/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_33/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_41/in[5]
set_disable_timing sb_7__5_/mux_top_track_16/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_49/in[5]
set_disable_timing sb_7__5_/mux_top_track_8/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_57/in[4]
set_disable_timing sb_7__5_/mux_top_track_0/in[6]
set_disable_timing sb_7__5_/mux_bottom_track_65/in[5]
set_disable_timing sb_7__5_/mux_top_track_64/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_1/in[6]
set_disable_timing sb_7__5_/mux_top_track_56/in[5]
set_disable_timing sb_7__5_/mux_bottom_track_9/in[6]
set_disable_timing sb_7__5_/mux_top_track_48/in[6]
set_disable_timing sb_7__5_/mux_bottom_track_17/in[6]
set_disable_timing sb_7__5_/mux_top_track_40/in[6]
set_disable_timing sb_7__5_/mux_top_track_32/in[6]
set_disable_timing sb_7__5_/mux_bottom_track_33/in[6]
##################################################
# Disable timing for Switch block sb_7__3_
##################################################
set_disable_timing sb_7__6_/chany_top_out[0]
set_disable_timing sb_7__6_/chany_top_out[1]
set_disable_timing sb_7__6_/chany_top_in[1]
set_disable_timing sb_7__6_/chany_top_out[2]
set_disable_timing sb_7__6_/chany_top_in[2]
set_disable_timing sb_7__6_/chany_top_out[3]
set_disable_timing sb_7__6_/chany_top_in[3]
set_disable_timing sb_7__6_/chany_top_out[4]
set_disable_timing sb_7__6_/chany_top_in[4]
set_disable_timing sb_7__6_/chany_top_out[5]
set_disable_timing sb_7__6_/chany_top_in[5]
set_disable_timing sb_7__6_/chany_top_in[6]
set_disable_timing sb_7__6_/chany_top_in[7]
set_disable_timing sb_7__6_/chany_top_out[8]
set_disable_timing sb_7__6_/chany_top_in[8]
set_disable_timing sb_7__6_/chany_top_out[9]
set_disable_timing sb_7__6_/chany_top_in[9]
set_disable_timing sb_7__6_/chany_top_in[10]
set_disable_timing sb_7__6_/chany_top_in[11]
set_disable_timing sb_7__6_/chany_top_out[12]
set_disable_timing sb_7__6_/chany_top_in[12]
set_disable_timing sb_7__6_/chany_top_in[13]
set_disable_timing sb_7__6_/chany_top_in[15]
set_disable_timing sb_7__6_/chany_top_out[16]
set_disable_timing sb_7__6_/chany_top_in[16]
set_disable_timing sb_7__6_/chany_top_out[17]
set_disable_timing sb_7__6_/chany_top_in[17]
set_disable_timing sb_7__6_/chany_top_in[18]
set_disable_timing sb_7__6_/chany_top_in[19]
set_disable_timing sb_7__6_/chany_top_out[20]
set_disable_timing sb_7__6_/chany_top_in[20]
set_disable_timing sb_7__6_/chany_top_out[21]
set_disable_timing sb_7__6_/chany_top_in[21]
set_disable_timing sb_7__6_/chany_top_in[22]
set_disable_timing sb_7__6_/chany_top_in[23]
set_disable_timing sb_7__6_/chany_top_out[24]
set_disable_timing sb_7__6_/chany_top_in[24]
set_disable_timing sb_7__6_/chany_top_out[25]
set_disable_timing sb_7__6_/chany_top_in[25]
set_disable_timing sb_7__6_/chany_top_out[26]
set_disable_timing sb_7__6_/chany_top_in[26]
set_disable_timing sb_7__6_/chany_top_out[27]
set_disable_timing sb_7__6_/chany_top_in[27]
set_disable_timing sb_7__6_/chany_top_out[28]
set_disable_timing sb_7__6_/chany_top_in[28]
set_disable_timing sb_7__6_/chany_top_in[29]
set_disable_timing sb_7__6_/chany_top_out[30]
set_disable_timing sb_7__6_/chany_top_in[30]
set_disable_timing sb_7__6_/chany_top_in[31]
set_disable_timing sb_7__6_/chany_top_out[32]
set_disable_timing sb_7__6_/chany_top_in[32]
set_disable_timing sb_7__6_/chany_bottom_in[0]
set_disable_timing sb_7__6_/chany_bottom_in[1]
set_disable_timing sb_7__6_/chany_bottom_in[2]
set_disable_timing sb_7__6_/chany_bottom_out[2]
set_disable_timing sb_7__6_/chany_bottom_out[3]
set_disable_timing sb_7__6_/chany_bottom_in[4]
set_disable_timing sb_7__6_/chany_bottom_out[4]
set_disable_timing sb_7__6_/chany_bottom_out[5]
set_disable_timing sb_7__6_/chany_bottom_out[6]
set_disable_timing sb_7__6_/chany_bottom_out[7]
set_disable_timing sb_7__6_/chany_bottom_in[8]
set_disable_timing sb_7__6_/chany_bottom_out[9]
set_disable_timing sb_7__6_/chany_bottom_out[10]
set_disable_timing sb_7__6_/chany_bottom_out[11]
set_disable_timing sb_7__6_/chany_bottom_out[12]
set_disable_timing sb_7__6_/chany_bottom_out[13]
set_disable_timing sb_7__6_/chany_bottom_out[14]
set_disable_timing sb_7__6_/chany_bottom_in[15]
set_disable_timing sb_7__6_/chany_bottom_in[16]
set_disable_timing sb_7__6_/chany_bottom_out[16]
set_disable_timing sb_7__6_/chany_bottom_out[17]
set_disable_timing sb_7__6_/chany_bottom_out[18]
set_disable_timing sb_7__6_/chany_bottom_out[19]
set_disable_timing sb_7__6_/chany_bottom_in[20]
set_disable_timing sb_7__6_/chany_bottom_out[21]
set_disable_timing sb_7__6_/chany_bottom_out[22]
set_disable_timing sb_7__6_/chany_bottom_out[23]
set_disable_timing sb_7__6_/chany_bottom_in[24]
set_disable_timing sb_7__6_/chany_bottom_in[25]
set_disable_timing sb_7__6_/chany_bottom_out[25]
set_disable_timing sb_7__6_/chany_bottom_in[26]
set_disable_timing sb_7__6_/chany_bottom_out[26]
set_disable_timing sb_7__6_/chany_bottom_out[27]
set_disable_timing sb_7__6_/chany_bottom_out[28]
set_disable_timing sb_7__6_/chany_bottom_in[29]
set_disable_timing sb_7__6_/chany_bottom_out[29]
set_disable_timing sb_7__6_/chany_bottom_out[30]
set_disable_timing sb_7__6_/chany_bottom_out[31]
set_disable_timing sb_7__6_/chany_bottom_in[32]
set_disable_timing sb_7__6_/chany_bottom_out[32]
set_disable_timing sb_7__6_/chanx_left_in[0]
set_disable_timing sb_7__6_/chanx_left_out[0]
set_disable_timing sb_7__6_/chanx_left_in[1]
set_disable_timing sb_7__6_/chanx_left_out[1]
set_disable_timing sb_7__6_/chanx_left_in[2]
set_disable_timing sb_7__6_/chanx_left_out[2]
set_disable_timing sb_7__6_/chanx_left_in[3]
set_disable_timing sb_7__6_/chanx_left_out[3]
set_disable_timing sb_7__6_/chanx_left_in[4]
set_disable_timing sb_7__6_/chanx_left_out[4]
set_disable_timing sb_7__6_/chanx_left_in[5]
set_disable_timing sb_7__6_/chanx_left_out[5]
set_disable_timing sb_7__6_/chanx_left_in[6]
set_disable_timing sb_7__6_/chanx_left_out[6]
set_disable_timing sb_7__6_/chanx_left_in[7]
set_disable_timing sb_7__6_/chanx_left_out[7]
set_disable_timing sb_7__6_/chanx_left_in[8]
set_disable_timing sb_7__6_/chanx_left_out[8]
set_disable_timing sb_7__6_/chanx_left_in[9]
set_disable_timing sb_7__6_/chanx_left_out[9]
set_disable_timing sb_7__6_/chanx_left_out[10]
set_disable_timing sb_7__6_/chanx_left_in[11]
set_disable_timing sb_7__6_/chanx_left_out[11]
set_disable_timing sb_7__6_/chanx_left_in[12]
set_disable_timing sb_7__6_/chanx_left_out[12]
set_disable_timing sb_7__6_/chanx_left_in[13]
set_disable_timing sb_7__6_/chanx_left_out[13]
set_disable_timing sb_7__6_/chanx_left_out[14]
set_disable_timing sb_7__6_/chanx_left_out[15]
set_disable_timing sb_7__6_/chanx_left_in[16]
set_disable_timing sb_7__6_/chanx_left_out[16]
set_disable_timing sb_7__6_/chanx_left_in[17]
set_disable_timing sb_7__6_/chanx_left_in[18]
set_disable_timing sb_7__6_/chanx_left_out[18]
set_disable_timing sb_7__6_/chanx_left_in[19]
set_disable_timing sb_7__6_/chanx_left_out[19]
set_disable_timing sb_7__6_/chanx_left_in[20]
set_disable_timing sb_7__6_/chanx_left_out[20]
set_disable_timing sb_7__6_/chanx_left_in[21]
set_disable_timing sb_7__6_/chanx_left_out[21]
set_disable_timing sb_7__6_/chanx_left_in[22]
set_disable_timing sb_7__6_/chanx_left_out[22]
set_disable_timing sb_7__6_/chanx_left_in[23]
set_disable_timing sb_7__6_/chanx_left_out[23]
set_disable_timing sb_7__6_/chanx_left_in[24]
set_disable_timing sb_7__6_/chanx_left_in[25]
set_disable_timing sb_7__6_/chanx_left_out[25]
set_disable_timing sb_7__6_/chanx_left_in[26]
set_disable_timing sb_7__6_/chanx_left_out[26]
set_disable_timing sb_7__6_/chanx_left_out[27]
set_disable_timing sb_7__6_/chanx_left_in[28]
set_disable_timing sb_7__6_/chanx_left_out[28]
set_disable_timing sb_7__6_/chanx_left_in[29]
set_disable_timing sb_7__6_/chanx_left_out[29]
set_disable_timing sb_7__6_/chanx_left_in[30]
set_disable_timing sb_7__6_/chanx_left_out[30]
set_disable_timing sb_7__6_/chanx_left_in[31]
set_disable_timing sb_7__6_/chanx_left_out[31]
set_disable_timing sb_7__6_/chanx_left_in[32]
set_disable_timing sb_7__6_/chanx_left_out[32]
set_disable_timing sb_7__6_/top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__6_/top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_7__6_/top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__6_/top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__6_/top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__6_/top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__6_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_7__6_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__6_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__6_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__6_/bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__6_/mux_top_track_0/in[0]
set_disable_timing sb_7__6_/mux_top_track_32/in[0]
set_disable_timing sb_7__6_/mux_top_track_64/in[0]
set_disable_timing sb_7__6_/mux_top_track_0/in[1]
set_disable_timing sb_7__6_/mux_top_track_8/in[0]
set_disable_timing sb_7__6_/mux_top_track_40/in[0]
set_disable_timing sb_7__6_/mux_top_track_8/in[1]
set_disable_timing sb_7__6_/mux_top_track_16/in[0]
set_disable_timing sb_7__6_/mux_top_track_48/in[0]
set_disable_timing sb_7__6_/mux_top_track_16/in[1]
set_disable_timing sb_7__6_/mux_top_track_24/in[0]
set_disable_timing sb_7__6_/mux_top_track_56/in[0]
set_disable_timing sb_7__6_/mux_top_track_24/in[1]
set_disable_timing sb_7__6_/mux_top_track_32/in[1]
set_disable_timing sb_7__6_/mux_top_track_64/in[1]
set_disable_timing sb_7__6_/mux_top_track_0/in[2]
set_disable_timing sb_7__6_/mux_top_track_32/in[2]
set_disable_timing sb_7__6_/mux_top_track_40/in[1]
set_disable_timing sb_7__6_/mux_top_track_8/in[2]
set_disable_timing sb_7__6_/mux_top_track_40/in[2]
set_disable_timing sb_7__6_/mux_top_track_48/in[1]
set_disable_timing sb_7__6_/mux_top_track_16/in[2]
set_disable_timing sb_7__6_/mux_top_track_48/in[2]
set_disable_timing sb_7__6_/mux_top_track_56/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_1/in[0]
set_disable_timing sb_7__6_/mux_bottom_track_33/in[0]
set_disable_timing sb_7__6_/mux_bottom_track_65/in[0]
set_disable_timing sb_7__6_/mux_bottom_track_1/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_9/in[0]
set_disable_timing sb_7__6_/mux_bottom_track_9/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_17/in[0]
set_disable_timing sb_7__6_/mux_bottom_track_17/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_25/in[0]
set_disable_timing sb_7__6_/mux_bottom_track_57/in[0]
set_disable_timing sb_7__6_/mux_bottom_track_25/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_33/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_65/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_1/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_33/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_41/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_9/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_41/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_49/in[1]
set_disable_timing sb_7__6_/mux_bottom_track_49/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_57/in[1]
set_disable_timing sb_7__6_/mux_left_track_1/in[0]
set_disable_timing sb_7__6_/mux_left_track_65/in[0]
set_disable_timing sb_7__6_/mux_left_track_63/in[0]
set_disable_timing sb_7__6_/mux_left_track_1/in[1]
set_disable_timing sb_7__6_/mux_left_track_61/in[0]
set_disable_timing sb_7__6_/mux_left_track_59/in[0]
set_disable_timing sb_7__6_/mux_left_track_57/in[0]
set_disable_timing sb_7__6_/mux_left_track_65/in[1]
set_disable_timing sb_7__6_/mux_left_track_55/in[0]
set_disable_timing sb_7__6_/mux_left_track_53/in[0]
set_disable_timing sb_7__6_/mux_left_track_51/in[0]
set_disable_timing sb_7__6_/mux_left_track_63/in[1]
set_disable_timing sb_7__6_/mux_left_track_49/in[0]
set_disable_timing sb_7__6_/mux_left_track_47/in[0]
set_disable_timing sb_7__6_/mux_left_track_45/in[0]
set_disable_timing sb_7__6_/mux_left_track_61/in[1]
set_disable_timing sb_7__6_/mux_left_track_43/in[0]
set_disable_timing sb_7__6_/mux_left_track_41/in[0]
set_disable_timing sb_7__6_/mux_left_track_39/in[0]
set_disable_timing sb_7__6_/mux_left_track_59/in[1]
set_disable_timing sb_7__6_/mux_left_track_37/in[0]
set_disable_timing sb_7__6_/mux_left_track_35/in[0]
set_disable_timing sb_7__6_/mux_left_track_33/in[0]
set_disable_timing sb_7__6_/mux_left_track_57/in[1]
set_disable_timing sb_7__6_/mux_left_track_31/in[0]
set_disable_timing sb_7__6_/mux_left_track_29/in[0]
set_disable_timing sb_7__6_/mux_left_track_27/in[0]
set_disable_timing sb_7__6_/mux_left_track_55/in[1]
set_disable_timing sb_7__6_/mux_left_track_25/in[0]
set_disable_timing sb_7__6_/mux_left_track_23/in[0]
set_disable_timing sb_7__6_/mux_left_track_21/in[0]
set_disable_timing sb_7__6_/mux_left_track_53/in[1]
set_disable_timing sb_7__6_/mux_left_track_51/in[1]
set_disable_timing sb_7__6_/mux_left_track_3/in[0]
set_disable_timing sb_7__6_/mux_left_track_5/in[0]
set_disable_timing sb_7__6_/mux_left_track_7/in[0]
set_disable_timing sb_7__6_/mux_left_track_3/in[1]
set_disable_timing sb_7__6_/mux_left_track_9/in[0]
set_disable_timing sb_7__6_/mux_left_track_11/in[0]
set_disable_timing sb_7__6_/mux_left_track_13/in[0]
set_disable_timing sb_7__6_/mux_left_track_5/in[1]
set_disable_timing sb_7__6_/mux_left_track_15/in[0]
set_disable_timing sb_7__6_/mux_left_track_17/in[0]
set_disable_timing sb_7__6_/mux_left_track_19/in[0]
set_disable_timing sb_7__6_/mux_left_track_7/in[1]
set_disable_timing sb_7__6_/mux_left_track_21/in[1]
set_disable_timing sb_7__6_/mux_left_track_23/in[1]
set_disable_timing sb_7__6_/mux_left_track_25/in[1]
set_disable_timing sb_7__6_/mux_left_track_9/in[1]
set_disable_timing sb_7__6_/mux_left_track_27/in[1]
set_disable_timing sb_7__6_/mux_left_track_29/in[1]
set_disable_timing sb_7__6_/mux_left_track_31/in[1]
set_disable_timing sb_7__6_/mux_left_track_11/in[1]
set_disable_timing sb_7__6_/mux_left_track_33/in[1]
set_disable_timing sb_7__6_/mux_left_track_37/in[1]
set_disable_timing sb_7__6_/mux_left_track_13/in[1]
set_disable_timing sb_7__6_/mux_left_track_39/in[1]
set_disable_timing sb_7__6_/mux_left_track_41/in[1]
set_disable_timing sb_7__6_/mux_left_track_43/in[1]
set_disable_timing sb_7__6_/mux_left_track_15/in[1]
set_disable_timing sb_7__6_/mux_left_track_45/in[1]
set_disable_timing sb_7__6_/mux_left_track_47/in[1]
set_disable_timing sb_7__6_/mux_left_track_17/in[1]
set_disable_timing sb_7__6_/mux_left_track_19/in[1]
set_disable_timing sb_7__6_/mux_top_track_0/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_65/in[2]
set_disable_timing sb_7__6_/mux_top_track_64/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_1/in[3]
set_disable_timing sb_7__6_/mux_top_track_56/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_9/in[3]
set_disable_timing sb_7__6_/mux_top_track_48/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_17/in[3]
set_disable_timing sb_7__6_/mux_top_track_40/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_25/in[2]
set_disable_timing sb_7__6_/mux_top_track_32/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_33/in[3]
set_disable_timing sb_7__6_/mux_top_track_24/in[2]
set_disable_timing sb_7__6_/mux_bottom_track_41/in[3]
set_disable_timing sb_7__6_/mux_top_track_16/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_49/in[3]
set_disable_timing sb_7__6_/mux_top_track_8/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_57/in[2]
set_disable_timing sb_7__6_/mux_top_track_0/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_65/in[3]
set_disable_timing sb_7__6_/mux_top_track_64/in[3]
set_disable_timing sb_7__6_/mux_top_track_56/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_9/in[4]
set_disable_timing sb_7__6_/mux_top_track_48/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_17/in[4]
set_disable_timing sb_7__6_/mux_top_track_40/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_25/in[3]
set_disable_timing sb_7__6_/mux_top_track_32/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_33/in[4]
set_disable_timing sb_7__6_/mux_top_track_24/in[3]
set_disable_timing sb_7__6_/mux_bottom_track_41/in[4]
set_disable_timing sb_7__6_/mux_top_track_16/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_49/in[4]
set_disable_timing sb_7__6_/mux_top_track_8/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_57/in[3]
set_disable_timing sb_7__6_/mux_top_track_0/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_65/in[4]
set_disable_timing sb_7__6_/mux_top_track_64/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_1/in[5]
set_disable_timing sb_7__6_/mux_top_track_56/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_9/in[5]
set_disable_timing sb_7__6_/mux_top_track_48/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_17/in[5]
set_disable_timing sb_7__6_/mux_top_track_40/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_25/in[4]
set_disable_timing sb_7__6_/mux_top_track_32/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_33/in[5]
set_disable_timing sb_7__6_/mux_top_track_24/in[4]
set_disable_timing sb_7__6_/mux_bottom_track_41/in[5]
set_disable_timing sb_7__6_/mux_top_track_16/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_49/in[5]
set_disable_timing sb_7__6_/mux_top_track_8/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_57/in[4]
set_disable_timing sb_7__6_/mux_top_track_0/in[6]
set_disable_timing sb_7__6_/mux_bottom_track_65/in[5]
set_disable_timing sb_7__6_/mux_top_track_64/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_1/in[6]
set_disable_timing sb_7__6_/mux_top_track_56/in[5]
set_disable_timing sb_7__6_/mux_bottom_track_9/in[6]
set_disable_timing sb_7__6_/mux_top_track_48/in[6]
set_disable_timing sb_7__6_/mux_bottom_track_17/in[6]
set_disable_timing sb_7__6_/mux_top_track_40/in[6]
set_disable_timing sb_7__6_/mux_bottom_track_25/in[5]
set_disable_timing sb_7__6_/mux_top_track_32/in[6]
set_disable_timing sb_7__6_/mux_bottom_track_33/in[6]
##################################################
# Disable timing for Switch block sb_7__7_
##################################################
set_disable_timing sb_7__7_/chany_bottom_in[0]
set_disable_timing sb_7__7_/chany_bottom_in[1]
set_disable_timing sb_7__7_/chany_bottom_out[1]
set_disable_timing sb_7__7_/chany_bottom_in[2]
set_disable_timing sb_7__7_/chany_bottom_out[2]
set_disable_timing sb_7__7_/chany_bottom_in[3]
set_disable_timing sb_7__7_/chany_bottom_out[3]
set_disable_timing sb_7__7_/chany_bottom_in[4]
set_disable_timing sb_7__7_/chany_bottom_out[4]
set_disable_timing sb_7__7_/chany_bottom_in[5]
set_disable_timing sb_7__7_/chany_bottom_out[5]
set_disable_timing sb_7__7_/chany_bottom_out[6]
set_disable_timing sb_7__7_/chany_bottom_out[7]
set_disable_timing sb_7__7_/chany_bottom_in[8]
set_disable_timing sb_7__7_/chany_bottom_out[8]
set_disable_timing sb_7__7_/chany_bottom_in[9]
set_disable_timing sb_7__7_/chany_bottom_out[9]
set_disable_timing sb_7__7_/chany_bottom_out[10]
set_disable_timing sb_7__7_/chany_bottom_out[11]
set_disable_timing sb_7__7_/chany_bottom_in[12]
set_disable_timing sb_7__7_/chany_bottom_out[12]
set_disable_timing sb_7__7_/chany_bottom_out[13]
set_disable_timing sb_7__7_/chany_bottom_out[15]
set_disable_timing sb_7__7_/chany_bottom_in[16]
set_disable_timing sb_7__7_/chany_bottom_out[16]
set_disable_timing sb_7__7_/chany_bottom_in[17]
set_disable_timing sb_7__7_/chany_bottom_out[17]
set_disable_timing sb_7__7_/chany_bottom_out[18]
set_disable_timing sb_7__7_/chany_bottom_out[19]
set_disable_timing sb_7__7_/chany_bottom_in[20]
set_disable_timing sb_7__7_/chany_bottom_out[20]
set_disable_timing sb_7__7_/chany_bottom_in[21]
set_disable_timing sb_7__7_/chany_bottom_out[21]
set_disable_timing sb_7__7_/chany_bottom_out[22]
set_disable_timing sb_7__7_/chany_bottom_out[23]
set_disable_timing sb_7__7_/chany_bottom_in[24]
set_disable_timing sb_7__7_/chany_bottom_out[24]
set_disable_timing sb_7__7_/chany_bottom_in[25]
set_disable_timing sb_7__7_/chany_bottom_out[25]
set_disable_timing sb_7__7_/chany_bottom_in[26]
set_disable_timing sb_7__7_/chany_bottom_out[26]
set_disable_timing sb_7__7_/chany_bottom_in[27]
set_disable_timing sb_7__7_/chany_bottom_out[27]
set_disable_timing sb_7__7_/chany_bottom_in[28]
set_disable_timing sb_7__7_/chany_bottom_out[28]
set_disable_timing sb_7__7_/chany_bottom_out[29]
set_disable_timing sb_7__7_/chany_bottom_in[30]
set_disable_timing sb_7__7_/chany_bottom_out[30]
set_disable_timing sb_7__7_/chany_bottom_out[31]
set_disable_timing sb_7__7_/chany_bottom_in[32]
set_disable_timing sb_7__7_/chany_bottom_out[32]
set_disable_timing sb_7__7_/chanx_left_in[0]
set_disable_timing sb_7__7_/chanx_left_out[0]
set_disable_timing sb_7__7_/chanx_left_in[1]
set_disable_timing sb_7__7_/chanx_left_out[1]
set_disable_timing sb_7__7_/chanx_left_in[2]
set_disable_timing sb_7__7_/chanx_left_out[2]
set_disable_timing sb_7__7_/chanx_left_in[3]
set_disable_timing sb_7__7_/chanx_left_out[3]
set_disable_timing sb_7__7_/chanx_left_in[4]
set_disable_timing sb_7__7_/chanx_left_out[4]
set_disable_timing sb_7__7_/chanx_left_in[5]
set_disable_timing sb_7__7_/chanx_left_out[5]
set_disable_timing sb_7__7_/chanx_left_in[6]
set_disable_timing sb_7__7_/chanx_left_out[6]
set_disable_timing sb_7__7_/chanx_left_in[7]
set_disable_timing sb_7__7_/chanx_left_out[7]
set_disable_timing sb_7__7_/chanx_left_in[8]
set_disable_timing sb_7__7_/chanx_left_out[8]
set_disable_timing sb_7__7_/chanx_left_in[9]
set_disable_timing sb_7__7_/chanx_left_out[9]
set_disable_timing sb_7__7_/chanx_left_in[10]
set_disable_timing sb_7__7_/chanx_left_out[10]
set_disable_timing sb_7__7_/chanx_left_in[11]
set_disable_timing sb_7__7_/chanx_left_out[11]
set_disable_timing sb_7__7_/chanx_left_in[12]
set_disable_timing sb_7__7_/chanx_left_out[12]
set_disable_timing sb_7__7_/chanx_left_in[13]
set_disable_timing sb_7__7_/chanx_left_out[13]
set_disable_timing sb_7__7_/chanx_left_in[14]
set_disable_timing sb_7__7_/chanx_left_out[14]
set_disable_timing sb_7__7_/chanx_left_in[15]
set_disable_timing sb_7__7_/chanx_left_out[15]
set_disable_timing sb_7__7_/chanx_left_in[16]
set_disable_timing sb_7__7_/chanx_left_out[16]
set_disable_timing sb_7__7_/chanx_left_in[17]
set_disable_timing sb_7__7_/chanx_left_out[17]
set_disable_timing sb_7__7_/chanx_left_in[18]
set_disable_timing sb_7__7_/chanx_left_out[18]
set_disable_timing sb_7__7_/chanx_left_out[19]
set_disable_timing sb_7__7_/chanx_left_in[20]
set_disable_timing sb_7__7_/chanx_left_in[21]
set_disable_timing sb_7__7_/chanx_left_out[21]
set_disable_timing sb_7__7_/chanx_left_in[22]
set_disable_timing sb_7__7_/chanx_left_out[22]
set_disable_timing sb_7__7_/chanx_left_in[23]
set_disable_timing sb_7__7_/chanx_left_out[23]
set_disable_timing sb_7__7_/chanx_left_in[24]
set_disable_timing sb_7__7_/chanx_left_out[24]
set_disable_timing sb_7__7_/chanx_left_in[25]
set_disable_timing sb_7__7_/chanx_left_out[25]
set_disable_timing sb_7__7_/chanx_left_out[26]
set_disable_timing sb_7__7_/chanx_left_in[27]
set_disable_timing sb_7__7_/chanx_left_out[27]
set_disable_timing sb_7__7_/chanx_left_in[28]
set_disable_timing sb_7__7_/chanx_left_out[28]
set_disable_timing sb_7__7_/chanx_left_in[29]
set_disable_timing sb_7__7_/chanx_left_out[29]
set_disable_timing sb_7__7_/chanx_left_in[30]
set_disable_timing sb_7__7_/chanx_left_out[30]
set_disable_timing sb_7__7_/chanx_left_in[31]
set_disable_timing sb_7__7_/chanx_left_out[31]
set_disable_timing sb_7__7_/chanx_left_in[32]
set_disable_timing sb_7__7_/chanx_left_out[32]
set_disable_timing sb_7__7_/bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__7_/bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_7__7_/bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__7_/bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__7_/bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__7_/bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_[0]
set_disable_timing sb_7__7_/left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_[0]
set_disable_timing sb_7__7_/mux_bottom_track_17/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_33/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_49/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_65/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_1/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_3/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_19/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_35/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_51/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_3/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_5/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_21/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_37/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_53/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_5/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_7/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_23/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_39/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_55/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_7/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_9/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_25/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_41/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_57/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_9/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_11/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_27/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_43/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_59/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_11/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_13/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_45/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_61/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_13/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_15/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_31/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_47/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_63/in[0]
set_disable_timing sb_7__7_/mux_left_track_1/in[1]
set_disable_timing sb_7__7_/mux_left_track_17/in[1]
set_disable_timing sb_7__7_/mux_left_track_33/in[1]
set_disable_timing sb_7__7_/mux_left_track_49/in[1]
set_disable_timing sb_7__7_/mux_left_track_65/in[1]
set_disable_timing sb_7__7_/mux_left_track_1/in[2]
set_disable_timing sb_7__7_/mux_left_track_3/in[1]
set_disable_timing sb_7__7_/mux_left_track_19/in[1]
set_disable_timing sb_7__7_/mux_left_track_35/in[1]
set_disable_timing sb_7__7_/mux_left_track_51/in[1]
set_disable_timing sb_7__7_/mux_left_track_3/in[2]
set_disable_timing sb_7__7_/mux_left_track_5/in[1]
set_disable_timing sb_7__7_/mux_left_track_21/in[1]
set_disable_timing sb_7__7_/mux_left_track_37/in[1]
set_disable_timing sb_7__7_/mux_left_track_53/in[1]
set_disable_timing sb_7__7_/mux_left_track_5/in[2]
set_disable_timing sb_7__7_/mux_left_track_7/in[1]
set_disable_timing sb_7__7_/mux_left_track_23/in[1]
set_disable_timing sb_7__7_/mux_left_track_39/in[1]
set_disable_timing sb_7__7_/mux_left_track_55/in[1]
set_disable_timing sb_7__7_/mux_left_track_7/in[2]
set_disable_timing sb_7__7_/mux_left_track_9/in[1]
set_disable_timing sb_7__7_/mux_left_track_25/in[1]
set_disable_timing sb_7__7_/mux_left_track_41/in[1]
set_disable_timing sb_7__7_/mux_left_track_57/in[1]
set_disable_timing sb_7__7_/mux_left_track_9/in[2]
set_disable_timing sb_7__7_/mux_left_track_11/in[1]
set_disable_timing sb_7__7_/mux_left_track_27/in[1]
set_disable_timing sb_7__7_/mux_left_track_43/in[1]
set_disable_timing sb_7__7_/mux_left_track_59/in[1]
set_disable_timing sb_7__7_/mux_left_track_11/in[2]
set_disable_timing sb_7__7_/mux_left_track_13/in[1]
set_disable_timing sb_7__7_/mux_left_track_29/in[1]
set_disable_timing sb_7__7_/mux_left_track_45/in[1]
set_disable_timing sb_7__7_/mux_left_track_61/in[1]
set_disable_timing sb_7__7_/mux_left_track_13/in[2]
set_disable_timing sb_7__7_/mux_left_track_15/in[1]
set_disable_timing sb_7__7_/mux_left_track_31/in[1]
set_disable_timing sb_7__7_/mux_left_track_47/in[1]
set_disable_timing sb_7__7_/mux_left_track_63/in[1]
set_disable_timing sb_7__7_/mux_left_track_3/in[0]
set_disable_timing sb_7__7_/mux_left_track_5/in[0]
set_disable_timing sb_7__7_/mux_left_track_7/in[0]
set_disable_timing sb_7__7_/mux_left_track_9/in[0]
set_disable_timing sb_7__7_/mux_left_track_11/in[0]
set_disable_timing sb_7__7_/mux_left_track_13/in[0]
set_disable_timing sb_7__7_/mux_left_track_15/in[0]
set_disable_timing sb_7__7_/mux_left_track_17/in[0]
set_disable_timing sb_7__7_/mux_left_track_19/in[0]
set_disable_timing sb_7__7_/mux_left_track_21/in[0]
set_disable_timing sb_7__7_/mux_left_track_23/in[0]
set_disable_timing sb_7__7_/mux_left_track_25/in[0]
set_disable_timing sb_7__7_/mux_left_track_27/in[0]
set_disable_timing sb_7__7_/mux_left_track_29/in[0]
set_disable_timing sb_7__7_/mux_left_track_31/in[0]
set_disable_timing sb_7__7_/mux_left_track_33/in[0]
set_disable_timing sb_7__7_/mux_left_track_35/in[0]
set_disable_timing sb_7__7_/mux_left_track_37/in[0]
set_disable_timing sb_7__7_/mux_left_track_39/in[0]
set_disable_timing sb_7__7_/mux_left_track_43/in[0]
set_disable_timing sb_7__7_/mux_left_track_45/in[0]
set_disable_timing sb_7__7_/mux_left_track_47/in[0]
set_disable_timing sb_7__7_/mux_left_track_49/in[0]
set_disable_timing sb_7__7_/mux_left_track_51/in[0]
set_disable_timing sb_7__7_/mux_left_track_53/in[0]
set_disable_timing sb_7__7_/mux_left_track_55/in[0]
set_disable_timing sb_7__7_/mux_left_track_57/in[0]
set_disable_timing sb_7__7_/mux_left_track_59/in[0]
set_disable_timing sb_7__7_/mux_left_track_61/in[0]
set_disable_timing sb_7__7_/mux_left_track_63/in[0]
set_disable_timing sb_7__7_/mux_left_track_65/in[0]
set_disable_timing sb_7__7_/mux_left_track_1/in[0]
set_disable_timing sb_7__7_/mux_bottom_track_65/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_1/in[2]
set_disable_timing sb_7__7_/mux_bottom_track_3/in[2]
set_disable_timing sb_7__7_/mux_bottom_track_5/in[2]
set_disable_timing sb_7__7_/mux_bottom_track_7/in[2]
set_disable_timing sb_7__7_/mux_bottom_track_9/in[2]
set_disable_timing sb_7__7_/mux_bottom_track_11/in[2]
set_disable_timing sb_7__7_/mux_bottom_track_13/in[2]
set_disable_timing sb_7__7_/mux_bottom_track_15/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_17/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_19/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_21/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_23/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_25/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_27/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_29/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_31/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_33/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_35/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_37/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_39/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_41/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_43/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_45/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_47/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_49/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_51/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_53/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_55/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_57/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_59/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_61/in[1]
set_disable_timing sb_7__7_/mux_bottom_track_63/in[1]
#######################################
# Disable Timing for grid[1][1]
#######################################
#######################################
# Disable Timing for unused resources in grid[1][1][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node router[0]
#######################################
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_0[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_1[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_2[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_odata_3[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ovalid_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ovalid_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ovalid_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ovch_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ovch_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ovch_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_oack_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_oack_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_oack_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_oack_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_oack_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_oack_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_oack_3[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_3[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_ordy_3[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_olck_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_olck_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_olck_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_olck_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_olck_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_olck_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/router_olck_3[1]
#######################################
# Disable unused mux_inputs for pb_graph_node router[0]
#######################################
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_0_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_1_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_2_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_3_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_4_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_5_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_6_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_7_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_8_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_9_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_10_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_11_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_12_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_13_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_14_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_15_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_16_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_17_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_18_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_19_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_20_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_21_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_22_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_23_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_24_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_25_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_26_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_27_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_28_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_29_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_30_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_31_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_32_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_33_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_34_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_35_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_36_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_37_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_38_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_39_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_40_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_41_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_42_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_43_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_44_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_45_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_46_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_47_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_48_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_49_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_50_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_51_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_52_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_53_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_54_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_55_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_56_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_57_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_58_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_59_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_60_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_61_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_62_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_63_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_64_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_65_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_66_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_67_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_68_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_69_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_70_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_71_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_72_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_73_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_74_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_75_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_76_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_77_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_78_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_79_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_80_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_81_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_82_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_83_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_84_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_85_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_86_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_87_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_88_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_89_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_90_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_91_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_92_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_93_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_94_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_95_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_96_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_97_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_98_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_99_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_100_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_101_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_102_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_103_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_104_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_106_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_107_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_108_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_109_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_110_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_111_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_112_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_113_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_114_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_115_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_116_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_117_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_118_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_119_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_120_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_121_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_122_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_123_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_124_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_125_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_126_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_127_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_128_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_129_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_130_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_131_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_132_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_133_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_134_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_135_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_136_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_137_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_138_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_139_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_175_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_176_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_177_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_180_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_181_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_182_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_185_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_186_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_187_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_188_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_189_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_190_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_192_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_195_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_196_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_197_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_198_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_199_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_200_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_201_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_202_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_205_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_206_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_207_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_208_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_209_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_210_/in[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0//direct_interc_212_/in[0]
#######################################
# Disable unused pins for pb_graph_node router_wrap[0]
#######################################
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[2]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[3]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[4]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[5]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[6]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[7]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[8]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[9]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[10]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[11]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[12]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[13]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[14]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[15]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[16]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[17]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[18]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[19]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[20]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[21]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[22]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[23]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[24]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[25]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[26]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[27]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[28]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[29]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[30]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[31]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[32]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[33]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[34]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_3[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_3[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_3[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_0[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_0[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_1[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_1[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_2[0]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_2[1]
set_disable_timing grid_router_1__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_3[1]
#######################################
# Disable Timing for grid[1][2]
#######################################
#######################################
# Disable Timing for unused resources in grid[1][2][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[6]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[7]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[8]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[9]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[10]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[11]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[12]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[13]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[14]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[15]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[16]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[17]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[18]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[19]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[20]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[21]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[22]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[23]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[24]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[25]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[26]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[27]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[28]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[29]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[30]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[31]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[32]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[33]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[34]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[35]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[36]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[37]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[38]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_I[39]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[6]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[7]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[8]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[10]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[11]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[12]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[13]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[14]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[15]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[16]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[17]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[18]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_O[19]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/clb_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[6]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[7]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[8]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[9]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[10]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[11]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[12]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[13]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[14]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[15]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[16]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[17]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[18]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[19]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[20]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[21]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[22]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[23]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[24]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[25]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[26]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[27]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[28]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[29]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[30]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[31]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[32]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[33]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[34]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[35]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[36]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[37]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[38]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[39]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//direct_interc_19_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[40]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[41]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[42]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[43]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[44]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[45]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[46]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[47]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[48]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[49]
#######################################
# Disable unused pins for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_6_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_7_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable Timing for grid[2][2]
#######################################
#######################################
# Disable Timing for unused grid[2][2][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/*
#######################################
# Disable all the ports for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable Timing for grid[3][2]
#######################################
#######################################
# Disable Timing for unused grid[3][2][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/*
#######################################
# Disable all the ports for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_3__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable Timing for grid[4][2]
#######################################
#######################################
# Disable Timing for unused grid[4][2][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/*
#######################################
# Disable all the ports for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_4__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable Timing for grid[5][1]
#######################################
#######################################
# Disable Timing for unused resources in grid[5][1][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node router[0]
#######################################
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_0[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_1[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_2[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_odata_3[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ovalid_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ovalid_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ovalid_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ovch_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ovch_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ovch_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_oack_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_oack_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_oack_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_oack_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_oack_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_oack_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_oack_3[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_1[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_ordy_3[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_1[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/router_olck_3[1]
#######################################
# Disable unused mux_inputs for pb_graph_node router[0]
#######################################
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_0_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_1_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_2_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_3_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_4_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_5_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_6_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_7_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_8_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_9_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_10_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_11_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_12_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_13_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_14_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_15_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_16_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_17_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_18_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_19_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_20_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_21_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_22_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_23_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_24_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_25_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_26_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_27_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_28_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_29_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_30_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_31_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_32_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_33_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_34_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_36_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_37_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_38_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_39_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_40_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_41_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_42_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_43_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_44_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_45_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_46_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_47_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_48_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_49_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_50_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_51_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_52_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_53_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_54_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_55_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_56_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_57_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_58_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_59_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_60_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_61_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_62_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_63_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_64_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_65_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_66_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_67_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_68_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_69_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_70_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_71_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_72_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_73_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_74_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_75_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_76_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_77_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_78_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_79_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_80_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_81_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_82_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_83_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_84_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_85_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_86_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_87_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_88_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_89_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_90_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_91_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_92_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_93_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_94_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_95_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_96_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_97_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_98_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_99_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_100_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_101_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_102_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_103_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_104_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_105_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_106_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_107_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_108_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_109_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_110_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_111_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_112_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_113_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_114_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_115_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_116_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_117_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_118_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_119_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_120_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_121_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_122_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_123_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_124_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_125_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_126_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_127_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_128_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_129_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_130_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_131_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_132_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_133_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_134_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_135_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_136_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_137_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_138_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_139_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_175_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_177_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_178_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_180_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_182_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_183_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_185_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_186_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_188_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_189_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_190_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_191_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_192_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_195_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_196_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_197_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_198_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_199_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_200_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_201_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_202_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_205_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_206_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_207_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_208_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_209_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_210_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_211_/in[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0//direct_interc_212_/in[0]
#######################################
# Disable unused pins for pb_graph_node router_wrap[0]
#######################################
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_0[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_1[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_2[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[2]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[3]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[4]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[5]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[6]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[7]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[8]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[9]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[10]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[11]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[12]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[13]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[14]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[15]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[16]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[17]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[18]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[19]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[20]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[21]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[22]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[23]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[24]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[25]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[26]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[27]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[28]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[29]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[30]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[31]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[32]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[33]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ODATA_3[34]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVALID_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OVCH_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OACK_3[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_1[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_ORDY_3[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_0[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_0[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_1[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_1[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_2[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_2[1]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_3[0]
set_disable_timing grid_router_5__1_/logical_tile_router_mode_router__0/logical_tile_router_mode_router_wrap__router_wrap_0/router_wrap_OLCK_3[1]
#######################################
# Disable Timing for grid[5][2]
#######################################
#######################################
# Disable Timing for unused resources in grid[5][2][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[6]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[7]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[8]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[9]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[10]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[11]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[12]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[13]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[14]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[15]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[16]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[17]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[18]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[19]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[20]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[21]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[22]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[23]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[24]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[25]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[26]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[27]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[28]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[29]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[30]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[31]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[32]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[33]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[34]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[35]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[36]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[37]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[38]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_I[39]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[6]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[7]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[8]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[10]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[11]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[12]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[13]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[14]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[15]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[16]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[17]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[18]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_O[19]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/clb_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[6]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[7]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[8]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[9]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[10]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[11]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[12]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[13]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[14]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[15]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[16]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[17]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[18]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[19]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[20]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[21]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[22]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[23]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[24]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[25]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[26]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[27]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[28]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[29]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[30]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[31]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[32]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[33]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[34]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[35]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[36]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[37]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[38]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[39]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//direct_interc_19_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[40]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[41]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[42]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[43]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[44]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[45]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[46]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[47]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[48]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0//mux_fle_9_in_5/in[49]
#######################################
# Disable unused pins for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_out[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_out[0]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable unused pins for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/fle_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_6_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9//direct_interc_7_/in[0]
#######################################
# Disable unused pins for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_in[5]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/ble6_clk[0]
#######################################
# Disable unused mux_inputs for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_0_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_1_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_2_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_3_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_4_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_5_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//direct_interc_7_/in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0//mux_ble6_out_0/in[0]
#######################################
# Disable unused pins for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[1]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[2]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[3]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[4]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/lut6_in[5]
#######################################
# Disable unused pins for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_D[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_Q[0]
set_disable_timing grid_clb_5__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/ff_clk[0]
#######################################
# Disable Timing for grid[6][2]
#######################################
#######################################
# Disable Timing for unused grid[6][2][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/*
#######################################
# Disable all the ports for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_6__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable Timing for grid[7][2]
#######################################
#######################################
# Disable Timing for unused grid[7][2][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node clb[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/*
#######################################
# Disable all the ports for pb_graph_node fle[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[1]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[2]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[3]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[4]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_4/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[5]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[6]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[7]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[8]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_8/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable all the ports for pb_graph_node fle[9]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/*
#######################################
# Disable all the ports for pb_graph_node ble6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/*
#######################################
# Disable all the ports for pb_graph_node lut6[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__lut6_0/*
#######################################
# Disable all the ports for pb_graph_node ff[0]
#######################################
set_disable_timing grid_clb_7__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__ble6_0/logical_tile_clb_mode_default__fle_mode_physical__ble6_mode_default__ff_0/*
#######################################
# Disable Timing for grid[1][8]
#######################################
#######################################
# Disable Timing for unused grid[1][8][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__0/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[1][8][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused resources in grid[1][8][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[1][8][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[1][8][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused grid[1][8][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused resources in grid[1][8][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[1][8][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_1__8_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[2][8]
#######################################
#######################################
# Disable Timing for unused grid[2][8][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__0/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[2][8][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[2][8][2]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__2/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[2][8][3]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__3/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[2][8][4]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__4/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[2][8][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused resources in grid[2][8][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused grid[2][8][7]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__7/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_2__8_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for grid[3][8]
#######################################
#######################################
# Disable Timing for unused grid[3][8][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__0/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[3][8][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[3][8][2]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__2/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused resources in grid[3][8][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused grid[3][8][4]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__4/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[3][8][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[3][8][6]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__6/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[3][8][7]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__7/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_3__8_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for grid[4][8]
#######################################
#######################################
# Disable Timing for unused grid[4][8][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__0/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[4][8][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[4][8][2]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__2/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[4][8][3]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__3/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[4][8][4]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__4/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[4][8][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[4][8][6]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__6/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[4][8][7]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__7/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_4__8_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for grid[5][8]
#######################################
#######################################
# Disable Timing for unused resources in grid[5][8][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused grid[5][8][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused resources in grid[5][8][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused grid[5][8][3]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__3/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[5][8][4]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__4/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[5][8][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[5][8][6]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__6/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[5][8][7]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__7/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_5__8_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for grid[6][8]
#######################################
#######################################
# Disable Timing for unused grid[6][8][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__0/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[6][8][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[6][8][2]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__2/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[6][8][3]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__3/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[6][8][4]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__4/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[6][8][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[6][8][6]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__6/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[6][8][7]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__7/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_6__8_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for grid[7][8]
#######################################
#######################################
# Disable Timing for unused grid[7][8][0]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__0/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[7][8][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[7][8][2]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__2/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[7][8][3]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__3/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[7][8][4]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__4/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[7][8][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[7][8][6]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__6/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[7][8][7]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__7/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_top_7__8_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for grid[8][7]
#######################################
#######################################
# Disable Timing for unused resources in grid[8][7][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused grid[8][7][1]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__1/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[8][7][2]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__2/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[8][7][3]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__3/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[8][7][4]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__4/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused grid[8][7][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused resources in grid[8][7][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused grid[8][7][7]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__7/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__7_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for grid[8][6]
#######################################
#######################################
# Disable Timing for unused resources in grid[8][6][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][6][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][6][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][6][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][6][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused grid[8][6][5]
#######################################
#######################################
# Disable all the ports for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__5/*
#######################################
# Disable all the ports for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/*
#######################################
# Disable Timing for unused resources in grid[8][6][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][6][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__6_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[8][5]
#######################################
#######################################
# Disable Timing for unused resources in grid[8][5][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][5][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][5][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][5][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][5][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][5][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][5][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][5][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__5_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[8][4]
#######################################
#######################################
# Disable Timing for unused resources in grid[8][4][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][4][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][4][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][4][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][4][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][4][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][4][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][4][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__4_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[8][3]
#######################################
#######################################
# Disable Timing for unused resources in grid[8][3][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][3][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][3][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][3][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][3][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][3][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][3][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][3][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[8][2]
#######################################
#######################################
# Disable Timing for unused resources in grid[8][2][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][2][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][2][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][2][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][2][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][2][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][2][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][2][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[8][1]
#######################################
#######################################
# Disable Timing for unused resources in grid[8][1][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][1][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][1][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][1][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[8][1][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][1][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][1][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[8][1][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_right_8__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[7][0]
#######################################
#######################################
# Disable Timing for unused resources in grid[7][0][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[7][0][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[7][0][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[7][0][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[7][0][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[7][0][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[7][0][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[7][0][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_7__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[6][0]
#######################################
#######################################
# Disable Timing for unused resources in grid[6][0][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[6][0][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[6][0][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[6][0][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[6][0][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[6][0][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[6][0][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[6][0][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_6__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[5][0]
#######################################
#######################################
# Disable Timing for unused resources in grid[5][0][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[5][0][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[5][0][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[5][0][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[5][0][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[5][0][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[5][0][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[5][0][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_5__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[4][0]
#######################################
#######################################
# Disable Timing for unused resources in grid[4][0][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[4][0][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[4][0][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[4][0][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[4][0][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[4][0][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[4][0][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[4][0][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_4__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[3][0]
#######################################
#######################################
# Disable Timing for unused resources in grid[3][0][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[3][0][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[3][0][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[3][0][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[3][0][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[3][0][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[3][0][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[3][0][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_3__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[2][0]
#######################################
#######################################
# Disable Timing for unused resources in grid[2][0][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[2][0][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[2][0][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[2][0][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[2][0][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[2][0][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[2][0][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[2][0][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_2__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[1][0]
#######################################
#######################################
# Disable Timing for unused resources in grid[1][0][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[1][0][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[1][0][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[1][0][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[1][0][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[1][0][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[1][0][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[1][0][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[0][1]
#######################################
#######################################
# Disable Timing for unused resources in grid[0][1][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][1][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][1][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][1][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][1][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][1][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][1][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][1][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[0][2]
#######################################
#######################################
# Disable Timing for unused resources in grid[0][2][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][2][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][2][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][2][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][2][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][2][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][2][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][2][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[0][3]
#######################################
#######################################
# Disable Timing for unused resources in grid[0][3][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__0/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__0//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][3][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__1/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__1//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][3][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__2/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__2//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][3][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__3/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__3//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][3][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__4/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__4//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][3][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][3][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__6/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__6//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][3][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__7/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__7//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for grid[0][4]
#######################################
#######################################
# Disable Timing for unused resources in grid[0][4][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][4][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][4][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][4][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][4][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][4][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__5/io_inpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__5//direct_interc_0_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_inpad[0]
#######################################
# Disable Timing for unused resources in grid[0][4][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][4][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__4_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[0][5]
#######################################
#######################################
# Disable Timing for unused resources in grid[0][5][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][5][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][5][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][5][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][5][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][5][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][5][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][5][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__5_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[0][6]
#######################################
#######################################
# Disable Timing for unused resources in grid[0][6][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][6][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][6][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][6][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][6][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][6][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][6][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][6][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__6_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for grid[0][7]
#######################################
#######################################
# Disable Timing for unused resources in grid[0][7][0]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__0/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__0//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][7][1]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__1/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__1//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][7][2]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__2/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__2//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][7][3]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__3/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__3//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][7][4]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__4/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__4//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][7][5]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__5/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__5//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][7][6]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__6/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__6//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
#######################################
# Disable Timing for unused resources in grid[0][7][7]
#######################################
#######################################
# Disable unused pins for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__7/io_outpad[0]
#######################################
# Disable unused mux_inputs for pb_graph_node io[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__7//direct_interc_1_/in[0]
#######################################
# Disable unused pins for pb_graph_node iopad[0]
#######################################
set_disable_timing grid_io_left_0__7_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/iopad_outpad[0]
