Will execute following workloads:
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload.json
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload.json
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload.json
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload.json
Will execute following workloads:
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload.json
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload.json
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload.json
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload.json
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload-report.json scalar_repeat=5 simd_repeat=5

Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload-report.json scalar_repeat=5 simd_repeat=5

Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload-report.json 5 5']
[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload-report.json scalar_repeat=5 simd_repeat=5

Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload-report.json 5 5']
[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload-report.json 5 5']
[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload-report.json scalar_repeat=5 simd_repeat=5

Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload-report.json 5 5']
[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload-report.json 5 5']
Will execute following workloads:
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload.json
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload.json
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload.json
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload.json
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload-report.json scalar_repeat=5 simd_repeat=5

Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload-report.json 5 5']
[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload-report.json 5 5']
Will execute following workloads:
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload.json
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload.json
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload.json
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload.json
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload-report.json scalar_repeat=5 simd_repeat=5

Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload-report.json 5 5']
[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload-report.json 5 5']warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
0: system.remote_gdb: listening for remote gdb on port 7000
0: system.remote_gdb: listening for remote gdb on port 7001
0: system.remote_gdb: listening for remote gdb on port 7002
0: system.remote_gdb: listening for remote gdb on port 7003
0: system.remote_gdb: listening for remote gdb on port 7004
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
0: system.remote_gdb: listening for remote gdb on port 7005
0: system.remote_gdb: listening for remote gdb on port 7006
0: system.remote_gdb: listening for remote gdb on port 7007
0: system.remote_gdb: listening for remote gdb on port 7008
0: system.remote_gdb: listening for remote gdb on port 7009
0: system.remote_gdb: listening for remote gdb on port 7010
0: system.remote_gdb: listening for remote gdb on port 7011
0: system.remote_gdb: listening for remote gdb on port 7012
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
0: system.remote_gdb: listening for remote gdb on port 7013
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
Global frequency set at 1000000000000 ticks per second
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
Global frequency set at 1000000000000 ticks per second
0: system.remote_gdb: listening for remote gdb on port 7014
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 54
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
warn: tol2bus.master is deprecated. `master` is now called `mem_side_ports`
warn: membus.slave is deprecated. `slave` is now called `cpu_side_ports`
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 48
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 62
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 50
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: tol2bus.slave is deprecated. `slave` is now called `cpu_side_ports`
warn: membus.master is deprecated. `master` is now called `mem_side_ports`
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 76
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 51
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 79
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 72
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 70
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 53
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 65
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 80
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
0: system.remote_gdb: listening for remote gdb on port 7015
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 63
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 56
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
info: Increasing stack size by one page.
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 61
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
info: Increasing stack size by one page.
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:57
gem5 executing on 2fde930362d0, pid 81
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
0: system.remote_gdb: listening for remote gdb on port 7016
warn: ignoring syscall mprotect(...)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
0: system.remote_gdb: listening for remote gdb on port 7017
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
info: Increasing stack size by one page.
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:57
gem5 executing on 2fde930362d0, pid 57
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
0: system.remote_gdb: listening for remote gdb on port 7018
0: system.remote_gdb: listening for remote gdb on port 7019
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:57
gem5 executing on 2fde930362d0, pid 73
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
warn: ignoring syscall mprotect(...)
info: Increasing stack size by one page.
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 49
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 20.1.0.2
gem5 compiled Dec  2 2021 08:51:13
gem5 started Mar 27 2023 16:17:56
gem5 executing on 2fde930362d0, pid 69
command line: /root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt -d /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload /root/ModifiedGem5ForSIMDMerge/configs/example/se.py --caches --l2cache --mem-type SimpleMemory --cacheline_size 64 --cpu-type O3_ARM_v7a_3 --l1d-hwp-type TaggedPrefetcher --mem-size 2GB --param '
system.cpu[:].dcache.prefetcher.degree = 4
system.cpu[:].dcache.prefetch_on_access=True
system.cpu[:].isa[:].sve_vl_se = 4 / 4
from common.SpSpLatency import *
resetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))
' --cmd /root/SpMMBenchmarks/build/Harness/Harness -o '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload-report.json 5 5'

Reset SpSpLatency!
{'v': 4, 'v2': 8, 'logV': 2, 'logV2': 3, 'KeyCombineLat': 3, 'MatchLat': 1, 'SEPermuteLat': 1}
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
info: Increasing stack size by one page.
warn: ignoring syscall mprotect(...)
warn: ignoring syscall mprotect(...)
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload.json	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload.json	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload.json	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload.json	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload.json	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload.json	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload.json	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload.json	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload.json	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload.json	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload.json	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload.json	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload.json	/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload.json	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload.json	/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload.json	/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload.json	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload.json	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload.json	/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload-report.json	5	5	
CMD:	/root/SpMMBenchmarks/build/Harness/Harness	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload.json	/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload-report.json	5	5	
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-0-workload-report.json
Exiting @ tick 5313287500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-0-workload-report.json
Exiting @ tick 7101716500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-0-workload-report.json
Exiting @ tick 18224111500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-0-workload-report.json
Exiting @ tick 20293326500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-1-workload-report.json
Exiting @ tick 23353618500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-1-workload-report.json
Exiting @ tick 33180367500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-1-workload-report.json
Exiting @ tick 54564800500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload-report.json
Exiting @ tick 56848310500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-2-workload-report.json
Exiting @ tick 82149967500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-2-workload-report.json
Exiting @ tick 120006335500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-1-workload-report.json
Exiting @ tick 92790615500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload-report.json
Exiting @ tick 81077833500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload-report.json
Exiting @ tick 105365328500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload-report.json
Exiting @ tick 124132977500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/heap/middleExpand-3-workload-report.json
Exiting @ tick 156573550500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/dense/middleExpand-3-workload-report.json
Exiting @ tick 215492855500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload-report.json
Exiting @ tick 195021303500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-2-workload-report.json
Exiting @ tick 223408294500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload-report.json
Exiting @ tick 296316300500 because exiting with last active thread context
/root/SpMMBenchmarks/workload/middleExpand/hash/middleExpand-3-workload-report.json
Exiting @ tick 412732616500 because exiting with last active thread context

Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-2-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/merge/middleExpand-3-workload-report.json 5 5']
Will execute following workloads:
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload.json
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload.json
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload.json
/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload.json
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-0-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-1-workload-report.json 5 5']
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload-report.json scalar_repeat=5 simd_repeat=5

Finished one. 0/20
Executing harness: 
workloadFile = /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload.json
reportFile=/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload-report.json scalar_repeat=5 simd_repeat=5

[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-2-workload-report.json 5 5']
[PosixPath('/root/ModifiedGem5ForSIMDMerge/build/ARM/gem5.opt'), '-d', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload', PosixPath('/root/ModifiedGem5ForSIMDMerge/configs/example/se.py'), '--caches', '--l2cache', '--mem-type', 'SimpleMemory', '--cacheline_size', '64', '--cpu-type', 'O3_ARM_v7a_3', '--l1d-hwp-type', 'TaggedPrefetcher', '--mem-size', '2GB', '--param', '\nsystem.cpu[:].dcache.prefetcher.degree = 4\nsystem.cpu[:].dcache.prefetch_on_access=True\nsystem.cpu[:].isa[:].sve_vl_se = 4 / 4\nfrom common.SpSpLatency import *\nresetSpSpLatency(system.cpu[0].fuPool.FUList[4],SpSpLatencySetting(vecLen=4,KeyCombineLat=3,MatchLat=1,SEPermuteLat=1))\n', '--cmd', '/root/SpMMBenchmarks/build/Harness/Harness', '-o', '/root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload.json /root/SpMMBenchmarks/workload/middleExpand/eigen/middleExpand-3-workload-report.json 5 5']
Finished one. 1/20
Finished one. 2/20
Finished one. 3/20
Finished one. 4/20
Finished one. 5/20
Finished one. 6/20
Finished one. 7/20
Finished one. 8/20
Finished one. 9/20
Finished one. 10/20
Finished one. 11/20
Finished one. 12/20
Finished one. 13/20
Finished one. 14/20
Finished one. 15/20
Finished one. 16/20
Finished one. 17/20
Finished one. 18/20
Finished one. 19/20
All thread finished.

real	140m7.276s
user	807m33.604s
sys	0m3.937s
