Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 15 12:10:15 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SYS_A_control_sets_placed.rpt
| Design       : SYS_A
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              25 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              43 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|   Clock Signal   |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
| ~uart/stbeCur[1] |                                |                                |                1 |              1 |         1.00 |
|  rClk            |                                | ff/Ytemp_reg_0                 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG   |                                |                                |                2 |              2 |         1.00 |
|  uart/tClk       |                                |                                |                2 |              4 |         2.00 |
|  uart/tClk       |                                | uart/tClkRST                   |                1 |              4 |         4.00 |
|  rClk            |                                | uart/ctRst                     |                2 |              4 |         2.00 |
|  rClk            | uart/dataIncr                  | uart/dataCtr[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG   |                                | RST_IBUF                       |                3 |              6 |         2.00 |
|  rClk            |                                |                                |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG   | uart/E[0]                      | RST_IBUF                       |                2 |              8 |         4.00 |
|  rClk            | uart/rdReg[7]_i_1_n_0          |                                |                1 |              8 |         8.00 |
|  uart/tClk       | uart/tfSReg[8]_i_1_n_0         |                                |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG   |                                | uart/clear                     |                2 |              9 |         4.50 |
|  rClk            | uart/dataIncr                  |                                |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG   | db_write/deb.count[31]_i_2_n_0 | db_write/deb.count[19]_i_1_n_0 |                3 |             11 |         3.67 |
|  CLK_IBUF_BUFG   | db_write/deb.count[31]_i_2_n_0 | db_write/deb.count[31]_i_1_n_0 |                7 |             20 |         2.86 |
+------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


