// Seed: 3485639107
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    input tri id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output tri id_12,
    output supply0 id_13,
    input wor id_14
);
endmodule
module module_1 (
    input supply0 id_0
    , id_7,
    output wire id_1
    , id_8,
    output supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    output tri0 id_5
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
