var group___f_m_c___l_l___n_o_r___s_r_a_m___controller =
[
    [ "FMC NOR/SRAM Bank", "group___f_m_c___n_o_r_s_r_a_m___bank.html", "group___f_m_c___n_o_r_s_r_a_m___bank" ],
    [ "FMC Data Address Bus Multiplexing", "group___f_m_c___data___address___bus___multiplexing.html", "group___f_m_c___data___address___bus___multiplexing" ],
    [ "FMC Memory Type", "group___f_m_c___memory___type.html", "group___f_m_c___memory___type" ],
    [ "FMC NORSRAM Data Width", "group___f_m_c___n_o_r_s_r_a_m___data___width.html", "group___f_m_c___n_o_r_s_r_a_m___data___width" ],
    [ "FMC NOR/SRAM Flash Access", "group___f_m_c___n_o_r_s_r_a_m___flash___access.html", "group___f_m_c___n_o_r_s_r_a_m___flash___access" ],
    [ "FMC Burst Access Mode", "group___f_m_c___burst___access___mode.html", "group___f_m_c___burst___access___mode" ],
    [ "FMC Wait Signal Polarity", "group___f_m_c___wait___signal___polarity.html", "group___f_m_c___wait___signal___polarity" ],
    [ "FMC Wait Timing", "group___f_m_c___wait___timing.html", "group___f_m_c___wait___timing" ],
    [ "FMC Write Operation", "group___f_m_c___write___operation.html", "group___f_m_c___write___operation" ],
    [ "FMC Wait Signal", "group___f_m_c___wait___signal.html", "group___f_m_c___wait___signal" ],
    [ "FMC Extended Mode", "group___f_m_c___extended___mode.html", "group___f_m_c___extended___mode" ],
    [ "FMC Asynchronous Wait", "group___f_m_c___asynchronous_wait.html", "group___f_m_c___asynchronous_wait" ],
    [ "FMC Page Size", "group___f_m_c___page___size.html", "group___f_m_c___page___size" ],
    [ "FMC Write Burst", "group___f_m_c___write___burst.html", "group___f_m_c___write___burst" ],
    [ "FMC Continuous Clock", "group___f_m_c___continous___clock.html", "group___f_m_c___continous___clock" ],
    [ "FMC Write FIFO", "group___f_m_c___write___f_i_f_o.html", "group___f_m_c___write___f_i_f_o" ],
    [ "FMC Access Mode", "group___f_m_c___access___mode.html", "group___f_m_c___access___mode" ]
];