ARM GAS  /tmp/ccEgqfC7.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 4
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"ll_aton_runtime.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c"
  25              		.section	.text.__LL_ATON_RT_Init_Network,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	__LL_ATON_RT_Init_Network:
  32              	.LVL0:
  33              	.LFB4860:
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @file    ll_aton_runtime.c
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief   ATON LL runtime.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note    ATON LL runtime currently assumes a single network run
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @attention
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * All rights reserved.
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * in the root directory of this software component.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  ******************************************************************************
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <inttypes.h>
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <limits.h>
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdbool.h>
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include <stdint.h>
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_util.h" // Leave blank line after the include
ARM GAS  /tmp/ccEgqfC7.s 			page 2


  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton.h"
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_runtime.h"
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #include "ll_aton_reloc_network.h"
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON RT Variables ***/
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Check if current runtime is prepared for underlying ATON IP instance */
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if !defined(ATON_INTCTRL_INTS) || !defined(ATON_STRENG_NUM)
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error macros `ATON_INTCTRL_INTS` & `ATON_STRENG_NUM` MUST be defined but at least one is not!
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // `ATON_INTCTRL_INTS` and `ATON_STRENG_NUM` are defined
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 64 ATON interrupts and up to 32 streaming engines (
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_INTCTRL_INTS(0) > 64) || ((ATON_STRENG_NUM + ATON_STRENG_INT(0)) > 32)
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) && (ATON_EPOCHCTRL_NUM > 32)
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #error current ATON runtime supports only up to 32 epoch controllers!
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (ATON_EPOCHCTRL_NUM > 32)
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // `ATON_INT_NR` and `ATON_STRENG_NUM` are defined
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_WEAK void dump_dma_state(void){};
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Global variable for the current ATON IP owner */
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner = NULL;
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Current wait mask set */
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** uint32_t volatile __ll_current_wait_mask = 0;
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // NDEBUG
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Trace runtime callback */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static TraceRuntime_FuncPtr_t ll_aton_init_deinit_trace = NULL;
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* Forward declaration */
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void);
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define LL_ATON_DISABLE_ALL_IRQs()                                                                 
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   do                                                                                               
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {                                                                                                
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(0);                                                                   
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(1);                                                                   
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(2);                                                                   
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_OSAL_DISABLE_IRQ(3);                                                                   
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   } while (0)
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** Helper Functions ***/
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static uint32_t __LL_ATON_RT_CntEpochBlocks(const LL_ATON_RT_EpochBlockItem_t *list)
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int i = 0;
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (list != NULL)
ARM GAS  /tmp/ccEgqfC7.s 			page 3


  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       list++;
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return i;
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecStartEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                     NN_Instance_TypeDef *nn_instance)
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Is it the first epoch block in an AtoNN epoch? */
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochStart(eb))
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_Start_AtoNN_Epoch(nn_instance);
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Grab ATON IP lock in case not a pure SW or internal epoch */
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) ||
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_set_aton_owner(nn_instance);
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(eb))
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set wait mask(s) in interrupt controller */
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsEpochPureHW(eb) || EpochBlock_IsEpochInternal(eb))
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner == nn_instance);
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM) &&                                                                 
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC) // Polling mode is not allowed/supported when using the e
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset wait mask(s) in interrupt controller, but ignore stream engine completion event interr
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Trying to execute an epoch blob, but\n\t"
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- either ATON machine configuration does not contain an epoch controller unit o
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "- ATON runtime is configured for polling mode execution which does not support 
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                    "controllers\n");
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_FFLUSH(stdout);
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_PLAT_HAS_FFLUSH
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
ARM GAS  /tmp/ccEgqfC7.s 			page 4


 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->start_epoch_block != NULL)
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start epoch block */
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->start_epoch_block, (co
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->start_epoch_block((const void *)eb);
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->start_epoch_block((const void *)eb);
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* configure epoch controller */
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_InitTypeDef conf;
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.stepmode = 0;
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_EpochCtrl_Init(ecId, &conf);
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* start/enable epoch controller */
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(EPOCHCTRL, ecId);
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_ExecEndEpochBlock(const LL_ATON_RT_EpochBlockItem_t *eb,
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                   NN_Instance_TypeDef *nn_instance)
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* stop/disable epoch controller */
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
ARM GAS  /tmp/ccEgqfC7.s 			page 5


 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* disable epoch controller clock */
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_DisableClock(ATON_EPOCHCTRL_CLKB_CLK(ecId));
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false); // may never happen
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (eb->end_epoch_block != NULL)
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ai_rel_call_start_end_function(nn_instance->exec_state.inst_reloc, eb->end_epoch_block, eb);
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       eb->end_epoch_block((const void *)eb);
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb->end_epoch_block((const void *)eb);
 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reset wait mask */
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) ||
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Release ATON IP unlock in case it's a pure HW epoch */
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                         NULL))) /* hybrid has finished after that last part has bee
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance);
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, 
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_DetermineNextEpochBlock(NN_Instance_TypeDef *nn_instance)
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        // cleared at this point in time!
 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                 // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
ARM GAS  /tmp/ccEgqfC7.s 			page 6


 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Determine if there is a new inserted epoch block array */
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if ((nn_instance->exec_state.next_epoch_block != NULL))
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->exec_state.saved_current_epoch_block == NULL);
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* save current context */
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_current_epoch_block = nn_instance->exec_state.current_epoch_block
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = nn_instance->exec_state.nr_of_epoch_blocks;
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* set new context */
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.next_epoch_block;
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_stat
 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* reset next epoch block */
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.next_epoch_block = NULL;
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.current_epoch_block++;
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline uint32_t __LL_ATON_RT_GetWaitMask(const LL_ATON_RT_EpochBlockItem_t *eb)
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (EpochBlock_IsEpochBlob(eb))
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // in case of epoch blob `wait_mask` contains unit number of epoch controller to use
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return (1 << EpochBlock_EpochControllerUnit(eb));
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (outpu
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  34              		.loc 1 302 1 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
  38              		.loc 1 304 3 view .LVU1
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
ARM GAS  /tmp/ccEgqfC7.s 			page 7


  39              		.loc 1 302 1 is_stmt 0 view .LVU2
  40 0000 10B5     		push	{r4, lr}
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 4, -8
  43              		.cfi_offset 14, -4
  44              		.loc 1 304 6 view .LVU3
  45 0002 0446     		mov	r4, r0
  46 0004 10B3     		cbz	r0, .L1
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
  47              		.loc 1 310 3 is_stmt 1 view .LVU4
  48              		.loc 1 310 18 is_stmt 0 view .LVU5
  49 0006 0368     		ldr	r3, [r0]
  50              		.loc 1 310 6 view .LVU6
  51 0008 03B3     		cbz	r3, .L1
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize static variables **/
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set context */
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list;
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = ai_rel_network_get_epoch_items(nn_instance->exec_state.inst_reloc);
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     eb_list = nn_instance->network->epoch_block_items();
 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = nn_instance->network->epoch_block_items();
  52              		.loc 1 328 3 is_stmt 1 view .LVU7
  53              		.loc 1 328 48 is_stmt 0 view .LVU8
  54 000a DB69     		ldr	r3, [r3, #28]
  55 000c 9847     		blx	r3
  56              	.LVL1:
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
  57              		.loc 1 330 3 is_stmt 1 view .LVU9
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
  58              		.loc 1 332 44 is_stmt 0 view .LVU10
  59 000e 0023     		movs	r3, #0
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  60              		.loc 1 330 47 view .LVU11
  61 0010 6060     		str	r0, [r4, #4]
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  62              		.loc 1 331 3 is_stmt 1 view .LVU12
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
  63              		.loc 1 331 45 is_stmt 0 view .LVU13
  64 0012 A060     		str	r0, [r4, #8]
ARM GAS  /tmp/ccEgqfC7.s 			page 8


  65              		.loc 1 332 3 is_stmt 1 view .LVU14
  66              		.loc 1 332 44 is_stmt 0 view .LVU15
  67 0014 E360     		str	r3, [r4, #12]
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set saved context */
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
  68              		.loc 1 335 3 is_stmt 1 view .LVU16
  69              		.loc 1 335 53 is_stmt 0 view .LVU17
  70 0016 2361     		str	r3, [r4, #16]
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
  71              		.loc 1 336 3 is_stmt 1 view .LVU18
  72              		.loc 1 336 51 is_stmt 0 view .LVU19
  73 0018 6361     		str	r3, [r4, #20]
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.
  74              		.loc 1 338 3 is_stmt 1 view .LVU20
  75              		.loc 1 338 99 is_stmt 0 view .LVU21
  76 001a 6368     		ldr	r3, [r4, #4]
  77              	.LVL2:
  78              	.LBB108:
  79              	.LBI108:
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
  80              		.loc 1 78 17 is_stmt 1 view .LVU22
  81              	.LBB109:
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  82              		.loc 1 80 3 view .LVU23
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  83              		.loc 1 82 3 view .LVU24
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
  84              		.loc 1 82 6 is_stmt 0 view .LVU25
  85 001c A3B9     		cbnz	r3, .L8
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
  86              		.loc 1 80 7 view .LVU26
  87 001e 1A46     		mov	r2, r3
  88              	.LVL3:
  89              	.L6:
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  90              		.loc 1 90 3 is_stmt 1 view .LVU27
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
  91              		.loc 1 90 3 is_stmt 0 view .LVU28
  92              	.LBE109:
  93              	.LBE108:
  94              		.loc 1 338 46 discriminator 1 view .LVU29
  95 0020 6262     		str	r2, [r4, #36]
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
  96              		.loc 1 339 3 is_stmt 1 view .LVU30
  97              		.loc 1 339 52 is_stmt 0 view .LVU31
  98 0022 0022     		movs	r2, #0
 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set information about running inference */
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.inference_started = false;
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* set asynchronous status variables */
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
ARM GAS  /tmp/ccEgqfC7.s 			page 9


 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_Init` and network instance
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
  99              		.loc 1 352 30 view .LVU32
 100 0024 E36A     		ldr	r3, [r4, #44]
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 101              		.loc 1 339 52 view .LVU33
 102 0026 A262     		str	r2, [r4, #40]
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 103              		.loc 1 343 3 is_stmt 1 view .LVU34
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 104              		.loc 1 343 45 is_stmt 0 view .LVU35
 105 0028 2276     		strb	r2, [r4, #24]
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 106              		.loc 1 347 3 is_stmt 1 view .LVU36
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 107              		.loc 1 347 44 is_stmt 0 view .LVU37
 108 002a E261     		str	r2, [r4, #28]
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 109              		.loc 1 348 3 is_stmt 1 view .LVU38
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 110              		.loc 1 348 55 is_stmt 0 view .LVU39
 111 002c 84F82020 		strb	r2, [r4, #32]
 112              		.loc 1 352 3 is_stmt 1 view .LVU40
 113              		.loc 1 352 6 is_stmt 0 view .LVU41
 114 0030 63B1     		cbz	r3, .L1
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, N
 115              		.loc 1 354 5 is_stmt 1 view .LVU42
 116 0032 2146     		mov	r1, r4
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 117              		.loc 1 356 1 is_stmt 0 view .LVU43
 118 0034 BDE81040 		pop	{r4, lr}
 119              		.cfi_remember_state
 120              		.cfi_restore 14
 121              		.cfi_restore 4
 122              		.cfi_def_cfa_offset 0
 123              	.LVL4:
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 124              		.loc 1 354 5 view .LVU44
 125 0038 0420     		movs	r0, #4
 126              	.LVL5:
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 127              		.loc 1 354 5 view .LVU45
 128 003a 1847     		bx	r3	@ indirect register sibling call
 129              	.LVL6:
 130              	.L7:
 131              		.cfi_restore_state
 132              	.LBB113:
 133              	.LBB112:
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 134              		.loc 1 86 7 is_stmt 1 view .LVU46
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 135              		.loc 1 86 11 is_stmt 0 view .LVU47
 136 003c 1433     		adds	r3, r3, #20
ARM GAS  /tmp/ccEgqfC7.s 			page 10


 137              	.LVL7:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 138              		.loc 1 84 54 is_stmt 1 discriminator 3 view .LVU48
 139 003e 0132     		adds	r2, r2, #1
 140              	.LVL8:
 141              	.L5:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 142              		.loc 1 84 17 discriminator 1 view .LVU49
 143              	.LBB110:
 144              	.LBI110:
 145              		.file 2 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @file    ll_aton_NN_interface.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief   Interface that defines a NN generated by the AtoNN Compiler.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @attention
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * Copyright (c) 2024 STMicroelectronics.
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * All rights reserved.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * in the root directory of this software component.
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  *
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  ******************************************************************************
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef __LL_ATON_NN_INTERFACE_H
  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define __LL_ATON_NN_INTERFACE_H
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef __cplusplus
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** extern "C"
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** {
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <assert.h>
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdbool.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stddef.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include <stdint.h>
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_config.h"
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_attributes.h"
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #include "ll_aton_util.h"
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup User I/O Return Values & Callback Event Types
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_User_IO_Result
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_NOERROR,     /**< */
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_ALIGN, /**< */
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_SIZE,  /**< */
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_User_IO_WRONG_INDEX, /**< */
ARM GAS  /tmp/ccEgqfC7.s 			page 11


  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_User_IO_Result_t;
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum LL_ATON_RT_Callbacktype
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_START,  /**< Callback called before start_epoch_block */
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_START, /**< Callback called after start_epoch_block */
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_PRE_END,    /**< Callback called before end_epoch_block */
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_POST_END,   /**< Callback called after end_epoch_block */
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_Init,    /**< Callback called after `LL_ATON_RT_Init_Network`,
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_NN_DeInit,  /**< Callback called after `LL_ATON_RT_DeInit_Network`,
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                          *     NOTE: 3rd parameter passed is `NULL` */
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Init,    /**< Callback called after `LL_ATON_RT_RuntimeInit` */
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_RT_Callbacktype_RT_Deinit,  /**< Callback called before `LL_ATON_RT_RuntimeDeInit` */
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_ATON_RT_Callbacktype_t;
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Epoch Blocks
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /* this is needed to avoid some compilers (e.g. KEIL) that observe a strict semantic about conver
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * pointers to integers in cost initializers
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef union
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     unsigned char *p;
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t i;
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } __LL_address_t;
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*EpochBlock_FuncPtr_t)(const void *epoch_block);
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_NONE = 0x0,                 /**< */
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_start = (0x1 << 0),   /**< First EpochBlock of an Epoch */
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_epoch_end = (0x1 << 1),     /**< Last EpochBlock of an Epoch */
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob = (0x1 << 2),          /**< Item is an Epoch Blob */
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_last_eb = (0x1 << 3),       /**< Last EpochBlock */
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_hw = (0x1 << 4),       /**< Pure HW EpochBlock */
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_pure_sw = (0x1 << 5),       /**< Pure SW EpochBlock */
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_hybrid = (0x1 << 6),        /**< Hybrid EpochBlock (i.e. mixed HW/SW) */
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_internal = (0x1 << 7),      /**< ATON lib internal EpochBlock (used to impleme
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_Flags_blob_encrypted = (0x1 << 8) /**< The blob is encrypted and must be decrypted o
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_Flags_t;
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t start_epoch_block; /**< Method to execute the EpochBlock */
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     EpochBlock_FuncPtr_t end_epoch_block;   /**< Method to be executed when the EpochBlock ends */
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uintptr_t blob_address;                 /**< Blob address (in case this EpochBlock represents a
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t wait_mask;                     /**< Mask needed to check when an EpochBlock ends
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - if epoch blob: number (not bitmask) of epoch co
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                              *    - otherwise: bitmask with all output streaming en
ARM GAS  /tmp/ccEgqfC7.s 			page 12


 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t flags;                         /**< EpochBlock flags */
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifdef LL_ATON_EB_DBG_INFO
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t epoch_num;             /**< Epoch number / First epoch number within blob */
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int16_t last_epoch_num;        /**< Epoch number / Last epoch number within blob */
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t in_streng_mask;       /**< Debug information about input streaming engines used in epo
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t out_streng_mask;      /**< Debug information about output streaming engines used in ep
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_npu_cycles; /**< Debug information estimates for NPU cycles in epoch w/o mem
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint64_t estimated_tot_cycles; /**< Debug information estimates for NPU cycles in epoch w/ memo
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                             // LL_ATON_EB_DBG_INFO
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } EpochBlock_ItemTypeDef;
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef EpochBlock_ItemTypeDef LL_ATON_RT_EpochBlockItem_t;
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for User Callbacks
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last one of an array of `const EpochBlock_ItemType
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb);
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the first EpochBlock of an Epoch
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb);
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the last EpochBlock of an Epoch
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb);
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is the an Epoch Blob
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb);
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if - in case this epoch is a blob (see above) - the blob is encrypted
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb);
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is pure SW epoch
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb);
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
ARM GAS  /tmp/ccEgqfC7.s 			page 13


 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a pure HW or mixed SW/HW epoch
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb);
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is a hybrid epoch
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 169:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb);
 171:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 172:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Checks if the pointed element is an internal epoch
 174:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 175:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 176:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb);
 177:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 178:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the Epoch controller id to use
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 181:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 182:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb);
 183:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 184:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief Returns the address of the configuration of the epoch controller (the blob address)
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 188:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb);
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 190:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 191:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer types definition
 192:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 197:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 198:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types for Input, Output, and Internal Buffers
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 200:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 201:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 202:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 203:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 204:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UNDEFINED = 0,
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT = 1,
 206:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT2 = 2,
 207:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT2 = 3,
 208:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT4 = 4,
 209:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT4 = 5,
 210:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT8 = 6,
 211:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT8 = 7,
 212:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT16 = 8,
 213:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT16 = 9,
 214:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT32 = 10,
 215:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_INT64 = 11,
 216:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_STRING = 12,
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BOOL = 13,
ARM GAS  /tmp/ccEgqfC7.s 			page 14


 218:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FLOAT16 = 14,
 219:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_DOUBLE = 15,
 220:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT32 = 16,
 221:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_UINT64 = 17,
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX64 = 18,
 223:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_COMPLEX128 = 19,
 224:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_BFLOAT16 = 20,
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     DataType_FXP = 100 // AtoNN specific
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_DataType_TypeDef;
 227:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 228:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 229:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer Channel position
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef enum
 233:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 234:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_UNDEFINED = 0, /**< No channel present */
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_First = 1,     /**< Channel First         ( ...B C H W )*/
 236:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Last = 2,      /**< Channel Last          ( ...B H W C ) */
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     CHPos_Mixed = 3,     /**< Channel with Batch(b) ( ...B C/b H W b ) */
 238:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } Buffer_CHPos_TypeDef;
 239:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 241:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief ATON buffer definition
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 243:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 245:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *name;             /**< Buffer name. NULL if end of list */
 246:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     __LL_address_t addr_base;     /**< Buffer base address */
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_start;        /**< Offset of the buffer start address from the base address */
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_end;          /**< Offset of the buffer end address from the base address
 249:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (first bytes address beyond buffer length) */
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t offset_limit;        /**< Offset of the limiter address from the base address,
 251:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (needed for configuring streaming engines) */
 252:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_user_allocated;    /**< */
 253:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t is_param;             /**< */
 254:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t epoch;               /**< */
 255:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t batch;               /**< */
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *mem_shape;    /**< shape as seen by the user in memory (only valid for input/ou
 257:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint16_t mem_ndims;           /**< Number of dimensions of mem_shape (Length of mem_shape) */
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_CHPos_TypeDef chpos;   /**< Position  of channels dimension in mem shape */
 259:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     Buffer_DataType_TypeDef type; /**< */
 260:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qm;                    /**< */
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     int8_t Qn;                    /**< */
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t Qunsigned;            /**< */
 263:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t ndims;                /**< */
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t nbits;                /**< */
 265:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint8_t per_channel;          /**< */
 266:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const uint32_t *shape;        /**< */
 267:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const float *scale;           /**< */
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const int16_t *offset;        /**< This can become int8 or uint8 based on the Qunsigned field.
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                    *   (This field Must have the same format of the quantized value
 270:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } LL_Buffer_InfoTypeDef;
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 272:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 273:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 274:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
ARM GAS  /tmp/ccEgqfC7.s 			page 15


 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 276:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Declarations for Buffer Analysis
 277:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 278:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 280:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 281:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the base address of the mem pool the buffer is allocated in
 282:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 284:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_base(const LL_Buffer_InfoTypeDef *buf);
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 286:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the start address of the buffer
 288:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 290:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_start(const LL_Buffer_InfoTypeDef *buf);
 291:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 293:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the end address of the buffer
 294:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 295:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_end(const LL_Buffer_InfoTypeDef *buf);
 297:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 298:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 299:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the limit address of the buffer
 300:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 301:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 302:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline unsigned char *LL_Buffer_addr_limit(const LL_Buffer_InfoTypeDef *buf);
 303:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 304:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 305:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the length of the buffer
 306:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 307:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 308:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_len(const LL_Buffer_InfoTypeDef *buf);
 309:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 310:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 311:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief returns the buffer elements number of bits
 312:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    *
 313:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 314:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t LL_Buffer_bits(const LL_Buffer_InfoTypeDef *buf);
 315:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 316:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 317:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 318:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 319:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 320:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Handle-style Data Types and Declaration Macros for ATON Runtime Execution & User AP
 321:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 322:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 323:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 324:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct; // forward declaration
 325:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct __nn_instance_struct NN_Instance_TypeDef;
 326:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 327:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** /**
 328:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @brief Declare the function prototypes for named NN interface functions generated by the AtoNN c
 329:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  * @param network_name name of the network as provided by option `--network-name`
 330:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****  */
 331:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #define LL_ATON_DECLARE_NAMED_NN_PROTOS(network_name)                                              
ARM GAS  /tmp/ccEgqfC7.s 			page 16


 332:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Network_Init_##network_name(void);                                        
 333:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern bool LL_ATON_EC_Inference_Init_##network_name(void);                                      
 334:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Input_Buffer_##network_name(uint32_t num, void *
 335:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                uint32_t size);     
 336:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Input_Buffer_##network_name(uint32_t num);                         
 337:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_##network_name(uint32_t num, void 
 338:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                                                 uint32_t size);    
 339:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern void *LL_ATON_Get_User_Output_Buffer_##network_name(uint32_t num);                        
 340:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const EpochBlock_ItemTypeDef *LL_ATON_EpochBlockItems_##network_name(void);               
 341:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Output_Buffers_Info_##network_name(void);            
 342:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Input_Buffers_Info_##network_name(void);             
 343:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   extern const LL_Buffer_InfoTypeDef *LL_ATON_Internal_Buffers_Info_##network_name(void);
 344:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 345:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 346:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @brief  Type definitions for NN interface functions
 347:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 348:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef bool (*NN_EC_Hook_TypeDef)(void);
 349:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_InputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t s
 350:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_InputGetter_TypeDef)(uint32_t num);
 351:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef LL_ATON_User_IO_Result_t (*NN_OutputSetter_TypeDef)(uint32_t num, void *buffer, uint32_t 
 352:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void *(*NN_OutputGetter_TypeDef)(uint32_t num);
 353:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const EpochBlock_ItemTypeDef *(*NN_EpochBlockItems_TypeDef)(void);
 354:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef const LL_Buffer_InfoTypeDef *(*NN_Buffers_Info_TypeDef)(void);
 355:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 356:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceRuntime_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype);
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef void (*TraceEpochBlock_FuncPtr_t)(LL_ATON_RT_Callbacktype_t ctype, const NN_Instance_Type
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                             const EpochBlock_ItemTypeDef *epoch_block);
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const char *network_name;
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_network_init;
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EC_Hook_TypeDef ec_inference_init;
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputSetter_TypeDef input_setter;
 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_InputGetter_TypeDef input_getter;
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputSetter_TypeDef output_setter;
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_OutputGetter_TypeDef output_getter;
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_EpochBlockItems_TypeDef epoch_block_items;
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef output_buffers_info;
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef input_buffers_info;
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Buffers_Info_TypeDef internal_buffers_info;
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Interface_TypeDef;
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   typedef struct
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile current_epoch_block; // pointer to current epoch block
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile first_epoch_block;   // pointer to first epoch block in 
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile next_epoch_block;    // pointer to epoch block to be ins
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef *volatile saved_current_epoch_block; // pointer to saved current e
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const EpochBlock_ItemTypeDef
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         *volatile saved_first_epoch_block; // pointer to saved first epoch block in current epoch l
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     bool inference_started; // inference has been started
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
ARM GAS  /tmp/ccEgqfC7.s 			page 17


 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t triggered_events;        // currently triggered events/IRQs in current epoch
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile bool current_epoch_block_started; // has current epoch block already been started
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                         // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #ifndef NDEBUG
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****         nr_of_epoch_blocks; // number of epoch blocks in network (includes also terminating empty e
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     volatile uint32_t saved_nr_of_epoch_blocks; // number of epoch blocks in saved network (include
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****                                                 // empty epoch block)
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif                                          // NDEBUG
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     TraceEpochBlock_FuncPtr_t epoch_callback_function; // epoch callback function
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #if defined(LL_ATON_RT_RELOC)
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     uint32_t inst_reloc;
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** #endif
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   } NN_Execution_State_TypeDef;
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   struct __nn_instance_struct
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     const NN_Interface_TypeDef *network;
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     NN_Execution_State_TypeDef exec_state;
 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   };
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /**
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @}
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   /** @defgroup Helper Function Inline Implementations
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    * @{
 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****    */
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsLastEpochBlock(const EpochBlock_ItemTypeDef *eb)
 146              		.loc 2 422 22 view .LVU50
 147              	.LBB111:
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_last_eb) != 0);
 148              		.loc 2 424 5 view .LVU51
 149              		.loc 2 424 5 is_stmt 0 view .LVU52
 150              	.LBE111:
 151              	.LBE110:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 152              		.loc 1 84 17 discriminator 1 view .LVU53
 153 0040 198A     		ldrh	r1, [r3, #16]
 154 0042 0907     		lsls	r1, r1, #28
 155 0044 FAD5     		bpl	.L7
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 156              		.loc 1 84 17 discriminator 1 view .LVU54
 157 0046 EBE7     		b	.L6
 158              	.LVL9:
 159              	.L8:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 160              		.loc 1 84 12 view .LVU55
 161 0048 0122     		movs	r2, #1
 162 004a F9E7     		b	.L5
 163              	.LVL10:
ARM GAS  /tmp/ccEgqfC7.s 			page 18


 164              	.L1:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 165              		.loc 1 84 12 view .LVU56
 166              	.LBE112:
 167              	.LBE113:
 168              		.loc 1 356 1 view .LVU57
 169 004c 10BD     		pop	{r4, pc}
 170              		.loc 1 356 1 view .LVU58
 171              		.cfi_endproc
 172              	.LFE4860:
 174              		.section	.rodata.__ll_clear_aton_owner.str1.1,"aMS",%progbits,1
 175              	.LC0:
 176 0000 63757272 		.ascii	"current_owner == __ll_current_aton_ip_owner\000"
 176      656E745F 
 176      6F776E65 
 176      72203D3D 
 176      205F5F6C 
 177              	.LC1:
 178 002c 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h\000"
 178      41495F52 
 178      756E7469 
 178      6D652F4E 
 178      70752F6C 
 179              	.LC2:
 180 0059 5F5F6C6C 		.ascii	"__ll_current_wait_mask == 0\000"
 180      5F637572 
 180      72656E74 
 180      5F776169 
 180      745F6D61 
 181              		.section	.text.__ll_clear_aton_owner,"ax",%progbits
 182              		.align	1
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 187              	__ll_clear_aton_owner:
 188              	.LVL11:
 189              	.LFB4845:
 190              		.file 3 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h"
   1:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** /**
   2:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   3:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @file    ll_aton_runtime.h
   4:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @author  SRA Artificial Intelligence & Embedded Architectures
   5:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @brief   Header file of ATON LL runtime.
   6:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @note    ATON LL runtime currently assumes a single network run
   7:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
   8:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * @attention
   9:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  10:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * Copyright (c) 2024 STMicroelectronics.
  11:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * All rights reserved.
  12:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  13:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * in the root directory of this software component.
  15:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  *
  17:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  ******************************************************************************
  18:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****  */
  19:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 19


  20:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef __LL_ATON_RUNTIME_H
  21:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #define __LL_ATON_RUNTIME_H
  22:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  23:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifdef __cplusplus
  24:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** extern "C"
  25:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** {
  26:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  27:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  28:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <assert.h>
  29:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdint.h>
  30:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdio.h>
  31:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include <stdlib.h>
  32:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  33:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #include "ll_aton_rt_user_api.h"
  34:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  35:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /*** Helper Functions ***/
  36:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_set_aton_owner(NN_Instance_TypeDef *new_owner)
  38:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
  41:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_LOCK_ATON();
  43:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner == NULL);
  45:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  46:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
  49:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
  50:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = new_owner;
  52:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  53:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __ll_clear_aton_owner(NN_Instance_TypeDef *current_owner)
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 191              		.loc 3 55 3 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
  56:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 195              		.loc 3 56 5 view .LVU60
  57:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
 196              		.loc 3 57 5 view .LVU61
  55:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 197              		.loc 3 55 3 is_stmt 0 view .LVU62
 198 0000 08B5     		push	{r3, lr}
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 3, -8
 201              		.cfi_offset 14, -4
 202              		.loc 3 57 5 view .LVU63
 203 0002 094B     		ldr	r3, .L19
 204 0004 1A68     		ldr	r2, [r3]
 205 0006 8242     		cmp	r2, r0
 206 0008 05D0     		beq	.L16
 207              		.loc 3 57 5 discriminator 1 view .LVU64
 208 000a 3921     		movs	r1, #57
ARM GAS  /tmp/ccEgqfC7.s 			page 20


 209 000c 074B     		ldr	r3, .L19+4
 210 000e 084A     		ldr	r2, .L19+8
 211              	.L18:
 212              	.LBB116:
 213              	.LBB117:
  58:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  59:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
  61:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 214              		.loc 3 61 5 discriminator 1 view .LVU65
 215 0010 0848     		ldr	r0, .L19+12
 216              	.LVL12:
 217              		.loc 3 61 5 discriminator 1 view .LVU66
 218 0012 FFF7FEFF 		bl	__assert_func
 219              	.LVL13:
 220              	.L16:
 221              		.loc 3 61 5 discriminator 1 view .LVU67
 222              	.LBE117:
 223              	.LBE116:
  60:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 224              		.loc 3 60 5 is_stmt 1 view .LVU68
 225              		.loc 3 61 5 view .LVU69
 226 0016 084A     		ldr	r2, .L19+16
 227 0018 1268     		ldr	r2, [r2]
 228 001a 1AB1     		cbz	r2, .L17
 229              	.LBB119:
 230              	.LBI116:
  54:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 231              		.loc 3 54 22 view .LVU70
 232              	.LVL14:
 233              	.LBB118:
 234              		.loc 3 61 5 is_stmt 0 discriminator 1 view .LVU71
 235 001c 3D21     		movs	r1, #61
 236 001e 074B     		ldr	r3, .L19+20
 237 0020 034A     		ldr	r2, .L19+8
 238 0022 F5E7     		b	.L18
 239              	.LVL15:
 240              	.L17:
 241              		.loc 3 61 5 discriminator 1 view .LVU72
 242              	.LBE118:
 243              	.LBE119:
  62:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
  63:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  64:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_aton_ip_owner = NULL;
 244              		.loc 3 64 5 is_stmt 1 view .LVU73
 245              		.loc 3 64 32 is_stmt 0 view .LVU74
 246 0024 1A60     		str	r2, [r3]
  65:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_OSAL_UNLOCK_ATON();
 247              		.loc 3 65 31 is_stmt 1 view .LVU75
  66:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 248              		.loc 3 66 3 is_stmt 0 view .LVU76
 249 0026 08BD     		pop	{r3, pc}
 250              	.L20:
 251              		.align	2
 252              	.L19:
 253 0028 00000000 		.word	__ll_current_aton_ip_owner
 254 002c 00000000 		.word	.LC0
ARM GAS  /tmp/ccEgqfC7.s 			page 21


 255 0030 00000000 		.word	__func__.13
 256 0034 2C000000 		.word	.LC1
 257 0038 00000000 		.word	__ll_current_wait_mask
 258 003c 59000000 		.word	.LC2
 259              		.cfi_endproc
 260              	.LFE4845:
 262              		.section	.rodata.__LL_ATON_RT_SetWaitMask.str1.1,"aMS",%progbits,1
 263              	.LC3:
 264 0000 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner != ((void *)0)\000"
 264      5F637572 
 264      72656E74 
 264      5F61746F 
 264      6E5F6970 
 265              		.section	.text.__LL_ATON_RT_SetWaitMask,"ax",%progbits
 266              		.align	1
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	__LL_ATON_RT_SetWaitMask:
 272              	.LVL16:
 273              	.LFB4849:
  67:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  68:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /**
  69:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *  Note: the following function may only be called at the beginning of
  70:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       `LL_ATON_Start_EpochBlock<n>()` functions, assuming also that at that point
  71:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    *       no streaming engine interrupts might trigger (anymore)!
  72:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****    **/
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_Start_AtoNN_Epoch(NN_Instance_TypeDef *nn_instance)
  74:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance != NULL);
  76:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
  79:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                          // cleared at this point in time!
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  81:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  83:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline uint32_t __LL_ATON_RT_GetCurrEpochBlockIndex(NN_Instance_TypeDef *nn_instance)
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  85:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_current_epoch_block = nn_instance->exec_state.current_epoch
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     const LL_ATON_RT_EpochBlockItem_t *_first_epoch_block = nn_instance->exec_state.first_epoch_blo
  87:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(_first_epoch_block <= _current_epoch_block); // should never happen
  88:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  89:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     return (_current_epoch_block - _first_epoch_block);
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
  91:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
  92:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetCurrentEpochBlock(int32_t index, NN_Instance_TypeDef *nn_insta
  93:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
  95:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* should never happen (assumes that a `nn_instance->exec_state.current_epoch_block++` will be
  96:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****        performed by the runtime immediately afterwards) */
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(index < (int32_t)(nn_instance->exec_state.nr_of_epoch_blocks - 1));
  98:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = &nn_instance->exec_state.first_epoch_block[index]
 101:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 102:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 22


 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* set wait mask(s) in interrupt controller */
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_SetWaitMask(uint32_t wait_mask)
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 274              		.loc 3 105 3 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 106:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 107:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 278              		.loc 3 107 5 view .LVU78
 108:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 279              		.loc 3 108 5 view .LVU79
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 280              		.loc 3 105 3 is_stmt 0 view .LVU80
 281 0000 08B5     		push	{r3, lr}
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 3, -8
 284              		.cfi_offset 14, -4
 285              		.loc 3 108 5 view .LVU81
 286 0002 074B     		ldr	r3, .L23
 287 0004 1B68     		ldr	r3, [r3]
 288 0006 2BB9     		cbnz	r3, .L22
 289              	.LBB122:
 290              	.LBI122:
 104:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 291              		.loc 3 104 22 is_stmt 1 view .LVU82
 292              	.LVL17:
 293              	.LBB123:
 294              		.loc 3 108 5 is_stmt 0 discriminator 1 view .LVU83
 295 0008 6C21     		movs	r1, #108
 296 000a 064B     		ldr	r3, .L23+4
 297 000c 064A     		ldr	r2, .L23+8
 298 000e 0748     		ldr	r0, .L23+12
 299              	.LVL18:
 300              		.loc 3 108 5 discriminator 1 view .LVU84
 301 0010 FFF7FEFF 		bl	__assert_func
 302              	.LVL19:
 303              	.L22:
 304              		.loc 3 108 5 discriminator 1 view .LVU85
 305              	.LBE123:
 306              	.LBE122:
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 110:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern uint32_t volatile __ll_current_wait_mask;
 307              		.loc 3 110 5 is_stmt 1 view .LVU86
 111:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     __ll_current_wait_mask = wait_mask;
 308              		.loc 3 111 5 view .LVU87
 309              		.loc 3 111 28 is_stmt 0 view .LVU88
 310 0014 064B     		ldr	r3, .L23+16
 311 0016 1860     		str	r0, [r3]
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 113:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 114:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     wait_mask <<= ATON_STRENG_INT(0);
 312              		.loc 3 115 5 is_stmt 1 view .LVU89
 116:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef LL_ATON_RT_USE_IRQ_OR_MASK
 117:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller AND mask for epoch block */
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTANDMSK_SET(~wait_mask);
ARM GAS  /tmp/ccEgqfC7.s 			page 23


 313              		.loc 3 118 5 view .LVU90
 314              		.loc 3 118 5 view .LVU91
 315              		.loc 3 118 5 view .LVU92
 316 0018 C043     		mvns	r0, r0
 317              	.LVL20:
 318              		.loc 3 118 5 is_stmt 0 view .LVU93
 319 001a 064B     		ldr	r3, .L23+20
 320              		.loc 3 118 5 view .LVU94
 321 001c 5862     		str	r0, [r3, #36]
 322              	.LVL21:
 323              		.loc 3 118 5 is_stmt 1 view .LVU95
 324              		.loc 3 118 5 view .LVU96
 325              		.loc 3 118 5 view .LVU97
 119:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #else  // LL_ATON_RT_USE_IRQ_OR_MASK
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* configure interrupt controller OR mask for epoch block */
 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     uint32_t val = ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0); // disable all streaming engine eve
 122:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                                                                 // (all other events & errors are e
 123:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     val &= ~wait_mask;
 124:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     ATON_INTCTRL_STD_INTORMSK_SET(val);
 125:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // LL_ATON_RT_USE_IRQ_OR_MASK
 126:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 127:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 326              		.loc 3 127 3 is_stmt 0 view .LVU98
 327 001e 08BD     		pop	{r3, pc}
 328              	.L24:
 329              		.align	2
 330              	.L23:
 331 0020 00000000 		.word	__ll_current_aton_ip_owner
 332 0024 00000000 		.word	.LC3
 333 0028 00000000 		.word	__func__.7
 334 002c 2C000000 		.word	.LC1
 335 0030 00000000 		.word	__ll_current_wait_mask
 336 0034 00100E58 		.word	1477316608
 337              		.cfi_endproc
 338              	.LFE4849:
 340              		.section	.rodata.EpochBlock_EpochControllerUnit.str1.1,"aMS",%progbits,1
 341              	.LC4:
 342 0000 45706F63 		.ascii	"EpochBlock_IsEpochBlob(eb)\000"
 342      68426C6F 
 342      636B5F49 
 342      7345706F 
 342      6368426C 
 343              	.LC5:
 344 001b 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h\000"
 344      41495F52 
 344      756E7469 
 344      6D652F4E 
 344      70752F6C 
 345              		.section	.text.EpochBlock_EpochControllerUnit,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	EpochBlock_EpochControllerUnit:
 352              	.LVL22:
 353              	.LFB4823:
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
ARM GAS  /tmp/ccEgqfC7.s 			page 24


 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochStart(const EpochBlock_ItemTypeDef *eb)
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochEnd(const EpochBlock_ItemTypeDef *eb)
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_epoch_end) != 0);
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochBlob(const EpochBlock_ItemTypeDef *eb)
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob) != 0);
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsBlobEncrypted(const EpochBlock_ItemTypeDef *eb)
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_blob_encrypted) != 0);
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureSW(const EpochBlock_ItemTypeDef *eb)
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_sw) != 0);
 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochPureHW(const EpochBlock_ItemTypeDef *eb)
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochHybrid(const EpochBlock_ItemTypeDef *eb)
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_hybrid) != 0);
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline bool EpochBlock_IsEpochInternal(const EpochBlock_ItemTypeDef *eb)
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return ((eb->flags & EpochBlock_Flags_internal) != 0);
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 354              		.loc 2 468 3 is_stmt 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 358              		.loc 2 469 5 view .LVU100
 359              	.LBB130:
 360              	.LBI130:
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 361              		.loc 2 437 22 view .LVU101
 362              	.LBB131:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 363              		.loc 2 439 5 view .LVU102
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
ARM GAS  /tmp/ccEgqfC7.s 			page 25


 364              		.loc 2 439 5 is_stmt 0 view .LVU103
 365              	.LBE131:
 366              	.LBE130:
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 367              		.loc 2 468 3 view .LVU104
 368 0000 08B5     		push	{r3, lr}
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 3, -8
 371              		.cfi_offset 14, -4
 372              		.loc 2 469 5 discriminator 1 view .LVU105
 373 0002 038A     		ldrh	r3, [r0, #16]
 374 0004 5B07     		lsls	r3, r3, #29
 375 0006 06D4     		bmi	.L26
 376              	.LBB132:
 377              	.LBI132:
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 378              		.loc 2 467 26 is_stmt 1 view .LVU106
 379              	.LVL23:
 380              	.LBB133:
 381              		.loc 2 469 5 is_stmt 0 discriminator 1 view .LVU107
 382 0008 40F2D511 		movw	r1, #469
 383 000c 034B     		ldr	r3, .L27
 384 000e 044A     		ldr	r2, .L27+4
 385 0010 0448     		ldr	r0, .L27+8
 386              	.LVL24:
 387              		.loc 2 469 5 discriminator 1 view .LVU108
 388 0012 FFF7FEFF 		bl	__assert_func
 389              	.LVL25:
 390              	.L26:
 391              		.loc 2 469 5 discriminator 1 view .LVU109
 392              	.LBE133:
 393              	.LBE132:
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->wait_mask;
 394              		.loc 2 470 5 is_stmt 1 view .LVU110
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 395              		.loc 2 471 3 is_stmt 0 view .LVU111
 396 0016 C068     		ldr	r0, [r0, #12]
 397              	.LVL26:
 398              		.loc 2 471 3 view .LVU112
 399 0018 08BD     		pop	{r3, pc}
 400              	.L28:
 401 001a 00BF     		.align	2
 402              	.L27:
 403 001c 00000000 		.word	.LC4
 404 0020 00000000 		.word	__func__.6
 405 0024 1B000000 		.word	.LC5
 406              		.cfi_endproc
 407              	.LFE4823:
 409              		.section	.rodata.__LL_ATON_RT_ExecEndEpochBlock.str1.1,"aMS",%progbits,1
 410              	.LC6:
 411 0000 65634964 		.ascii	"ecId < 1\000"
 411      203C2031 
 411      00
 412              	.LC7:
 413 0009 4C69622F 		.ascii	"Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c\000"
 413      41495F52 
 413      756E7469 
ARM GAS  /tmp/ccEgqfC7.s 			page 26


 413      6D652F4E 
 413      70752F6C 
 414              	.LC8:
 415 0036 6E6E5F69 		.ascii	"nn_instance == __ll_current_aton_ip_owner\000"
 415      6E737461 
 415      6E636520 
 415      3D3D205F 
 415      5F6C6C5F 
 416              	.LC9:
 417 0060 45706F63 		.ascii	"EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpoc"
 417      68426C6F 
 417      636B5F49 
 417      7345706F 
 417      6368496E 
 418 0093 68487962 		.ascii	"hHybrid(eb) || (__ll_current_aton_ip_owner != nn_in"
 418      72696428 
 418      65622920 
 418      7C7C2028 
 418      5F5F6C6C 
 419 00c6 7374616E 		.ascii	"stance)\000"
 419      63652900 
 420              		.section	.text.__LL_ATON_RT_ExecEndEpochBlock,"ax",%progbits
 421              		.align	1
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	__LL_ATON_RT_ExecEndEpochBlock:
 427              	.LVL27:
 428              	.LFB4857:
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 429              		.loc 1 185 1 is_stmt 1 view -0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 0
 432              		@ frame_needed = 0, uses_anonymous_args = 0
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 433              		.loc 1 186 3 view .LVU114
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 434              		.loc 1 186 30 is_stmt 0 view .LVU115
 435 0000 CB6A     		ldr	r3, [r1, #44]
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 436              		.loc 1 185 1 view .LVU116
 437 0002 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 438              		.cfi_def_cfa_offset 24
 439              		.cfi_offset 4, -24
 440              		.cfi_offset 5, -20
 441              		.cfi_offset 6, -16
 442              		.cfi_offset 7, -12
 443              		.cfi_offset 8, -8
 444              		.cfi_offset 14, -4
 185:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 445              		.loc 1 185 1 view .LVU117
 446 0006 0546     		mov	r5, r0
 447 0008 0C46     		mov	r4, r1
 186:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, e
 448              		.loc 1 186 6 view .LVU118
 449 000a 13B1     		cbz	r3, .L30
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 27


 450              		.loc 1 187 5 is_stmt 1 view .LVU119
 451 000c 0246     		mov	r2, r0
 452 000e 0220     		movs	r0, #2
 453              	.LVL28:
 187:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 454              		.loc 1 187 5 is_stmt 0 view .LVU120
 455 0010 9847     		blx	r3
 456              	.LVL29:
 457              	.L30:
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 458              		.loc 1 189 3 is_stmt 1 view .LVU121
 459              	.LBB134:
 460              	.LBI134:
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 461              		.loc 2 437 22 view .LVU122
 462              	.LBB135:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 463              		.loc 2 439 5 view .LVU123
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 464              		.loc 2 439 5 is_stmt 0 view .LVU124
 465              	.LBE135:
 466              	.LBE134:
 189:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 467              		.loc 1 189 6 discriminator 1 view .LVU125
 468 0012 2B8A     		ldrh	r3, [r5, #16]
 469 0014 5807     		lsls	r0, r3, #29
 470 0016 18D5     		bpl	.L31
 471              	.LBB136:
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 472              		.loc 1 193 5 is_stmt 1 view .LVU126
 193:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 473              		.loc 1 193 21 is_stmt 0 view .LVU127
 474 0018 2846     		mov	r0, r5
 475 001a FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 476              	.LVL30:
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 477              		.loc 1 194 5 is_stmt 1 view .LVU128
 478 001e 28B1     		cbz	r0, .L32
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 479              		.loc 1 194 5 is_stmt 0 discriminator 1 view .LVU129
 480 0020 C221     		movs	r1, #194
 481 0022 254B     		ldr	r3, .L63
 482 0024 254A     		ldr	r2, .L63+4
 483              	.LVL31:
 484              	.L62:
 194:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 485              		.loc 1 194 5 discriminator 1 view .LVU130
 486              	.LBE136:
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 487              		.loc 1 225 5 discriminator 1 view .LVU131
 488 0026 2648     		ldr	r0, .L63+8
 489 0028 FFF7FEFF 		bl	__assert_func
 490              	.LVL32:
 491              	.L32:
 492              	.LBB137:
 195:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
 493              		.loc 1 195 5 is_stmt 1 view .LVU132
ARM GAS  /tmp/ccEgqfC7.s 			page 28


 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 494              		.loc 1 196 5 view .LVU133
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 495              		.loc 1 196 5 view .LVU134
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 496              		.loc 1 196 5 view .LVU135
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 497              		.loc 1 196 5 view .LVU136
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 498              		.loc 1 196 5 view .LVU137
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 499              		.loc 1 196 5 view .LVU138
 500 002c 0222     		movs	r2, #2
 501 002e 254B     		ldr	r3, .L63+12
 502 0030 1A60     		str	r2, [r3]
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 503              		.loc 1 196 5 view .LVU139
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 504              		.loc 1 196 5 view .LVU140
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 505              		.loc 1 196 5 view .LVU141
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 506              		.loc 1 196 5 view .LVU142
 507              	.L33:
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 508              		.loc 1 196 5 discriminator 2 view .LVU143
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 509              		.loc 1 196 5 discriminator 2 view .LVU144
 510 0032 1A68     		ldr	r2, [r3]
 511 0034 9107     		lsls	r1, r2, #30
 512 0036 FCD4     		bmi	.L33
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 513              		.loc 1 196 5 discriminator 3 view .LVU145
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 514              		.loc 1 196 5 discriminator 3 view .LVU146
 515              	.LVL33:
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 516              		.loc 1 196 5 discriminator 3 view .LVU147
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 517              		.loc 1 196 5 discriminator 3 view .LVU148
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 518              		.loc 1 196 5 discriminator 3 view .LVU149
 519 0038 4FF08042 		mov	r2, #1073741824
 520 003c 1A60     		str	r2, [r3]
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 521              		.loc 1 196 5 discriminator 3 view .LVU150
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 522              		.loc 1 196 5 discriminator 3 view .LVU151
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 523              		.loc 1 196 5 discriminator 3 view .LVU152
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 524              		.loc 1 196 5 discriminator 3 view .LVU153
 525              	.L34:
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 526              		.loc 1 196 5 discriminator 5 view .LVU154
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 527              		.loc 1 196 5 discriminator 5 view .LVU155
ARM GAS  /tmp/ccEgqfC7.s 			page 29


 528 003e 1A68     		ldr	r2, [r3]
 529 0040 5200     		lsls	r2, r2, #1
 530 0042 FCD4     		bmi	.L34
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 531              		.loc 1 196 5 discriminator 6 view .LVU156
 196:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 532              		.loc 1 196 5 discriminator 6 view .LVU157
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 533              		.loc 1 199 5 view .LVU158
 534 0044 1920     		movs	r0, #25
 535              	.LVL34:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 536              		.loc 1 199 5 is_stmt 0 view .LVU159
 537 0046 FFF7FEFF 		bl	LL_ATON_DisableClock
 538              	.LVL35:
 539              	.L31:
 199:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 540              		.loc 1 199 5 view .LVU160
 541              	.LBE137:
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 542              		.loc 1 205 3 is_stmt 1 view .LVU161
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 543              		.loc 1 205 9 is_stmt 0 view .LVU162
 544 004a 6B68     		ldr	r3, [r5, #4]
 205:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 545              		.loc 1 205 6 view .LVU163
 546 004c 0BB1     		cbz	r3, .L35
 217:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 547              		.loc 1 217 5 is_stmt 1 view .LVU164
 548 004e 2846     		mov	r0, r5
 549 0050 9847     		blx	r3
 550              	.LVL36:
 551              	.L35:
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 552              		.loc 1 222 3 view .LVU165
 553              	.LBB138:
 554              	.LBI138:
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 555              		.loc 2 452 22 view .LVU166
 556              	.LBB139:
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 557              		.loc 2 454 5 view .LVU167
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 558              		.loc 2 454 16 is_stmt 0 view .LVU168
 559 0052 2E8A     		ldrh	r6, [r5, #16]
 560              	.LVL37:
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 561              		.loc 2 454 16 view .LVU169
 562              	.LBE139:
 563              	.LBE138:
 222:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochInternal(eb)) // epoch blobs are flagged as pure HW, so checking for epoch 
 564              		.loc 1 222 36 discriminator 1 view .LVU170
 565 0054 16F0900F 		tst	r6, #144
 566 0058 06F0C007 		and	r7, r6, #192
 567 005c 08D1     		bne	.L36
 568              	.L40:
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
ARM GAS  /tmp/ccEgqfC7.s 			page 30


 569              		.loc 1 230 70 discriminator 1 view .LVU171
 570 005e 0FBB     		cbnz	r7, .L37
 571              	.L38:
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 572              		.loc 1 237 3 discriminator 2 view .LVU172
 573 0060 194B     		ldr	r3, .L63+16
 574 0062 1B68     		ldr	r3, [r3]
 575 0064 A342     		cmp	r3, r4
 576 0066 15D1     		bne	.L41
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 577              		.loc 1 237 3 discriminator 3 view .LVU173
 578 0068 ED21     		movs	r1, #237
 579 006a 184B     		ldr	r3, .L63+20
 580 006c 134A     		ldr	r2, .L63+4
 581 006e DAE7     		b	.L62
 582              	.L36:
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 583              		.loc 1 225 5 is_stmt 1 view .LVU174
 584 0070 154B     		ldr	r3, .L63+16
 585 0072 1B68     		ldr	r3, [r3]
 586 0074 A342     		cmp	r3, r4
 587 0076 03D0     		beq	.L39
 225:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_SetWaitMask(0);
 588              		.loc 1 225 5 is_stmt 0 discriminator 1 view .LVU175
 589 0078 E121     		movs	r1, #225
 590 007a 154B     		ldr	r3, .L63+24
 591 007c 0F4A     		ldr	r2, .L63+4
 592 007e D2E7     		b	.L62
 593              	.L39:
 226:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 594              		.loc 1 226 5 is_stmt 1 view .LVU176
 595 0080 0020     		movs	r0, #0
 596 0082 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 597              	.LVL38:
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 598              		.loc 1 230 3 view .LVU177
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 599              		.loc 1 230 6 is_stmt 0 discriminator 1 view .LVU178
 600 0086 F306     		lsls	r3, r6, #27
 601 0088 E9D5     		bpl	.L40
 602              	.L43:
 235:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 603              		.loc 1 235 5 is_stmt 1 view .LVU179
 604 008a 2046     		mov	r0, r4
 605 008c FFF7FEFF 		bl	__ll_clear_aton_owner
 606              	.LVL39:
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 607              		.loc 1 237 3 view .LVU180
 237:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  (__ll_current_aton_ip_owner != nn_instance));
 608              		.loc 1 237 3 is_stmt 0 discriminator 1 view .LVU181
 609 0090 002F     		cmp	r7, #0
 610 0092 E5D0     		beq	.L38
 611              	.L41:
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 612              		.loc 1 240 3 is_stmt 1 view .LVU182
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 613              		.loc 1 240 30 is_stmt 0 view .LVU183
ARM GAS  /tmp/ccEgqfC7.s 			page 31


 614 0094 E36A     		ldr	r3, [r4, #44]
 240:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 615              		.loc 1 240 6 view .LVU184
 616 0096 63B1     		cbz	r3, .L29
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 617              		.loc 1 242 5 is_stmt 1 view .LVU185
 618 0098 2A46     		mov	r2, r5
 619 009a 2146     		mov	r1, r4
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 620              		.loc 1 244 1 is_stmt 0 view .LVU186
 621 009c BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 622              		.cfi_remember_state
 623              		.cfi_restore 14
 624              		.cfi_restore 8
 625              		.cfi_restore 7
 626              		.cfi_restore 6
 627              		.cfi_restore 5
 628              		.cfi_restore 4
 629              		.cfi_def_cfa_offset 0
 630              	.LVL40:
 242:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 631              		.loc 1 242 5 view .LVU187
 632 00a0 0320     		movs	r0, #3
 633 00a2 1847     		bx	r3	@ indirect register sibling call
 634              	.LVL41:
 635              	.L37:
 636              		.cfi_restore_state
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 637              		.loc 1 231 64 view .LVU188
 638 00a4 2369     		ldr	r3, [r4, #16]
 230:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.saved_current_epoch_block == NULL) 
 639              		.loc 1 230 105 discriminator 4 view .LVU189
 640 00a6 002B     		cmp	r3, #0
 641 00a8 F4D1     		bne	.L41
 232:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                         NULL))) /* hybrid has finished after that last part has bee
 642              		.loc 1 232 64 view .LVU190
 643 00aa E368     		ldr	r3, [r4, #12]
 231:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                        (nn_instance->exec_state.next_epoch_block ==
 644              		.loc 1 231 100 view .LVU191
 645 00ac 002B     		cmp	r3, #0
 646 00ae F1D1     		bne	.L41
 647 00b0 EBE7     		b	.L43
 648              	.L29:
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 649              		.loc 1 244 1 view .LVU192
 650 00b2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 651              	.LVL42:
 652              	.L64:
 244:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 653              		.loc 1 244 1 view .LVU193
 654 00b6 00BF     		.align	2
 655              	.L63:
 656 00b8 00000000 		.word	.LC6
 657 00bc 00000000 		.word	__func__.4
 658 00c0 09000000 		.word	.LC7
 659 00c4 00E00F58 		.word	1477435392
 660 00c8 00000000 		.word	__ll_current_aton_ip_owner
ARM GAS  /tmp/ccEgqfC7.s 			page 32


 661 00cc 60000000 		.word	.LC9
 662 00d0 36000000 		.word	.LC8
 663              		.cfi_endproc
 664              	.LFE4857:
 666              		.section	.rodata.__LL_ATON_RT_DetermineNextEpochBlock.str1.1,"aMS",%progbits,1
 667              	.LC10:
 668 0000 6E6E5F69 		.ascii	"nn_instance != ((void *)0)\000"
 668      6E737461 
 668      6E636520 
 668      213D2028 
 668      28766F69 
 669              	.LC11:
 670 001b 6E6E5F69 		.ascii	"nn_instance->exec_state.triggered_events == 0x0\000"
 670      6E737461 
 670      6E63652D 
 670      3E657865 
 670      635F7374 
 671              	.LC12:
 672 004b 6E6E5F69 		.ascii	"nn_instance->exec_state.saved_current_epoch_block ="
 672      6E737461 
 672      6E63652D 
 672      3E657865 
 672      635F7374 
 673 007e 3D202828 		.ascii	"= ((void *)0)\000"
 673      766F6964 
 673      202A2930 
 673      2900
 674              		.section	.text.__LL_ATON_RT_DetermineNextEpochBlock,"ax",%progbits
 675              		.align	1
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 680              	__LL_ATON_RT_DetermineNextEpochBlock:
 681              	.LVL43:
 682              	.LFB4858:
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 683              		.loc 1 247 1 is_stmt 1 view -0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 687              		.loc 1 248 3 view .LVU195
 247:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 688              		.loc 1 247 1 is_stmt 0 view .LVU196
 689 0000 08B5     		push	{r3, lr}
 690              		.cfi_def_cfa_offset 8
 691              		.cfi_offset 3, -8
 692              		.cfi_offset 14, -4
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 693              		.loc 1 248 3 view .LVU197
 694 0002 28B9     		cbnz	r0, .L66
 248:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 695              		.loc 1 248 3 discriminator 1 view .LVU198
 696 0004 F821     		movs	r1, #248
 697 0006 1A4B     		ldr	r3, .L76
 698 0008 1A4A     		ldr	r2, .L76+4
 699              	.L75:
ARM GAS  /tmp/ccEgqfC7.s 			page 33


 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 700              		.loc 1 250 3 discriminator 1 view .LVU199
 701 000a 1B48     		ldr	r0, .L76+8
 702              	.LVL44:
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 703              		.loc 1 250 3 discriminator 1 view .LVU200
 704 000c FFF7FEFF 		bl	__assert_func
 705              	.LVL45:
 706              	.L66:
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 707              		.loc 1 250 3 is_stmt 1 view .LVU201
 708 0010 C369     		ldr	r3, [r0, #28]
 709 0012 1BB1     		cbz	r3, .L67
 250:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                  0x0); // with the removal of parallel SW/HW epochs execution all triggered events 
 710              		.loc 1 250 3 is_stmt 0 discriminator 1 view .LVU202
 711 0014 FA21     		movs	r1, #250
 712 0016 194B     		ldr	r3, .L76+12
 713 0018 164A     		ldr	r2, .L76+4
 714 001a F6E7     		b	.L75
 715              	.L67:
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 716              		.loc 1 256 3 is_stmt 1 view .LVU203
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 717              		.loc 1 256 31 is_stmt 0 view .LVU204
 718 001c C368     		ldr	r3, [r0, #12]
 256:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 719              		.loc 1 256 6 view .LVU205
 720 001e 13B3     		cbz	r3, .L68
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 721              		.loc 1 258 5 is_stmt 1 view .LVU206
 722 0020 0369     		ldr	r3, [r0, #16]
 723 0022 23B1     		cbz	r3, .L69
 258:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 724              		.loc 1 258 5 is_stmt 0 discriminator 1 view .LVU207
 725 0024 4FF48171 		mov	r1, #258
 726 0028 154B     		ldr	r3, .L76+16
 727 002a 124A     		ldr	r2, .L76+4
 728 002c EDE7     		b	.L75
 729              	.L69:
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 730              		.loc 1 261 5 is_stmt 1 view .LVU208
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 731              		.loc 1 261 80 is_stmt 0 view .LVU209
 732 002e 4368     		ldr	r3, [r0, #4]
 261:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
 733              		.loc 1 261 55 view .LVU210
 734 0030 0361     		str	r3, [r0, #16]
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 735              		.loc 1 262 5 is_stmt 1 view .LVU211
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 736              		.loc 1 262 78 is_stmt 0 view .LVU212
 737 0032 8368     		ldr	r3, [r0, #8]
 262:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 738              		.loc 1 262 53 view .LVU213
 739 0034 4361     		str	r3, [r0, #20]
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 740              		.loc 1 264 5 is_stmt 1 view .LVU214
ARM GAS  /tmp/ccEgqfC7.s 			page 34


 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 741              		.loc 1 264 79 is_stmt 0 view .LVU215
 742 0036 436A     		ldr	r3, [r0, #36]
 264:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 743              		.loc 1 264 54 view .LVU216
 744 0038 8362     		str	r3, [r0, #40]
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 745              		.loc 1 268 5 is_stmt 1 view .LVU217
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 746              		.loc 1 268 74 is_stmt 0 view .LVU218
 747 003a C368     		ldr	r3, [r0, #12]
 268:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
 748              		.loc 1 268 49 view .LVU219
 749 003c 4360     		str	r3, [r0, #4]
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 750              		.loc 1 269 5 is_stmt 1 view .LVU220
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 751              		.loc 1 269 72 is_stmt 0 view .LVU221
 752 003e C368     		ldr	r3, [r0, #12]
 269:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 753              		.loc 1 269 47 view .LVU222
 754 0040 8360     		str	r3, [r0, #8]
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 755              		.loc 1 271 5 is_stmt 1 view .LVU223
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 756              		.loc 1 271 101 is_stmt 0 view .LVU224
 757 0042 8368     		ldr	r3, [r0, #8]
 758              	.LVL46:
 759              	.LBB144:
 760              	.LBI144:
  78:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 761              		.loc 1 78 17 is_stmt 1 view .LVU225
 762              	.LBB145:
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 763              		.loc 1 80 3 view .LVU226
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 764              		.loc 1 82 3 view .LVU227
  82:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 765              		.loc 1 82 6 is_stmt 0 view .LVU228
 766 0044 6BB9     		cbnz	r3, .L74
  80:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 767              		.loc 1 80 7 view .LVU229
 768 0046 1A46     		mov	r2, r3
 769              	.LVL47:
 770              	.L71:
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 771              		.loc 1 90 3 is_stmt 1 view .LVU230
  90:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 772              		.loc 1 90 3 is_stmt 0 view .LVU231
 773              	.LBE145:
 774              	.LBE144:
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 775              		.loc 1 275 46 view .LVU232
 776 0048 0023     		movs	r3, #0
 271:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 777              		.loc 1 271 48 discriminator 1 view .LVU233
 778 004a 4262     		str	r2, [r0, #36]
ARM GAS  /tmp/ccEgqfC7.s 			page 35


 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 779              		.loc 1 275 5 is_stmt 1 view .LVU234
 275:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 780              		.loc 1 275 46 is_stmt 0 view .LVU235
 781 004c C360     		str	r3, [r0, #12]
 782              	.L73:
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 783              		.loc 1 283 3 is_stmt 1 view .LVU236
 283:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 784              		.loc 1 283 55 is_stmt 0 view .LVU237
 785 004e 0023     		movs	r3, #0
 786 0050 80F82030 		strb	r3, [r0, #32]
 285:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 787              		.loc 1 285 1 view .LVU238
 788 0054 08BD     		pop	{r3, pc}
 789              	.LVL48:
 790              	.L72:
 791              	.LBB149:
 792              	.LBB148:
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 793              		.loc 1 86 7 is_stmt 1 view .LVU239
  86:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 794              		.loc 1 86 11 is_stmt 0 view .LVU240
 795 0056 1433     		adds	r3, r3, #20
 796              	.LVL49:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 797              		.loc 1 84 54 is_stmt 1 discriminator 3 view .LVU241
 798 0058 0132     		adds	r2, r2, #1
 799              	.LVL50:
 800              	.L70:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 801              		.loc 1 84 17 discriminator 1 view .LVU242
 802              	.LBB146:
 803              	.LBI146:
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 804              		.loc 2 422 22 view .LVU243
 805              	.LBB147:
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 806              		.loc 2 424 5 view .LVU244
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 807              		.loc 2 424 5 is_stmt 0 view .LVU245
 808              	.LBE147:
 809              	.LBE146:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 810              		.loc 1 84 17 discriminator 1 view .LVU246
 811 005a 198A     		ldrh	r1, [r3, #16]
 812 005c 0907     		lsls	r1, r1, #28
 813 005e FAD5     		bpl	.L72
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 814              		.loc 1 84 17 discriminator 1 view .LVU247
 815 0060 F2E7     		b	.L71
 816              	.LVL51:
 817              	.L74:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 818              		.loc 1 84 12 view .LVU248
 819 0062 0122     		movs	r2, #1
 820 0064 F9E7     		b	.L70
ARM GAS  /tmp/ccEgqfC7.s 			page 36


 821              	.LVL52:
 822              	.L68:
  84:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // Note: also terminating empty epoch block is counted
 823              		.loc 1 84 12 view .LVU249
 824              	.LBE148:
 825              	.LBE149:
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 826              		.loc 1 279 5 is_stmt 1 view .LVU250
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 827              		.loc 1 279 28 is_stmt 0 view .LVU251
 828 0066 4368     		ldr	r3, [r0, #4]
 279:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 829              		.loc 1 279 48 view .LVU252
 830 0068 1433     		adds	r3, r3, #20
 831 006a 4360     		str	r3, [r0, #4]
 832 006c EFE7     		b	.L73
 833              	.L77:
 834 006e 00BF     		.align	2
 835              	.L76:
 836 0070 00000000 		.word	.LC10
 837 0074 00000000 		.word	__func__.3
 838 0078 09000000 		.word	.LC7
 839 007c 1B000000 		.word	.LC11
 840 0080 4B000000 		.word	.LC12
 841              		.cfi_endproc
 842              	.LFE4858:
 844              		.section	.text.dump_dma_state,"ax",%progbits
 845              		.align	1
 846              		.weak	dump_dma_state
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 851              	dump_dma_state:
 852              	.LFB4854:
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 853              		.loc 1 51 39 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 858              		.loc 1 51 40 view .LVU254
 859 0000 7047     		bx	lr
 860              		.cfi_endproc
 861              	.LFE4854:
 863              		.section	.rodata.__LL_ATON_RT_IrqErr.str1.1,"aMS",%progbits,1
 864              	.LC13:
 865 0000 53747265 		.ascii	"Streaming engine #%lu error interrupt: 0x%lx\012\000"
 865      616D696E 
 865      6720656E 
 865      67696E65 
 865      2023256C 
 866              	.LC14:
 867 002e 53747265 		.ascii	"Streaming engine completion interrupt\000"
 867      616D696E 
 867      6720656E 
 867      67696E65 
ARM GAS  /tmp/ccEgqfC7.s 			page 37


 867      20636F6D 
 868              	.LC15:
 869 0054 436F6E76 		.ascii	"Convolutional accelerator interrupt\000"
 869      6F6C7574 
 869      696F6E61 
 869      6C206163 
 869      63656C65 
 870              	.LC16:
 871 0078 5265636F 		.ascii	"Reconfigurable buffer interrupt\000"
 871      6E666967 
 871      75726162 
 871      6C652062 
 871      75666665 
 872              	.LC17:
 873 0098 42757320 		.ascii	"Bus interface interrupt\000"
 873      696E7465 
 873      72666163 
 873      6520696E 
 873      74657272 
 874              	.LC18:
 875 00b0 42555349 		.ascii	"BUSIF%ld ERR: 0x%lx\012\000"
 875      46256C64 
 875      20455252 
 875      3A203078 
 875      256C780A 
 876              	.LC19:
 877 00c5 53747265 		.ascii	"Stream switch interrupt\000"
 877      616D2073 
 877      77697463 
 877      6820696E 
 877      74657272 
 878              	.LC20:
 879 00dd 45706F63 		.ascii	"Epoch Controller ERROR interrupt: EC_IRQ = 0x%08lx\012"
 879      6820436F 
 879      6E74726F 
 879      6C6C6572 
 879      20455252 
 880 0110 00       		.ascii	"\000"
 881              	.LC21:
 882 0111 45706F63 		.ascii	"Epoch Controller opcode counter: 0x%08lx\012\000"
 882      6820436F 
 882      6E74726F 
 882      6C6C6572 
 882      206F7063 
 883              	.LC22:
 884 013b 45706F63 		.ascii	"Epoch Controller label: 0x%08lx\012\000"
 884      6820436F 
 884      6E74726F 
 884      6C6C6572 
 884      206C6162 
 885              	.LC23:
 886 015c 45706F63 		.ascii	"Epoch Controller NOACK interrupt\000"
 886      6820436F 
 886      6E74726F 
 886      6C6C6572 
 886      204E4F41 
 887              	.LC24:
ARM GAS  /tmp/ccEgqfC7.s 			page 38


 888 017d 45706F63 		.ascii	"Epoch Controller interrupt\000"
 888      6820436F 
 888      6E74726F 
 888      6C6C6572 
 888      20696E74 
 889              	.LC25:
 890 0198 41544F4E 		.ascii	"ATON_STD_IRQHandler()@%d: irqs=0x%llx\012\000"
 890      5F535444 
 890      5F495251 
 890      48616E64 
 890      6C657228 
 891              	.LC26:
 892 01bf 3000     		.ascii	"0\000"
 893              		.section	.text.__LL_ATON_RT_IrqErr,"ax",%progbits
 894              		.align	1
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 899              	__LL_ATON_RT_IrqErr:
 900              	.LVL53:
 901              	.LFB4870:
 357:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 358:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** User API Functions ***/
 359:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 360:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 361:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Registers callbacks for ATON runtime related events (e.g. initialization/deinitialization
 362:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_Callbacktype_t`)
 363:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param rt_callback Function pointer to callback function (set to `NULL` to disable epoch tracing
 364:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 365:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called when no network is currently executing!
 366:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 367:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetRuntimeCallback(TraceRuntime_FuncPtr_t rt_callback)
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ll_aton_init_deinit_trace = rt_callback;
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 371:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 372:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 373:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 374:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param epoch_block_callback Function pointer to callback function (set to `NULL` to disable epoc
 375:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance          Pointer to network instance for which to set the callback (may not b
 376:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 377:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @deprecated This function is deprecated and will be removed in a future release.
 378:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *             Use `LL_ATON_RT_SetNetworkCallback()` instead!
 379:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 380:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetEpochCallback(TraceEpochBlock_FuncPtr_t epoch_block_callback, NN_Instance_TypeDe
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 385:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 386:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 387:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Register callback for tracing epoch/network related events (see `LL_ATON_RT_Callbacktype_
 388:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance          Pointer to network instance for which to set the callback (may not b
 389:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param epoch_block_callback Function pointer to callback function (set to `NULL` to disable epoc
 390:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *
 391:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @note  This function must only be called while the passed network instance is not executing
 392:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *        and should be called before `LL_ATON_RT_Init_Network()`!
ARM GAS  /tmp/ccEgqfC7.s 			page 39


 393:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 394:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_SetNetworkCallback(NN_Instance_TypeDef *nn_instance, TraceEpochBlock_FuncPtr_t epoc
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 399:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 400:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 401:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize a network instance
 402:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 403:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 404:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 406:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 408:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 409:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 410:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 411:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 412:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance->network` is equal to NULL **/
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->network == NULL)
 414:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 415:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 416:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 417:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 418:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Care about epoch controller blobs relocation */
 419:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 420:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = false;
 421:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inst_reloc != 0)
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 423:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = ai_rel_network_ec_network_init(nn_instance->exec_state.inst_reloc);
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 425:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 426:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 428:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ret = nn_instance->network->ec_network_init();
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 430:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 433:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ret == true);
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 436:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call actual network instance initialization */
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 440:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 441:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 442:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize a network instance
 443:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize
 444:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 445:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_DeInit_Network(NN_Instance_TypeDef *nn_instance)
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 447:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == NULL)
 449:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
ARM GAS  /tmp/ccEgqfC7.s 			page 40


 450:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 451:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 452:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 453:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_DeInit` and network instan
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.epoch_callback_function != NULL)
 455:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_DeInit, nn_instance,
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 458:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Re-set ATON IP owner */
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance == __ll_current_aton_ip_owner)
 461:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 462:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // under execution we might still be owner of the ATON IP
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_clear_aton_owner(nn_instance);
 464:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 465:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 466:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** De-initialize static variables **/
 467:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set context */
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   const LL_ATON_RT_EpochBlockItem_t *eb_list = NULL;
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set saved context */
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_current_epoch_block = NULL;
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.nr_of_epoch_blocks = 0;
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 479:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 480:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 481:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* intentional do not re-set information about running inference `nn_instance->exec_state.inferen
 482:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 483:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* re-set asynchronous status variables */
 484:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 485:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.triggered_events = 0x0;
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 487:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 488:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 489:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 490:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 491:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Reset network instance for getting ready for a new inference
 492:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to initialize
 493:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 494:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_Reset_Network(NN_Instance_TypeDef *nn_instance)
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 498:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 499:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 500:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 501:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief Initialize the ATON runtime
 502:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 503:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeInit(void)
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 505:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 506:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_Init();
ARM GAS  /tmp/ccEgqfC7.s 			page 41


 507:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 508:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize IRQ Context **/
 509:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 510:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t t;
 511:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 512:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Disable & Clear interrupt controller */
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_DISABLE_CLR_CONFCLR(INTCTRL, 0);
 514:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 515:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Preset Interrupt Controller masks */
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_SET(ATON_STRENG_INT_MASK(
 517:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
 519:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 520:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 521:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTORMSK_H_SET(0);           // OR-mask: enable all events & errors
 522:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_INTCTRL_STD_INTANDMSK_H_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
 523:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 524:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 525:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Enable Interrupt Controller (again) */
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_ENABLE(INTCTRL, 0);
 527:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 528:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 529:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize OSAL layer **/
 530:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INIT();
 531:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 532:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Disable all four ATON interrupts **/
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 534:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 535:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Install IRQ handler **/
 536:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_INSTALL_IRQ(ATON_STD_IRQ_LINE, ATON_STD_IRQHandler);
 537:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 538:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Enable ATON `ATON_STD_IRQ_LINE` interrupt **/
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_ENABLE_IRQ(ATON_STD_IRQ_LINE);
 540:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 541:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** After having initialized ATON call callback (which among others might initialize further subs
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 543:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 545:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 546:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 547:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief De-initialize the ATON runtime
 548:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to de-initialize (optional - i.e. may be `NULL`, 
 549:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * `LL_ATON_RT_DeInit_Network()`)
 550:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 551:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void LL_ATON_RT_RuntimeDeInit(void)
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 553:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 554:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (ll_aton_init_deinit_trace)
 555:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 556:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 557:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Disable all four ATON interrupts */
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DISABLE_ALL_IRQs();
 559:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 560:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Remove IRQ handler */
 561:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_REMOVE_IRQ(ATON_STD_IRQ_LINE);
 562:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 563:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize OSAL layer */
ARM GAS  /tmp/ccEgqfC7.s 			page 42


 564:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DEINIT();
 565:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 566:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* De-initialize ATON IPs */
 567:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_DeInit();
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 569:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 570:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /**
 571:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @brief  Checks status of previously started epoch block and
 572:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *         starts execution of next epoch block of the NN provided the previous epoch block has ter
 573:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @param nn_instance Pointer to network instance to run/continue (may not be `NULL`)
 574:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_NO_WFE  Next epoch block may be started, NN execution not finished, do not ca
 575:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`
 576:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_WFE     Epoch block is still running, NN execution not finished, you may call
 577:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            `LL_ATON_OSAL_WFE()`.
 578:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            NOTE, that in this case no other network instance may be run/continue
 579:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            same thread!
 580:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  *                            It is entirely the user's responsibility to comply with this restrict
 581:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * @retval LL_ATON_RT_DONE    NN execution finished
 582:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  */
 583:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** LL_ATON_RT_RetValues_t LL_ATON_RT_RunEpochBlock(NN_Instance_TypeDef *nn_instance)
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 585:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 586:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 587:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Test for wrong/missing initialization */
 588:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance->exec_state.current_epoch_block != NULL); // should never happen
 589:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 590:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Check if network is starting a new inference */
 591:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (nn_instance->exec_state.inference_started == false)
 592:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 593:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Perform epoch controller blob relocation updates */
 594:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(LL_ATON_RT_RELOC)
 595:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = false;
 596:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.inst_reloc != 0)
 597:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 598:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = ai_rel_network_ec_inference_init(nn_instance->exec_state.inst_reloc);
 599:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 600:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 601:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 602:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != 
 603:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       ret = nn_instance->network->ec_inference_init();
 604:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 605:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else
 606:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NU
 607:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 608:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 609:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 610:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ret == true);
 611:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 612:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 613:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Set inference started flag to `true` */
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.inference_started = true;
 615:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 616:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Placeholder for things which need to be done before starting an inference */
 617:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* ==> here <== */
 618:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 619:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 620:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
ARM GAS  /tmp/ccEgqfC7.s 			page 43


 621:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool this_run_executed_end_epoch = false;
 622:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 623:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 624:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   while (true)
 625:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 626:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 627:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for current epoch block to finish */
 628:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
 629:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 630:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 631:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((nn_instance->exec_state.triggered_events & _wait_mask) == _wait_mask)
 632:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 633:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Enter critical section */
 634:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(__ll_current_aton_ip_owner ==
 635:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 636:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_ENTER_CS();
 637:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 638:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* reset triggered events */
 639:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.triggered_events &= ~_wait_mask;
 640:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 641:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Exit critical section */
 642:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_OSAL_EXIT_CS();
 643:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 644:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* end/clean-up epoch block */
 645:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 646:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 647:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 648:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 649:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 650:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 651:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 652:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 653:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop */
 654:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_WFE;
 655:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 656:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 657:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 658:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 659:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* test for last epoch block */
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block))
 661:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 662:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (nn_instance->exec_state.saved_current_epoch_block != NULL)
 663:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 664:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* return from inserted epoch block */
 665:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         __LL_ATON_RT_RetFromLibEpochBlockArray(true, nn_instance);
 666:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 667:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* advance epoch block */
 668:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         nn_instance->exec_state.current_epoch_block++;
 669:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 670:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_NO_WFE;
 672:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 673:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 674:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 675:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Reached end of execution */
 676:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         return LL_ATON_RT_DONE;
 677:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
ARM GAS  /tmp/ccEgqfC7.s 			page 44


 678:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 679:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 680:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* run/start current epoch block */
 681:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 682:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (this_run_executed_end_epoch)
 683:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 684:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 685:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 686:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 687:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!nn_instance->exec_state.current_epoch_block_started)
 689:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 690:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       nn_instance->exec_state.current_epoch_block_started = true;
 691:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 692:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 693:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 694:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 695:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 696:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
 697:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 698:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* end/clean-up epoch block */
 699:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 700:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 701:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 702:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* advance epoch block */
 703:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 704:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 705:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 706:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_NO_WFE;
 707:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 708:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else
 709:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 710:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Return to main loop */
 711:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       return LL_ATON_RT_WFE;
 712:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 713:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 714:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 715:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 716:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 717:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 718:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* wait for end of epoch block */
 719:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
 720:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (_wait_mask != 0)
 721:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 722:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Perform polling wait */
 723:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if (EpochBlock_IsEpochBlob(nn_instance->exec_state.current_epoch_block))
 724:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 725:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 726:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_EpochCtrl_Wait(_wait_mask);
 727:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 728:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_ATON_ASSERT(false); // may never happen
 729:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
 730:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 731:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       else
 732:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 733:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         LL_Streng_Wait(_wait_mask);
 734:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
ARM GAS  /tmp/ccEgqfC7.s 			page 45


 735:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 736:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 737:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* End epoch block and advance to next one */
 738:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
 739:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 740:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* advance epoch block */
 741:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
 742:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 743:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Return to main loop (but do NOT call `LL_ATON_OSAL_WFE())`) */
 744:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return LL_ATON_RT_NO_WFE;
 745:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 746:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 747:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 748:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 749:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 750:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /*** ATON Irq Handler ***/
 751:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #define IRQ_ERR_MSG() LL_ATON_PRINTF("ATON_STD_IRQHandler()@%d: irqs=0x%" PRIx64 "\n", __LINE__, (u
 752:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 753:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** // REMEMBER: mask out all interrupt from parameter `irqs` you do NOT want to be handled in beyond f
 754:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 755:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint64_t irqs)
 756:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 757:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static void __LL_ATON_RT_IrqErr(uint32_t irqs)
 758:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 759:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 902              		.loc 1 759 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 0
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 760:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   extern void dump_dma_state(void);
 906              		.loc 1 760 3 view .LVU256
 761:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 907              		.loc 1 761 3 view .LVU257
 762:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 763:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!irqs)
 908              		.loc 1 763 3 view .LVU258
 759:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   extern void dump_dma_state(void);
 909              		.loc 1 759 1 is_stmt 0 view .LVU259
 910 0000 38B5     		push	{r3, r4, r5, lr}
 911              		.cfi_def_cfa_offset 16
 912              		.cfi_offset 3, -16
 913              		.cfi_offset 4, -12
 914              		.cfi_offset 5, -8
 915              		.cfi_offset 14, -4
 916              		.loc 1 763 6 view .LVU260
 917 0002 0446     		mov	r4, r0
 918 0004 0028     		cmp	r0, #0
 919 0006 5BD0     		beq	.L117
 920              	.LVL54:
 921              	.LBB153:
 922              	.LBI153:
 757:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 923              		.loc 1 757 13 is_stmt 1 view .LVU261
 924              	.LBB154:
 764:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     return;
 765:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 766:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_STRENG_NUM
ARM GAS  /tmp/ccEgqfC7.s 			page 46


 767:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine Error interrupts */
 768:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
 925              		.loc 1 768 3 view .LVU262
 926              		.loc 1 768 12 is_stmt 0 view .LVU263
 927 0008 2E4B     		ldr	r3, .L118
 928              		.loc 1 768 6 view .LVU264
 929 000a 0340     		ands	r3, r0, r3
 930 000c 07D0     		beq	.L81
 931              	.LBB155:
 769:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 770:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 771:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int64_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 772:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                    //(ATON_INT_NR <= 32)
 773:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     int32_t masked_irqs; // must be signed for two's compliment `(-masked_irqs)`
 932              		.loc 1 773 5 is_stmt 1 view .LVU265
 774:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                   //(ATON_INT_NR <= 32)
 775:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 776:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));
 933              		.loc 1 776 5 view .LVU266
 934              	.LVL55:
 777:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 778:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // assumes that stream engine interrupts are assigned in the order of their engine number and t
 779:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     // within the `INTREG` register
 780:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
 935              		.loc 1 780 5 view .LVU267
 936              		.loc 1 780 62 is_stmt 0 view .LVU268
 937 000e 5942     		rsbs	r1, r3, #0
 938              		.loc 1 780 59 view .LVU269
 939 0010 1940     		ands	r1, r1, r3
 940              	.LVL56:
 781:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     streaming_engine_nr -= ATON_STRENG_INT(0);
 941              		.loc 1 781 5 is_stmt 1 view .LVU270
 782:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 783:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 784:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
 942              		.loc 1 784 5 view .LVU271
 943              		.loc 1 784 27 is_stmt 0 view .LVU272
 944 0012 2D4B     		ldr	r3, .L118+4
 945              	.LVL57:
 946              		.loc 1 784 27 view .LVU273
 947 0014 0A03     		lsls	r2, r1, #12
 948              		.loc 1 784 14 view .LVU274
 949 0016 D258     		ldr	r2, [r2, r3]
 950              	.LVL58:
 785:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine #%" PRIu32 " error interrupt: 0x%" PRIx32 "\n", streaming_engi
 951              		.loc 1 785 5 is_stmt 1 view .LVU275
 952 0018 2C48     		ldr	r0, .L118+8
 953              	.LVL59:
 954              		.loc 1 785 5 is_stmt 0 view .LVU276
 955 001a FFF7FEFF 		bl	printf
 956              	.LVL60:
 957              	.L81:
 958              		.loc 1 785 5 view .LVU277
 959              	.LBE155:
 786:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // NDEBUG
 787:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 788:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Streaming Engine interrupts */
ARM GAS  /tmp/ccEgqfC7.s 			page 47


 789:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
 960              		.loc 1 789 3 is_stmt 1 view .LVU278
 961              		.loc 1 789 12 is_stmt 0 view .LVU279
 962 001e C4F30903 		ubfx	r3, r4, #0, #10
 963              		.loc 1 789 6 view .LVU280
 964 0022 13B1     		cbz	r3, .L82
 790:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 791:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Streaming engine completion interrupt\n");
 965              		.loc 1 791 5 is_stmt 1 view .LVU281
 966 0024 2A48     		ldr	r0, .L118+12
 967 0026 FFF7FEFF 		bl	puts
 968              	.LVL61:
 969              	.L82:
 792:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 793:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRENG_NUM
 794:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 795:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_CONVACC_NUM
 796:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Convolutional accelerators interrupts */
 797:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
 970              		.loc 1 797 3 view .LVU282
 971              		.loc 1 797 6 is_stmt 0 view .LVU283
 972 002a 14F4700F 		tst	r4, #15728640
 973 002e 02D0     		beq	.L83
 798:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 799:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
 974              		.loc 1 799 5 is_stmt 1 view .LVU284
 975 0030 2848     		ldr	r0, .L118+16
 976 0032 FFF7FEFF 		bl	puts
 977              	.LVL62:
 978              	.L83:
 800:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 801:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_CONVACC_NUM
 802:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 803:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_RECBUF_NUM)
 804:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Reconfigurable buffer interrupts */
 805:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
 979              		.loc 1 805 3 view .LVU285
 980              		.loc 1 805 6 is_stmt 0 view .LVU286
 981 0036 E501     		lsls	r5, r4, #7
 982 0038 02D5     		bpl	.L84
 806:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 807:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
 983              		.loc 1 807 5 is_stmt 1 view .LVU287
 984 003a 2748     		ldr	r0, .L118+20
 985 003c FFF7FEFF 		bl	puts
 986              	.LVL63:
 987              	.L84:
 808:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 809:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_RECBUF_NUM
 810:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 811:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifdef ATON_BUSIF_NUM
 812:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Bus interface interrupts */
 813:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
 988              		.loc 1 813 3 view .LVU288
 989              		.loc 1 813 6 is_stmt 0 view .LVU289
 990 0040 14F0C06F 		tst	r4, #100663296
 991 0044 0ED0     		beq	.L85
ARM GAS  /tmp/ccEgqfC7.s 			page 48


 814:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 815:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Bus interface interrupt\n");
 992              		.loc 1 815 5 is_stmt 1 view .LVU290
 993 0046 2548     		ldr	r0, .L118+24
 994 0048 FFF7FEFF 		bl	puts
 995              	.LVL64:
 816:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 817:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Report offending stream engine */
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_BUSIF_NUM; i++)
 996              		.loc 1 818 5 view .LVU291
 997              		.loc 1 818 19 discriminator 1 view .LVU292
 819:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 998              		.loc 1 819 7 view .LVU293
 999 004c 244B     		ldr	r3, .L118+28
 1000 004e 0021     		movs	r1, #0
 1001 0050 1A69     		ldr	r2, [r3, #16]
 1002 0052 2448     		ldr	r0, .L118+32
 1003 0054 FFF7FEFF 		bl	printf
 1004              	.LVL65:
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1005              		.loc 1 818 38 discriminator 3 view .LVU294
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1006              		.loc 1 818 19 discriminator 1 view .LVU295
 1007              		.loc 1 819 7 view .LVU296
 1008 0058 234B     		ldr	r3, .L118+36
 1009 005a 0121     		movs	r1, #1
 1010 005c 1A69     		ldr	r2, [r3, #16]
 1011 005e 2148     		ldr	r0, .L118+32
 1012 0060 FFF7FEFF 		bl	printf
 1013              	.LVL66:
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1014              		.loc 1 818 38 discriminator 3 view .LVU297
 818:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
 1015              		.loc 1 818 19 discriminator 1 view .LVU298
 1016              	.L85:
 820:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 821:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_BUSIF_NUM
 822:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 823:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_STRSWITCH_NUM)
 824:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Stream switch interrupts */
 825:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
 1017              		.loc 1 825 3 view .LVU299
 1018              		.loc 1 825 6 is_stmt 0 view .LVU300
 1019 0064 2001     		lsls	r0, r4, #4
 1020 0066 02D5     		bpl	.L86
 826:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 827:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Stream switch interrupt\n");
 1021              		.loc 1 827 5 is_stmt 1 view .LVU301
 1022 0068 2048     		ldr	r0, .L118+40
 1023 006a FFF7FEFF 		bl	puts
 1024              	.LVL67:
 1025              	.L86:
 828:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 829:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_STRSWITCH_NUM
 830:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 831:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 832:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Epoch Controller interrupts */
ARM GAS  /tmp/ccEgqfC7.s 			page 49


 833:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
 1026              		.loc 1 833 3 view .LVU302
 1027              		.loc 1 833 6 is_stmt 0 view .LVU303
 1028 006e 6100     		lsls	r1, r4, #1
 1029 0070 0CD5     		bpl	.L87
 834:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 835:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_I
 1030              		.loc 1 835 5 is_stmt 1 view .LVU304
 1031 0072 1F4D     		ldr	r5, .L118+44
 1032 0074 1F48     		ldr	r0, .L118+48
 1033 0076 E968     		ldr	r1, [r5, #12]
 1034 0078 FFF7FEFF 		bl	printf
 1035              	.LVL68:
 836:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
 1036              		.loc 1 836 5 view .LVU305
 1037 007c 296A     		ldr	r1, [r5, #32]
 1038 007e 1E48     		ldr	r0, .L118+52
 1039 0080 FFF7FEFF 		bl	printf
 1040              	.LVL69:
 837:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
 1041              		.loc 1 837 5 view .LVU306
 1042 0084 E969     		ldr	r1, [r5, #28]
 1043 0086 1D48     		ldr	r0, .L118+56
 1044 0088 FFF7FEFF 		bl	printf
 1045              	.LVL70:
 1046              	.L87:
 838:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 839:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
 1047              		.loc 1 839 3 view .LVU307
 1048              		.loc 1 839 6 is_stmt 0 view .LVU308
 1049 008c A200     		lsls	r2, r4, #2
 1050 008e 02D5     		bpl	.L88
 840:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 841:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
 1051              		.loc 1 841 5 is_stmt 1 view .LVU309
 1052 0090 1B48     		ldr	r0, .L118+60
 1053 0092 FFF7FEFF 		bl	puts
 1054              	.LVL71:
 1055              	.L88:
 842:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 843:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
 1056              		.loc 1 843 3 view .LVU310
 1057              		.loc 1 843 6 is_stmt 0 view .LVU311
 1058 0096 E300     		lsls	r3, r4, #3
 1059 0098 02D5     		bpl	.L89
 844:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 845:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_PRINTF("Epoch Controller interrupt\n");
 1060              		.loc 1 845 5 is_stmt 1 view .LVU312
 1061 009a 1A48     		ldr	r0, .L118+64
 1062 009c FFF7FEFF 		bl	puts
 1063              	.LVL72:
 1064              	.L89:
 846:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 847:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 848:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 849:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* default error handling */
 850:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   dump_dma_state();
ARM GAS  /tmp/ccEgqfC7.s 			page 50


 1065              		.loc 1 850 3 view .LVU313
 1066 00a0 FFF7FEFF 		bl	dump_dma_state
 1067              	.LVL73:
 851:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   IRQ_ERR_MSG(); // just for debug
 1068              		.loc 1 851 3 view .LVU314
 1069 00a4 2246     		mov	r2, r4
 1070 00a6 0023     		movs	r3, #0
 1071 00a8 40F25331 		movw	r1, #851
 1072 00ac 1648     		ldr	r0, .L118+68
 1073 00ae FFF7FEFF 		bl	printf
 1074              	.LVL74:
 852:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_PLAT_HAS_FFLUSH)
 853:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_FFLUSH(stdout);
 854:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 855:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(false); // may never happen
 1075              		.loc 1 855 3 view .LVU315
 1076 00b2 40F25731 		movw	r1, #855
 1077 00b6 154B     		ldr	r3, .L118+72
 1078 00b8 154A     		ldr	r2, .L118+76
 1079 00ba 1648     		ldr	r0, .L118+80
 1080 00bc FFF7FEFF 		bl	__assert_func
 1081              	.LVL75:
 1082              	.L117:
 1083              		.loc 1 855 3 is_stmt 0 view .LVU316
 1084              	.LBE154:
 1085              	.LBE153:
 856:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 857:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // TODO: Treat as error!
 858:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // All of the above not handled interrupts should be changed in a way that allows both a return f
 859:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e
 860:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, an
 861:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, f
 862:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   // call to `LL_ATON_RT_RunEpochBlock()`
 863:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1086              		.loc 1 863 1 view .LVU317
 1087 00c0 38BD     		pop	{r3, r4, r5, pc}
 1088              	.L119:
 1089 00c2 00BF     		.align	2
 1090              	.L118:
 1091 00c4 00FC0F00 		.word	1047552
 1092 00c8 3C500E58 		.word	1477333052
 1093 00cc 00000000 		.word	.LC13
 1094 00d0 2E000000 		.word	.LC14
 1095 00d4 54000000 		.word	.LC15
 1096 00d8 78000000 		.word	.LC16
 1097 00dc 98000000 		.word	.LC17
 1098 00e0 00200E58 		.word	1477320704
 1099 00e4 B0000000 		.word	.LC18
 1100 00e8 00300E58 		.word	1477324800
 1101 00ec C5000000 		.word	.LC19
 1102 00f0 00E00F58 		.word	1477435392
 1103 00f4 DD000000 		.word	.LC20
 1104 00f8 11010000 		.word	.LC21
 1105 00fc 3B010000 		.word	.LC22
 1106 0100 5C010000 		.word	.LC23
 1107 0104 7D010000 		.word	.LC24
 1108 0108 98010000 		.word	.LC25
ARM GAS  /tmp/ccEgqfC7.s 			page 51


 1109 010c BF010000 		.word	.LC26
 1110 0110 00000000 		.word	__func__.1
 1111 0114 09000000 		.word	.LC7
 1112              		.cfi_endproc
 1113              	.LFE4870:
 1115              		.section	.text.LL_ATON_RT_SetRuntimeCallback,"ax",%progbits
 1116              		.align	1
 1117              		.global	LL_ATON_RT_SetRuntimeCallback
 1118              		.syntax unified
 1119              		.thumb
 1120              		.thumb_func
 1122              	LL_ATON_RT_SetRuntimeCallback:
 1123              	.LVL76:
 1124              	.LFB4861:
 368:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ll_aton_init_deinit_trace = rt_callback;
 1125              		.loc 1 368 1 is_stmt 1 view -0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 1129              		@ link register save eliminated.
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1130              		.loc 1 369 3 view .LVU319
 369:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1131              		.loc 1 369 29 is_stmt 0 view .LVU320
 1132 0000 014B     		ldr	r3, .L121
 1133 0002 1860     		str	r0, [r3]
 370:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1134              		.loc 1 370 1 view .LVU321
 1135 0004 7047     		bx	lr
 1136              	.L122:
 1137 0006 00BF     		.align	2
 1138              	.L121:
 1139 0008 00000000 		.word	ll_aton_init_deinit_trace
 1140              		.cfi_endproc
 1141              	.LFE4861:
 1143              		.section	.text.LL_ATON_RT_SetEpochCallback,"ax",%progbits
 1144              		.align	1
 1145              		.global	LL_ATON_RT_SetEpochCallback
 1146              		.syntax unified
 1147              		.thumb
 1148              		.thumb_func
 1150              	LL_ATON_RT_SetEpochCallback:
 1151              	.LVL77:
 1152              	.LFB4862:
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1153              		.loc 1 381 1 is_stmt 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1157              		.loc 1 382 3 view .LVU323
 381:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1158              		.loc 1 381 1 is_stmt 0 view .LVU324
 1159 0000 08B5     		push	{r3, lr}
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 3, -8
 1162              		.cfi_offset 14, -4
ARM GAS  /tmp/ccEgqfC7.s 			page 52


 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1163              		.loc 1 382 3 view .LVU325
 1164 0002 31B9     		cbnz	r1, .L124
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1165              		.loc 1 382 3 discriminator 1 view .LVU326
 1166 0004 4FF4BF71 		mov	r1, #382
 1167              	.LVL78:
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1168              		.loc 1 382 3 discriminator 1 view .LVU327
 1169 0008 034B     		ldr	r3, .L125
 1170 000a 044A     		ldr	r2, .L125+4
 1171 000c 0448     		ldr	r0, .L125+8
 1172              	.LVL79:
 382:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1173              		.loc 1 382 3 discriminator 1 view .LVU328
 1174 000e FFF7FEFF 		bl	__assert_func
 1175              	.LVL80:
 1176              	.L124:
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1177              		.loc 1 383 3 is_stmt 1 view .LVU329
 383:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1178              		.loc 1 383 51 is_stmt 0 view .LVU330
 1179 0012 C862     		str	r0, [r1, #44]
 384:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1180              		.loc 1 384 1 view .LVU331
 1181 0014 08BD     		pop	{r3, pc}
 1182              	.L126:
 1183 0016 00BF     		.align	2
 1184              	.L125:
 1185 0018 00000000 		.word	.LC10
 1186 001c 00000000 		.word	__func__.16
 1187 0020 09000000 		.word	.LC7
 1188              		.cfi_endproc
 1189              	.LFE4862:
 1191              		.section	.text.LL_ATON_RT_SetNetworkCallback,"ax",%progbits
 1192              		.align	1
 1193              		.global	LL_ATON_RT_SetNetworkCallback
 1194              		.syntax unified
 1195              		.thumb
 1196              		.thumb_func
 1198              	LL_ATON_RT_SetNetworkCallback:
 1199              	.LVL81:
 1200              	.LFB4863:
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1201              		.loc 1 395 1 is_stmt 1 view -0
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 0
 1204              		@ frame_needed = 0, uses_anonymous_args = 0
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1205              		.loc 1 396 3 view .LVU333
 395:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 1206              		.loc 1 395 1 is_stmt 0 view .LVU334
 1207 0000 08B5     		push	{r3, lr}
 1208              		.cfi_def_cfa_offset 8
 1209              		.cfi_offset 3, -8
 1210              		.cfi_offset 14, -4
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
ARM GAS  /tmp/ccEgqfC7.s 			page 53


 1211              		.loc 1 396 3 view .LVU335
 1212 0002 30B9     		cbnz	r0, .L128
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1213              		.loc 1 396 3 discriminator 1 view .LVU336
 1214 0004 4FF4C671 		mov	r1, #396
 1215              	.LVL82:
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1216              		.loc 1 396 3 discriminator 1 view .LVU337
 1217 0008 034B     		ldr	r3, .L129
 1218 000a 044A     		ldr	r2, .L129+4
 1219 000c 0448     		ldr	r0, .L129+8
 1220              	.LVL83:
 396:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.epoch_callback_function = epoch_block_callback;
 1221              		.loc 1 396 3 discriminator 1 view .LVU338
 1222 000e FFF7FEFF 		bl	__assert_func
 1223              	.LVL84:
 1224              	.L128:
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1225              		.loc 1 397 3 is_stmt 1 view .LVU339
 397:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1226              		.loc 1 397 51 is_stmt 0 view .LVU340
 1227 0012 C162     		str	r1, [r0, #44]
 398:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1228              		.loc 1 398 1 view .LVU341
 1229 0014 08BD     		pop	{r3, pc}
 1230              	.L130:
 1231 0016 00BF     		.align	2
 1232              	.L129:
 1233 0018 00000000 		.word	.LC10
 1234 001c 00000000 		.word	__func__.15
 1235 0020 09000000 		.word	.LC7
 1236              		.cfi_endproc
 1237              	.LFE4863:
 1239              		.section	.rodata.LL_ATON_RT_Init_Network.str1.1,"aMS",%progbits,1
 1240              	.LC27:
 1241 0000 6E6E5F69 		.ascii	"nn_instance->network->ec_network_init != ((void *)0"
 1241      6E737461 
 1241      6E63652D 
 1241      3E6E6574 
 1241      776F726B 
 1242 0033 2900     		.ascii	")\000"
 1243              	.LC28:
 1244 0035 72657420 		.ascii	"ret == 1\000"
 1244      3D3D2031 
 1244      00
 1245              		.section	.text.LL_ATON_RT_Init_Network,"ax",%progbits
 1246              		.align	1
 1247              		.global	LL_ATON_RT_Init_Network
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1252              	LL_ATON_RT_Init_Network:
 1253              	.LVL85:
 1254              	.LFB4864:
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1255              		.loc 1 405 1 is_stmt 1 view -0
 1256              		.cfi_startproc
ARM GAS  /tmp/ccEgqfC7.s 			page 54


 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1259              		.loc 1 407 3 view .LVU343
 405:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1260              		.loc 1 405 1 is_stmt 0 view .LVU344
 1261 0000 10B5     		push	{r4, lr}
 1262              		.cfi_def_cfa_offset 8
 1263              		.cfi_offset 4, -8
 1264              		.cfi_offset 14, -4
 407:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1265              		.loc 1 407 6 view .LVU345
 1266 0002 0446     		mov	r4, r0
 1267 0004 B0B1     		cbz	r0, .L131
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1268              		.loc 1 413 3 is_stmt 1 view .LVU346
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1269              		.loc 1 413 18 is_stmt 0 view .LVU347
 1270 0006 0368     		ldr	r3, [r0]
 413:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1271              		.loc 1 413 6 view .LVU348
 1272 0008 A3B1     		cbz	r3, .L131
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 1273              		.loc 1 431 3 is_stmt 1 view .LVU349
 1274 000a 5B68     		ldr	r3, [r3, #4]
 1275 000c 33B9     		cbnz	r3, .L133
 431:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   bool ret = nn_instance->network->ec_network_init();
 1276              		.loc 1 431 3 is_stmt 0 discriminator 1 view .LVU350
 1277 000e 40F2AF11 		movw	r1, #431
 1278 0012 094B     		ldr	r3, .L142
 1279 0014 094A     		ldr	r2, .L142+4
 1280              	.LVL86:
 1281              	.L141:
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1282              		.loc 1 434 3 discriminator 1 view .LVU351
 1283 0016 0A48     		ldr	r0, .L142+8
 1284 0018 FFF7FEFF 		bl	__assert_func
 1285              	.LVL87:
 1286              	.L133:
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1287              		.loc 1 432 3 is_stmt 1 view .LVU352
 432:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1288              		.loc 1 432 14 is_stmt 0 view .LVU353
 1289 001c 9847     		blx	r3
 1290              	.LVL88:
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1291              		.loc 1 434 3 is_stmt 1 view .LVU354
 1292 001e 20B9     		cbnz	r0, .L134
 434:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_LIB_UNUSED(ret);
 1293              		.loc 1 434 3 is_stmt 0 discriminator 1 view .LVU355
 1294 0020 4FF4D971 		mov	r1, #434
 1295 0024 074B     		ldr	r3, .L142+12
 1296 0026 054A     		ldr	r2, .L142+4
 1297 0028 F5E7     		b	.L141
 1298              	.L134:
 435:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1299              		.loc 1 435 3 is_stmt 1 view .LVU356
ARM GAS  /tmp/ccEgqfC7.s 			page 55


 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1300              		.loc 1 438 3 view .LVU357
 1301 002a 2046     		mov	r0, r4
 1302              	.LVL89:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1303              		.loc 1 439 1 is_stmt 0 view .LVU358
 1304 002c BDE81040 		pop	{r4, lr}
 1305              		.cfi_remember_state
 1306              		.cfi_restore 14
 1307              		.cfi_restore 4
 1308              		.cfi_def_cfa_offset 0
 1309              	.LVL90:
 438:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1310              		.loc 1 438 3 view .LVU359
 1311 0030 FFF7FEBF 		b	__LL_ATON_RT_Init_Network
 1312              	.LVL91:
 1313              	.L131:
 1314              		.cfi_restore_state
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1315              		.loc 1 439 1 view .LVU360
 1316 0034 10BD     		pop	{r4, pc}
 1317              	.L143:
 1318 0036 00BF     		.align	2
 1319              	.L142:
 1320 0038 00000000 		.word	.LC27
 1321 003c 00000000 		.word	__func__.14
 1322 0040 09000000 		.word	.LC7
 1323 0044 35000000 		.word	.LC28
 1324              		.cfi_endproc
 1325              	.LFE4864:
 1327              		.section	.text.LL_ATON_RT_DeInit_Network,"ax",%progbits
 1328              		.align	1
 1329              		.global	LL_ATON_RT_DeInit_Network
 1330              		.syntax unified
 1331              		.thumb
 1332              		.thumb_func
 1334              	LL_ATON_RT_DeInit_Network:
 1335              	.LVL92:
 1336              	.LFB4865:
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1337              		.loc 1 446 1 is_stmt 1 view -0
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 0
 1340              		@ frame_needed = 0, uses_anonymous_args = 0
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1341              		.loc 1 448 3 view .LVU362
 446:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Exit if `nn_instance` is equal to NULL **/
 1342              		.loc 1 446 1 is_stmt 0 view .LVU363
 1343 0000 10B5     		push	{r4, lr}
 1344              		.cfi_def_cfa_offset 8
 1345              		.cfi_offset 4, -8
 1346              		.cfi_offset 14, -4
 448:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1347              		.loc 1 448 6 view .LVU364
 1348 0002 0446     		mov	r4, r0
 1349 0004 B8B1     		cbz	r0, .L144
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
ARM GAS  /tmp/ccEgqfC7.s 			page 56


 1350              		.loc 1 454 3 is_stmt 1 view .LVU365
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1351              		.loc 1 454 30 is_stmt 0 view .LVU366
 1352 0006 C36A     		ldr	r3, [r0, #44]
 454:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 1353              		.loc 1 454 6 view .LVU367
 1354 0008 1BB1     		cbz	r3, .L146
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1355              		.loc 1 456 5 is_stmt 1 view .LVU368
 1356 000a 0146     		mov	r1, r0
 1357 000c 0022     		movs	r2, #0
 1358 000e 0520     		movs	r0, #5
 1359              	.LVL93:
 456:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1360              		.loc 1 456 5 is_stmt 0 view .LVU369
 1361 0010 9847     		blx	r3
 1362              	.LVL94:
 1363              	.L146:
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1364              		.loc 1 460 3 is_stmt 1 view .LVU370
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1365              		.loc 1 460 19 is_stmt 0 view .LVU371
 1366 0012 094B     		ldr	r3, .L154
 1367 0014 1B68     		ldr	r3, [r3]
 460:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // In case this function gets called while an ATON lib internal EpochBlock (used to implement h
 1368              		.loc 1 460 6 view .LVU372
 1369 0016 A342     		cmp	r3, r4
 1370 0018 02D1     		bne	.L147
 463:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1371              		.loc 1 463 5 is_stmt 1 view .LVU373
 1372 001a 2046     		mov	r0, r4
 1373 001c FFF7FEFF 		bl	__ll_clear_aton_owner
 1374              	.LVL95:
 1375              	.L147:
 468:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block = eb_list;
 1376              		.loc 1 468 3 view .LVU374
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 1377              		.loc 1 469 3 view .LVU375
 469:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.first_epoch_block = eb_list;
 1378              		.loc 1 469 47 is_stmt 0 view .LVU376
 1379 0020 0023     		movs	r3, #0
 1380 0022 6360     		str	r3, [r4, #4]
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 1381              		.loc 1 470 3 is_stmt 1 view .LVU377
 470:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.next_epoch_block = NULL;
 1382              		.loc 1 470 45 is_stmt 0 view .LVU378
 1383 0024 A360     		str	r3, [r4, #8]
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1384              		.loc 1 471 3 is_stmt 1 view .LVU379
 471:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1385              		.loc 1 471 44 is_stmt 0 view .LVU380
 1386 0026 E360     		str	r3, [r4, #12]
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 1387              		.loc 1 474 3 is_stmt 1 view .LVU381
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_first_epoch_block = NULL;
 1388              		.loc 1 474 53 is_stmt 0 view .LVU382
 1389 0028 2361     		str	r3, [r4, #16]
ARM GAS  /tmp/ccEgqfC7.s 			page 57


 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 1390              		.loc 1 475 3 is_stmt 1 view .LVU383
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #ifndef NDEBUG
 1391              		.loc 1 475 51 is_stmt 0 view .LVU384
 1392 002a 6361     		str	r3, [r4, #20]
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1393              		.loc 1 477 3 is_stmt 1 view .LVU385
 477:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 1394              		.loc 1 477 46 is_stmt 0 view .LVU386
 1395 002c 6362     		str	r3, [r4, #36]
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1396              		.loc 1 478 3 is_stmt 1 view .LVU387
 478:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 1397              		.loc 1 478 52 is_stmt 0 view .LVU388
 1398 002e A362     		str	r3, [r4, #40]
 485:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1399              		.loc 1 485 3 is_stmt 1 view .LVU389
 485:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   nn_instance->exec_state.current_epoch_block_started = false;
 1400              		.loc 1 485 44 is_stmt 0 view .LVU390
 1401 0030 E361     		str	r3, [r4, #28]
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 1402              		.loc 1 486 3 is_stmt 1 view .LVU391
 486:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 1403              		.loc 1 486 55 is_stmt 0 view .LVU392
 1404 0032 84F82030 		strb	r3, [r4, #32]
 1405              	.LVL96:
 1406              	.L144:
 488:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1407              		.loc 1 488 1 view .LVU393
 1408 0036 10BD     		pop	{r4, pc}
 1409              	.LVL97:
 1410              	.L155:
 488:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1411              		.loc 1 488 1 view .LVU394
 1412              		.align	2
 1413              	.L154:
 1414 0038 00000000 		.word	__ll_current_aton_ip_owner
 1415              		.cfi_endproc
 1416              	.LFE4865:
 1418              		.section	.text.LL_ATON_RT_Reset_Network,"ax",%progbits
 1419              		.align	1
 1420              		.global	LL_ATON_RT_Reset_Network
 1421              		.syntax unified
 1422              		.thumb
 1423              		.thumb_func
 1425              	LL_ATON_RT_Reset_Network:
 1426              	.LVL98:
 1427              	.LFB4866:
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1428              		.loc 1 495 1 is_stmt 1 view -0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 0
 1431              		@ frame_needed = 0, uses_anonymous_args = 0
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 1432              		.loc 1 496 3 view .LVU396
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1433              		.loc 1 495 1 is_stmt 0 view .LVU397
ARM GAS  /tmp/ccEgqfC7.s 			page 58


 1434 0000 10B5     		push	{r4, lr}
 1435              		.cfi_def_cfa_offset 8
 1436              		.cfi_offset 4, -8
 1437              		.cfi_offset 14, -4
 495:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_RT_DeInit_Network(nn_instance);
 1438              		.loc 1 495 1 view .LVU398
 1439 0002 0446     		mov	r4, r0
 496:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_Init_Network(nn_instance);
 1440              		.loc 1 496 3 view .LVU399
 1441 0004 FFF7FEFF 		bl	LL_ATON_RT_DeInit_Network
 1442              	.LVL99:
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1443              		.loc 1 497 3 is_stmt 1 view .LVU400
 1444 0008 2046     		mov	r0, r4
 498:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1445              		.loc 1 498 1 is_stmt 0 view .LVU401
 1446 000a BDE81040 		pop	{r4, lr}
 1447              		.cfi_restore 14
 1448              		.cfi_restore 4
 1449              		.cfi_def_cfa_offset 0
 1450              	.LVL100:
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1451              		.loc 1 497 3 view .LVU402
 1452 000e FFF7FEBF 		b	__LL_ATON_RT_Init_Network
 1453              	.LVL101:
 497:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1454              		.loc 1 497 3 view .LVU403
 1455              		.cfi_endproc
 1456              	.LFE4866:
 1458              		.section	.text.LL_ATON_RT_RuntimeInit,"ax",%progbits
 1459              		.align	1
 1460              		.global	LL_ATON_RT_RuntimeInit
 1461              		.syntax unified
 1462              		.thumb
 1463              		.thumb_func
 1465              	LL_ATON_RT_RuntimeInit:
 1466              	.LFB4867:
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 1467              		.loc 1 504 1 is_stmt 1 view -0
 1468              		.cfi_startproc
 1469              		@ args = 0, pretend = 0, frame = 0
 1470              		@ frame_needed = 0, uses_anonymous_args = 0
 506:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1471              		.loc 1 506 3 view .LVU405
 504:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Initialize ATON IPs **/
 1472              		.loc 1 504 1 is_stmt 0 view .LVU406
 1473 0000 10B5     		push	{r4, lr}
 1474              		.cfi_def_cfa_offset 8
 1475              		.cfi_offset 4, -8
 1476              		.cfi_offset 14, -4
 506:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1477              		.loc 1 506 3 view .LVU407
 1478 0002 FFF7FEFF 		bl	LL_ATON_Init
 1479              	.LVL102:
 1480              	.LBB194:
 510:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1481              		.loc 1 510 5 is_stmt 1 view .LVU408
ARM GAS  /tmp/ccEgqfC7.s 			page 59


 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1482              		.loc 1 513 5 view .LVU409
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1483              		.loc 1 513 5 view .LVU410
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1484              		.loc 1 513 5 view .LVU411
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1485              		.loc 1 513 5 view .LVU412
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1486              		.loc 1 513 5 view .LVU413
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1487              		.loc 1 513 5 view .LVU414
 1488 0006 0222     		movs	r2, #2
 1489 0008 204B     		ldr	r3, .L163
 1490 000a 1A60     		str	r2, [r3]
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1491              		.loc 1 513 5 view .LVU415
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1492              		.loc 1 513 5 view .LVU416
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1493              		.loc 1 513 5 view .LVU417
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1494              		.loc 1 513 5 view .LVU418
 1495              	.L158:
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1496              		.loc 1 513 5 discriminator 2 view .LVU419
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1497              		.loc 1 513 5 discriminator 2 view .LVU420
 1498 000c 1A68     		ldr	r2, [r3]
 1499 000e 9107     		lsls	r1, r2, #30
 1500 0010 FCD4     		bmi	.L158
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1501              		.loc 1 513 5 discriminator 3 view .LVU421
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1502              		.loc 1 513 5 discriminator 3 view .LVU422
 1503              	.LVL103:
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1504              		.loc 1 513 5 discriminator 3 view .LVU423
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1505              		.loc 1 513 5 discriminator 3 view .LVU424
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1506              		.loc 1 513 5 discriminator 3 view .LVU425
 1507 0012 4FF08042 		mov	r2, #1073741824
 1508 0016 1A60     		str	r2, [r3]
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1509              		.loc 1 513 5 discriminator 3 view .LVU426
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1510              		.loc 1 513 5 discriminator 3 view .LVU427
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1511              		.loc 1 513 5 discriminator 3 view .LVU428
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1512              		.loc 1 513 5 discriminator 3 view .LVU429
 1513              	.L159:
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1514              		.loc 1 513 5 discriminator 5 view .LVU430
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1515              		.loc 1 513 5 discriminator 5 view .LVU431
ARM GAS  /tmp/ccEgqfC7.s 			page 60


 1516 0018 1A68     		ldr	r2, [r3]
 1517 001a 5200     		lsls	r2, r2, #1
 1518 001c FCD4     		bmi	.L159
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1519              		.loc 1 513 5 discriminator 6 view .LVU432
 513:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1520              		.loc 1 513 5 discriminator 6 view .LVU433
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1521              		.loc 1 516 5 view .LVU434
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1522              		.loc 1 516 5 view .LVU435
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1523              		.loc 1 516 5 view .LVU436
 1524 001e 40F2FF32 		movw	r2, #1023
 1525 0022 5A61     		str	r2, [r3, #20]
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1526              		.loc 1 516 5 view .LVU437
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1527              		.loc 1 516 5 view .LVU438
 516:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_NUM, 0, 0)); // OR-mask: disable all streaming engine events and enable all oth
 1528              		.loc 1 516 5 view .LVU439
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1529              		.loc 1 518 5 view .LVU440
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1530              		.loc 1 518 5 view .LVU441
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1531              		.loc 1 518 5 view .LVU442
 1532 0024 4FF0FF32 		mov	r2, #-1
 1533 0028 5A62     		str	r2, [r3, #36]
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1534              		.loc 1 518 5 view .LVU443
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1535              		.loc 1 518 5 view .LVU444
 518:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1536              		.loc 1 518 5 view .LVU445
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1537              		.loc 1 526 5 view .LVU446
 1538              	.LBB195:
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1539              		.loc 1 526 5 view .LVU447
 1540 002a 1A68     		ldr	r2, [r3]
 1541              	.LVL104:
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1542              		.loc 1 526 5 view .LVU448
 1543 002c 42F00102 		orr	r2, r2, #1
 1544              	.LVL105:
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1545              		.loc 1 526 5 view .LVU449
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1546              		.loc 1 526 5 view .LVU450
 1547 0030 1A60     		str	r2, [r3]
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1548              		.loc 1 526 5 view .LVU451
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 1549              		.loc 1 526 5 view .LVU452
 1550              	.LBE195:
 526:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
ARM GAS  /tmp/ccEgqfC7.s 			page 61


 1551              		.loc 1 526 5 view .LVU453
 1552              	.LBE194:
 530:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1553              		.loc 1 530 3 view .LVU454
 1554 0032 FFF7FEFF 		bl	aton_osal_freertos_init
 1555              	.LVL106:
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1556              		.loc 1 533 3 view .LVU455
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1557              		.loc 1 533 3 view .LVU456
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1558              		.loc 1 533 3 view .LVU457
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1559              		.loc 1 533 3 discriminator 2 view .LVU458
 1560              	.LBB196:
 1561              	.LBI196:
 1562              		.file 4 "STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @file     core_cm55.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @brief    CMSIS Cortex-M55 Core Peripheral Access Layer Header File
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @version  V1.2.4
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * @date     21. April 2022
   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2022 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
ARM GAS  /tmp/ccEgqfC7.s 			page 62


  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*  CMSIS CM55 definitions */
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CM55_CMSIS_VERSION       ((__CM55_CMSIS_VERSION_MAIN << 16U) | \
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                                      __CM55_CMSIS_VERSION_SUB           )     /*!< \deprecated CMSI
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                      (55U)                                 /*!< Cortex-M Core */
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARM_FP
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
ARM GAS  /tmp/ccEgqfC7.s 			page 63


  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __ARMVFP__
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined(__ARM_FEATURE_DSP)
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __TI_VFP_SUPPORT__
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
ARM GAS  /tmp/ccEgqfC7.s 			page 64


 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined __FPU_VFP__
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #else
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #else
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
ARM GAS  /tmp/ccEgqfC7.s 			page 65


 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #endif
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
ARM GAS  /tmp/ccEgqfC7.s 			page 66


 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
 274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
 287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
 289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
 293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
 311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
 319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  /tmp/ccEgqfC7.s 			page 67


 326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* APSR Register Definitions */
 347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* IPSR Register Definitions */
 380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 68


 383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* xPSR Register Definitions */
 407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef union
 439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
ARM GAS  /tmp/ccEgqfC7.s 			page 69


 440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct
 441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CONTROL Register Definitions */
 452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RSERVED1[16U];
 483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
 491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Software Triggered Interrupt Register Definitions */
ARM GAS  /tmp/ccEgqfC7.s 			page 70


 497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
ARM GAS  /tmp/ccEgqfC7.s 			page 71


 554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB CPUID Register Definitions */
 565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Interrupt Control State Register Definitions */
 581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB 
 585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB 
 586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 72


 611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Vector Table Offset Register Definitions */
 621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Control Register Definitions */
 659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 73


 668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configuration Control Register Definitions */
 672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB System Handler Control and State Register Definitions */
 703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
 710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
ARM GAS  /tmp/ccEgqfC7.s 			page 74


 725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Configurable Fault Status Register Definitions */
 764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
ARM GAS  /tmp/ccEgqfC7.s 			page 75


 782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Hard Fault Status Register Definitions */
 837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
ARM GAS  /tmp/ccEgqfC7.s 			page 76


 839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Fault Status Register Definitions */
 847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Non-Secure Access Control Register Definitions */
 866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 77


 896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Debug Feature Register 0 Definitions */
 897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Level ID Register Definitions */
 904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Type Register Definitions */
 911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size ID Register Definitions */
 927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Cache Size Selection Register Definitions */
 949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
ARM GAS  /tmp/ccEgqfC7.s 			page 78


 953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB Software Triggered Interrupt Register Definitions */
 956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB RAS Fault Status Register Definitions */
 960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
 991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
 993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
 994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
 996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
 997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
 998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
 999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
ARM GAS  /tmp/ccEgqfC7.s 			page 79


1010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
1012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
1023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
1026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
1052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
1055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  /tmp/ccEgqfC7.s 			page 80


1067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Control / Status Register Definitions */
1080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Reload Register Definitions */
1093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Current Register Definitions */
1097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SysTick Calibration Register Definitions */
1101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
ARM GAS  /tmp/ccEgqfC7.s 			page 81


1124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
1127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[32U];
1138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[43U];
1139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register
1143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[3U];
1144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
1145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Stimulus Port Register Definitions */
1160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM 
1162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM 
1165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Privilege Register Definitions */
1167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Trace Control Register Definitions */
1171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
ARM GAS  /tmp/ccEgqfC7.s 			page 82


1181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ITM Lock Status Register Definitions */
1202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
ARM GAS  /tmp/ccEgqfC7.s 			page 83


1238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
1250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
1253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
1254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[1U];
1262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[1U];
1264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED16[1U];
1266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
1267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED17[1U];
1268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
1269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED18[1U];
1270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
1271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED19[1U];
1272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
1273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED20[1U];
1274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
1275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED21[1U];
1276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
1277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED22[1U];
1278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
1279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED23[1U];
1280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
1281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED24[1U];
1282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
1283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED25[1U];
1284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
1285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED26[1U];
1286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
1287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED27[1U];
1288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
1289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED28[1U];
1290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
1291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED29[1U];
1292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
1293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED30[1U];
1294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
ARM GAS  /tmp/ccEgqfC7.s 			page 84


1295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED31[1U];
1296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
1297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED32[934U];
1298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED33[1U];
1300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Control Register Definitions */
1304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTR
1321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 85


1352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT CPI Count Register Definitions */
1362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Exception Overhead Count Register Definitions */
1366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Sleep Count Register Definitions */
1370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT LSU Count Register Definitions */
1374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Folded-instruction Count Register Definitions */
1378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DWT Comparator Function Register Definitions */
1382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
ARM GAS  /tmp/ccEgqfC7.s 			page 86


1409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
1425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
1427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */
1431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)        /*!< MEMSYSC
1433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)       /*!< MEMSYSC
1436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)      /*!< MEMSYSC
1439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)      /*!< MEMSYSC
1442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (0x1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)    /*!< MEMSYSC
1445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)    /*!< MEMSYSC
1448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)       /*!< MEMSYSC
1451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL << MEMSYSCTL_MSCR_ECCEN_Pos)         /*!< MEMSYSC
1454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */
1456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
1457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
ARM GAS  /tmp/ccEgqfC7.s 			page 87


1466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)    /*!< MEMSYSC
1467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */
1469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)      /*!< MEMSYSC
1474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */
1476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)      /*!< MEMSYSC
1481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */
1483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
1484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)      /*!< MEMSYSC
1488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */
1490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */
1497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */
1507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    /*!< MEMSYSC
1509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/) /*!< MEMSYS
1512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */
1514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   /*!< MEMSYSC
1516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 88


1523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
1542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */
1544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */
1554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/W)  Event Mask A Register */
1575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASK[15];          /*!< Offset: 0x084 (R/W)  Event Mask Register */
1576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */
1579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 /*!< EWIC EV
ARM GAS  /tmp/ccEgqfC7.s 			page 89


1580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL << EWIC_EVENTSPR_EDBGREQ_Pos)                /*!< EWIC EV
1581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Pos   1U                                                     /*!< EWIC EV
1583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_NMI_Msk  (0x1UL << EWIC_EVENTSPR_NMI_Pos)                        /*!< EWIC EV
1584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Pos   0U                                                   /*!< EWIC EV
1586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTSPR_EVENT_Msk  (0x1UL /*<< EWIC_EVENTSPR_EVENT_Pos*/)                /*!< EWIC EV
1587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */
1589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               /*!< EWIC EV
1590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL << EWIC_EVENTMASKA_EDBGREQ_Pos)            /*!< EWIC EV
1591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Pos   1U                                                   /*!< EWIC EV
1593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_NMI_Msk  (0x1UL << EWIC_EVENTMASKA_NMI_Pos)                    /*!< EWIC EV
1594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 /*!< EWIC EV
1596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL /*<< EWIC_EVENTMASKA_EVENT_Pos*/)            /*!< EWIC EV
1597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */
1599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Pos   0U                                                    /*!< EWIC EV
1600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)          /*!< EWIC EV
1601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
1622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */
1629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (0x1UL << ERRBNK_IEBR0_BANK_Pos)            /*!< ERRBNK 
1634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
ARM GAS  /tmp/ccEgqfC7.s 			page 90


1637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL << ERRBNK_IEBR0_LOCKED_Pos)          /*!< ERRBNK 
1640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (0x1UL << /*ERRBNK_IEBR0_VALID_Pos*/)       /*!< ERRBNK 
1643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */
1645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (0x1UL << ERRBNK_IEBR1_BANK_Pos)            /*!< ERRBNK 
1650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
1653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL << ERRBNK_IEBR1_LOCKED_Pos)          /*!< ERRBNK 
1656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (0x1UL << /*ERRBNK_IEBR1_VALID_Pos*/)       /*!< ERRBNK 
1659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */
1661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
1663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (0x1UL << ERRBNK_DEBR0_TYPE_Pos)            /*!< ERRBNK 
1666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (0x1UL << ERRBNK_DEBR0_BANK_Pos)            /*!< ERRBNK 
1669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL << ERRBNK_DEBR0_LOCKED_Pos)          /*!< ERRBNK 
1675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (0x1UL << /*ERRBNK_DEBR0_VALID_Pos*/)       /*!< ERRBNK 
1678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */
1680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (0x1UL << ERRBNK_DEBR1_TYPE_Pos)            /*!< ERRBNK 
1685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (0x1UL << ERRBNK_DEBR1_BANK_Pos)            /*!< ERRBNK 
1688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
1691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL << ERRBNK_DEBR1_LOCKED_Pos)          /*!< ERRBNK 
ARM GAS  /tmp/ccEgqfC7.s 			page 91


1694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (0x1UL << /*ERRBNK_DEBR1_VALID_Pos*/)       /*!< ERRBNK 
1697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */
1699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (0x1UL << ERRBNK_TEBR0_POISON_Pos)          /*!< ERRBNK 
1704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (0x1UL << ERRBNK_TEBR0_TYPE_Pos)            /*!< ERRBNK 
1707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x3UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
1710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL << ERRBNK_TEBR0_LOCKED_Pos)          /*!< ERRBNK 
1716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (0x1UL << /*ERRBNK_TEBR0_VALID_Pos*/)       /*!< ERRBNK 
1719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */
1721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (0x1UL << ERRBNK_TEBR1_POISON_Pos)          /*!< ERRBNK 
1726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (0x1UL << ERRBNK_TEBR1_TYPE_Pos)            /*!< ERRBNK 
1729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x3UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL << ERRBNK_TEBR1_LOCKED_Pos)          /*!< ERRBNK 
1738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (0x1UL << /*ERRBNK_TEBR1_VALID_Pos*/)       /*!< ERRBNK 
1741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
1748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  /tmp/ccEgqfC7.s 			page 92


1751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */
1762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */
1764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
1777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sanple Register */
1784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICPENDOR) Definitions */
1791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (0x1UL << STL_STLNVICPENDOR_VALID_Pos)      /*!< STL STL
1793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (0x1UL << STL_STLNVICPENDOR_TARGET_Pos)     /*!< STL STL
1796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLNVICACTVOR) Definitions */
1804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
1805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (0x1UL << STL_STLNVICACTVOR_VALID_Pos)      /*!< STL STL
1806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
ARM GAS  /tmp/ccEgqfC7.s 			page 93


1808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (0x1UL << STL_STLNVICACTVOR_TARGET_Pos)     /*!< STL STL
1809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIDMPUSR) Definitions */
1817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (0x1UL << STL_STLIDMPUSR_INSTR_Pos)         /*!< STL STL
1822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
1824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (0x1UL << STL_STLIDMPUSR_DATA_Pos)          /*!< STL STL
1825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLIMPUOR) Definitions */
1827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD0MPUOR) Definitions */
1834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* STL Software Test Library Observation Register (STLD1MPUOR) Definitions */
1841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Re
1863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Regi
1864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
ARM GAS  /tmp/ccEgqfC7.s 			page 94


1865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[809U];
1873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
1874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
1875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[4U];
1876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
1877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } TPI_Type;
1879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Selected Pin Protocol Register Definitions */
1885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Status Register Definitions */
1889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Formatter and Flush Control Register Definitions */
1902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFC
1906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFC
1907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFC
1909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFC
1910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Periodic Synchronization Control Register Definitions */
1912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSC
1913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSC
1914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI Software Lock Status Register Definitions */
1916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR
1917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR
1918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR
1920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR
1921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 95


1922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR
1923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR
1924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVID Register Definitions */
1926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEV
1936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEV
1937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* TPI DEVTYPE Register Definitions */
1939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPI */
1946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
1948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
1951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
1952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
1953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
1955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
1956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
1957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
1958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
1960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Reg
1961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
1963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
1964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Reg
1965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
1966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Fi
1967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
1968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
1969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
1970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Fil
1971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
1972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set 
1973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
1974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clea
1975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
1976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable 
1977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
1978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable 
ARM GAS  /tmp/ccEgqfC7.s 			page 96


1979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
1980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Sta
1981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
1982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Incremen
1983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
1984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Sta
1985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
1986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
1987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register 
1988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
1989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication St
1990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architectu
1991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
1992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Regis
1993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identi
1994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[3];
1995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identi
1996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identi
1997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identi
1998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identi
1999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identif
2000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identif
2001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identif
2002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identif
2003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
2014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 97


2036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 98


2093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 99


2150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 100


2207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 101


2264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 102


2321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 103


2378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
2420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 104


2435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
2447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
2477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 105


2492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
2504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
2508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
2533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 106


2549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
2562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
2563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
2565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
2590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 107


2606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
2621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
2622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
2648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
ARM GAS  /tmp/ccEgqfC7.s 			page 108


2663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
2678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
2679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
2705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 109


2720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
2736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
2738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
ARM GAS  /tmp/ccEgqfC7.s 			page 110


2777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   union {
2791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   struct {
2793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
2794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
2795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   };
2797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Type Register Definitions */
2802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Control Register Definitions */
2812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
2819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Number Register Definitions */
2822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Base Address Register Definitions */
2826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
ARM GAS  /tmp/ccEgqfC7.s 			page 111


2834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Region Limit Address Register Definitions */
2839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU 
2847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
2850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 0 Definitions */
2852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
2862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
2863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* MPU Memory Attribute Indirection Register 1 Definitions */
2865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
2866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
2867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
2869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
2870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
2872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
2873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
2875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
2876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
2878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
2882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
2885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
2886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
ARM GAS  /tmp/ccEgqfC7.s 			page 112


2891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
2895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
2896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2897:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
2898:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
2899:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
2900:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
2901:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
2902:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
2903:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
2904:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
2905:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
2906:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2907:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Control Register Definitions */
2908:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
2909:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
2910:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2911:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
2912:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
2913:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2914:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Type Register Definitions */
2915:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
2916:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
2917:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2918:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
2919:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Number Register Definitions */
2920:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
2921:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
2922:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2923:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Base Address Register Definitions */
2924:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
2925:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
2926:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2927:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* SAU Region Limit Address Register Definitions */
2928:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
2929:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
2930:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2931:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
2932:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
2933:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2934:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
2935:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
2936:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2937:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
2938:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2939:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Secure Fault Status Register Definitions */
2940:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
2941:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
2942:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2943:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
2944:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
2945:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2946:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
2947:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
ARM GAS  /tmp/ccEgqfC7.s 			page 113


2948:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2949:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
2950:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
2951:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2952:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
2953:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
2954:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2955:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
2956:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
2957:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2958:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
2959:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
2960:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2961:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
2962:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
2963:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2964:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
2965:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
2966:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2967:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2968:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2969:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2970:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
2971:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
2972:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
2973:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2974:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2975:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
2976:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
2977:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
2978:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2979:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
2980:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
2981:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
2982:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
2983:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
2984:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
2985:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
2986:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
2987:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
2988:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2989:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Control Register Definitions */
2990:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
2991:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
2992:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2993:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
2994:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
2995:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2996:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
2997:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
2998:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
2999:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3000:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3001:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3002:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3003:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3004:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 114


3005:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3006:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3007:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3008:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3009:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3010:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3011:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3012:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3013:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3014:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3015:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3016:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3017:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3018:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3019:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3020:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
3021:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
3022:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3023:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3024:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3025:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3026:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3027:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3028:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3029:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3030:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3031:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3032:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3033:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3034:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3035:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3036:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3037:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3038:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3039:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3040:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3041:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Context Address Register Definitions */
3042:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3043:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3044:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3045:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Floating-Point Default Status Control Register Definitions */
3046:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
3047:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3048:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3049:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
3050:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3051:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3052:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3053:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3054:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3055:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3056:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3057:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3058:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3059:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3060:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3061:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
ARM GAS  /tmp/ccEgqfC7.s 			page 115


3062:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3063:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3064:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 0 Definitions */
3065:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3066:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3067:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3068:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3069:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVF
3070:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3071:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3072:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3073:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3074:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3075:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3076:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3077:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
3078:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
3079:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3080:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3081:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3082:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3083:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 1 Definitions */
3084:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3085:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3086:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3087:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3088:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3089:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3090:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3091:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3092:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3093:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3094:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3095:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3096:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3097:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3098:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3099:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3100:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3101:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3102:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Media and VFP Feature Register 2 Definitions */
3103:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
3104:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3105:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3106:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
3107:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3108:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
3109:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3110:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3111:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
3112:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Core Debug Registers
3113:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3114:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3115:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3116:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3117:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
3118:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  /tmp/ccEgqfC7.s 			page 116


3119:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3120:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3121:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3122:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3123:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3124:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3125:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3126:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3127:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3128:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3129:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3130:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
3131:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \dep
3132:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \dep
3133:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3134:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \dep
3135:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \dep
3136:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3137:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \dep
3138:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \dep
3139:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3140:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \dep
3141:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \dep
3142:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3143:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \dep
3144:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \dep
3145:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3146:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \dep
3147:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \dep
3148:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3149:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \dep
3150:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \dep
3151:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3152:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \dep
3153:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \dep
3154:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3155:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \dep
3156:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \dep
3157:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3158:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \dep
3159:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \dep
3160:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3161:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \dep
3162:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \dep
3163:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3164:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \dep
3165:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \dep
3166:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3167:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \dep
3168:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \dep
3169:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3170:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \dep
3171:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \dep
3172:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3173:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \dep
3174:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \dep
3175:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 117


3176:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \dep
3177:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \dep
3178:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3179:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \dep
3180:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \dep
3181:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3182:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \dep
3183:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \dep
3184:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3185:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3186:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \dep
3187:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \dep
3188:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3189:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \dep
3190:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \dep
3191:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3192:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3193:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \dep
3194:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \dep
3195:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3196:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \dep
3197:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \dep
3198:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3199:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \dep
3200:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \dep
3201:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3202:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \dep
3203:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \dep
3204:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3205:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \dep
3206:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \dep
3207:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3208:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \dep
3209:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \dep
3210:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3211:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \dep
3212:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \dep
3213:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3214:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \dep
3215:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \dep
3216:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3217:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \dep
3218:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \dep
3219:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3220:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \dep
3221:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \dep
3222:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3223:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \dep
3224:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \dep
3225:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3226:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \dep
3227:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \dep
3228:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3229:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \dep
3230:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \dep
3231:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3232:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
ARM GAS  /tmp/ccEgqfC7.s 			page 118


3233:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \dep
3234:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \dep
3235:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3236:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \dep
3237:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \dep
3238:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3239:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \dep
3240:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \dep
3241:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3242:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \dep
3243:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \dep
3244:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3245:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3246:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \dep
3247:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \dep
3248:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3249:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \dep
3250:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \dep
3251:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3252:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \dep
3253:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \dep
3254:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3255:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \dep
3256:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \dep
3257:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3258:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \dep
3259:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \dep
3260:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3261:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \dep
3262:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \dep
3263:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3264:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \dep
3265:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \dep
3266:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3267:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3268:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \dep
3269:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \dep
3270:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3271:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \dep
3272:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \dep
3273:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3274:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \dep
3275:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \dep
3276:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3277:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CoreDebug */
3278:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3279:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3280:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3281:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3282:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3283:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3284:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3285:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3286:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3287:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3288:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3289:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
ARM GAS  /tmp/ccEgqfC7.s 			page 119


3290:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3291:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3292:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3293:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3294:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3295:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3296:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3297:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3298:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3299:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3300:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3301:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DHCSR, Debug Halting Control and Status Register Definitions */
3302:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3303:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3304:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3305:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
3306:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB 
3307:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3308:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3309:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB 
3310:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3311:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3312:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB 
3313:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3314:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3315:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB 
3316:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3317:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3318:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB 
3319:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3320:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3321:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB 
3322:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3323:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3324:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB 
3325:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3326:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3327:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB 
3328:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3329:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3330:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB 
3331:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3332:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3333:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB 
3334:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3335:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3336:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB 
3337:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3338:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3339:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB 
3340:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3341:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3342:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB 
3343:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3344:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3345:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB 
3346:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 120


3347:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3348:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB 
3349:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3350:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3351:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB 
3352:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3353:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3354:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB 
3355:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3356:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRSR, Debug Core Register Select Register Definitions */
3357:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3358:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB 
3359:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3360:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3361:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3362:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3363:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DCRDR, Debug Core Register Data Register Definitions */
3364:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
3365:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3366:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3367:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DEMCR, Debug Exception and Monitor Control Register Definitions */
3368:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3369:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB 
3370:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3371:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3372:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB 
3373:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3374:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3375:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB 
3376:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3377:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3378:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB 
3379:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3380:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3381:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB 
3382:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3383:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3384:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB 
3385:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3386:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3387:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB 
3388:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3389:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3390:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB 
3391:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3392:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3393:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB 
3394:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3395:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3396:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB 
3397:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3398:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3399:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB 
3400:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3401:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3402:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB 
3403:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 121


3404:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3405:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB 
3406:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3407:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3408:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB 
3409:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3410:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3411:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB 
3412:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3413:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3414:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB 
3415:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3416:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3417:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB 
3418:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3419:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
3420:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
3421:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB 
3422:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3423:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3424:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB 
3425:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3426:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3427:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB 
3428:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3429:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3430:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB 
3431:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3432:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHCTRL, Debug Authentication Control Register Definitions */
3433:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3434:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB 
3435:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3436:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3437:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB 
3438:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3439:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3440:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB 
3441:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3442:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3443:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB 
3444:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3445:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
3446:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB 
3447:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3448:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
3449:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB 
3450:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3451:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3452:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB 
3453:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3454:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DSCSR, Debug Security Control and Status Register Definitions */
3455:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3456:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB 
3457:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3458:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3459:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB 
3460:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 122


3461:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3462:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB 
3463:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3464:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3465:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB 
3466:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3467:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3468:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3469:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3470:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3471:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3472:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3473:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3474:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3475:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3476:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3477:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3478:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3479:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
3480:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3481:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3482:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3483:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Registe
3484:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Registe
3485:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3486:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3487:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
3488:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3489:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3490:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLAR, SCS Software Lock Access Register Definitions */
3491:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB 
3492:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB 
3493:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3494:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DLSR, SCS Software Lock Status Register Definitions */
3495:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB 
3496:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB 
3497:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3498:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB 
3499:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB 
3500:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3501:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB 
3502:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB 
3503:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3504:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DAUTHSTATUS, Debug Authentication Status Register Definitions */
3505:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3506:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3507:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3508:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3509:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3510:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3511:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3512:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3513:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3514:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3515:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3516:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3517:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
ARM GAS  /tmp/ccEgqfC7.s 			page 123


3518:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3519:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3520:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
3521:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3522:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3523:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3524:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3525:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3526:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3527:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3528:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3529:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVARCH, SCS Device Architecture Register Definitions */
3530:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3531:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3532:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3533:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
3534:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3535:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3536:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3537:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3538:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3539:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3540:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3541:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3542:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3543:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3544:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3545:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* DDEVTYPE, SCS Device Type Register Definitions */
3546:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3547:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3548:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3549:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
3550:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
3551:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3552:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3553:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3554:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3555:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3556:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3557:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3558:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3559:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
3560:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3561:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3562:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3563:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3564:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3565:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3566:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3567:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3568:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3569:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3570:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3571:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3572:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit filed value.
3573:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3574:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
ARM GAS  /tmp/ccEgqfC7.s 			page 124


3575:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3576:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
3577:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3578:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3579:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3580:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3581:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3582:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3583:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3584:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3585:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3586:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3587:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3588:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3589:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3590:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
3591:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3592:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3593:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3594:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3595:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3596:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE001E400UL)                             /*!< External Wakeup Inter
3597:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3598:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3599:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
3600:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debu
3601:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3602:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3603:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3604:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3605:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3606:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3607:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
3608:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
3609:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3610:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3611:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3612:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3613:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration str
3614:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3615:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3616:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
3617:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3618:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3619:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3620:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debu
3621:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3622:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3623:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3624:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3625:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3626:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3627:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3628:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3629:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3630:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3631:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
ARM GAS  /tmp/ccEgqfC7.s 			page 125


3632:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3633:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3634:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3635:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
3636:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3637:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3638:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3639:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3640:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3641:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3642:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3643:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3644:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debu
3645:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3646:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3647:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
3648:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3649:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3650:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3651:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3652:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3653:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3654:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3655:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debu
3656:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3657:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3658:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3659:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3660:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3661:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3662:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3663:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3664:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3665:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3666:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3667:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3668:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3669:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3670:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3671:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3672:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3673:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
3674:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief      Register alias definitions for backwards compatibility.
3675:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3676:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3677:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
3678:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3679:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* 'SCnSCB' is deprecated and replaced by 'ICB' */
3680:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** typedef ICB_Type SCnSCB_Type;
3681:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3682:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Auxiliary Control Register Definitions */
3683:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Pos   (ICB_ACTLR_DISCRITAXIRUW_Pos)
3684:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUW_Msk   (ICB_ACTLR_DISCRITAXIRUW_Msk)
3685:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3686:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Pos           (ICB_ACTLR_DISDI_Pos)
3687:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISDI_Msk           (ICB_ACTLR_DISDI_Msk)
3688:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 126


3689:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos   (ICB_ACTLR_DISCRITAXIRUR_Pos)
3690:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk   (ICB_ACTLR_DISCRITAXIRUR_Msk)
3691:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3692:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Pos      (ICB_ACTLR_EVENTBUSEN_Pos)
3693:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_Msk      (ICB_ACTLR_EVENTBUSEN_Msk)
3694:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3695:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Pos    (ICB_ACTLR_EVENTBUSEN_S_Pos)
3696:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_EVENTBUSEN_S_Msk    (ICB_ACTLR_EVENTBUSEN_S_Msk)
3697:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3698:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos  (ICB_ACTLR_DISITMATBFLUSH_Pos)
3699:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk  (ICB_ACTLR_DISITMATBFLUSH_Msk)
3700:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3701:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Pos      (ICB_ACTLR_DISNWAMODE_Pos)
3702:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISNWAMODE_Msk      (ICB_ACTLR_DISNWAMODE_Msk)
3703:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3704:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos       (ICB_ACTLR_FPEXCODIS_Pos)
3705:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk       (ICB_ACTLR_FPEXCODIS_Msk)
3706:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3707:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Pos         (ICB_ACTLR_DISOLAP_Pos)
3708:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAP_Msk         (ICB_ACTLR_DISOLAP_Msk)
3709:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3710:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Pos        (ICB_ACTLR_DISOLAPS_Pos)
3711:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISOLAPS_Msk        (ICB_ACTLR_DISOLAPS_Msk)
3712:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3713:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Pos         (ICB_ACTLR_DISLOBR_Pos)
3714:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOBR_Msk         (ICB_ACTLR_DISLOBR_Msk)
3715:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3716:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Pos           (ICB_ACTLR_DISLO_Pos)
3717:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLO_Msk           (ICB_ACTLR_DISLO_Msk)
3718:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3719:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Pos        (ICB_ACTLR_DISLOLEP_Pos)
3720:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISLOLEP_Msk        (ICB_ACTLR_DISLOLEP_Msk)
3721:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3722:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Pos         (ICB_ACTLR_DISFOLD_Pos)
3723:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ACTLR_DISFOLD_Msk         (ICB_ACTLR_DISFOLD_Msk)
3724:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3725:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Interrupt Controller Type Register Definitions */
3726:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos      (ICB_ICTR_INTLINESNUM_Pos)
3727:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk      (ICB_ICTR_INTLINESNUM_Msk)
3728:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3729:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB                           (ICB)
3730:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define SCnSCB_NS                        (ICB_NS)
3731:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3732:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3733:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3734:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3735:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3736:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3737:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3738:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3739:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3740:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3741:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3742:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3743:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3744:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3745:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** */
ARM GAS  /tmp/ccEgqfC7.s 			page 127


3746:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3747:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3748:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3749:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3750:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3751:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3752:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3753:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3754:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   @{
3755:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3756:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3757:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3758:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3759:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3760:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3761:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
3762:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3763:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3764:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3765:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3766:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3767:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3768:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3769:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3770:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3771:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3772:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3773:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3774:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3775:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3776:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3777:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
3778:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3779:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3780:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #endif
3781:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3782:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3783:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3784:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3785:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3786:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3787:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
3788:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3789:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3790:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3791:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3792:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3793:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3794:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3795:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3796:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3797:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3798:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3799:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3800:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3801:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3802:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
ARM GAS  /tmp/ccEgqfC7.s 			page 128


3803:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3804:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3805:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
3806:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3807:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #else
3808:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3809:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** #endif
3810:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3811:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3812:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3813:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3814:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3815:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3816:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3817:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3818:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
3819:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3820:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3821:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
3822:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3823:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
3824:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
3825:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3826:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
3827:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
3828:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3829:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3830:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
3831:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
3832:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3833:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3834:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3835:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3836:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3837:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3838:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3839:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3840:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
3841:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3842:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
3843:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3844:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3845:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3846:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3847:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3848:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3849:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3850:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3851:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
3853:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3855:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
3859:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
ARM GAS  /tmp/ccEgqfC7.s 			page 129


3860:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3861:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3862:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3863:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3864:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3865:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3866:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3867:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3868:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3869:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3870:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3871:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3872:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3873:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3874:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3875:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3876:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3877:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   else
3878:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3879:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3880:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
3881:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** }
3882:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3883:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** 
3884:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** /**
3885:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3886:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3887:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3888:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3889:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****  */
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 1563              		.loc 4 3890 22 view .LVU459
3891:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 1564              		.loc 4 3892 3 view .LVU460
 1565              	.LBB197:
 1566              	.LBI197:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1567              		.loc 4 3890 22 view .LVU461
 1568              	.LBB198:
3893:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1569              		.loc 4 3894 5 view .LVU462
 1570              		.loc 4 3894 43 is_stmt 0 view .LVU463
 1571 0036 4FF40012 		mov	r2, #2097152
 1572 003a 154B     		ldr	r3, .L163+4
 1573 003c C3F88420 		str	r2, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1574              		.loc 4 3895 5 is_stmt 1 view .LVU464
 1575              	.LBB199:
 1576              	.LBI199:
 1577              		.file 5 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
ARM GAS  /tmp/ccEgqfC7.s 			page 130


   6:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /tmp/ccEgqfC7.s 			page 131


  63:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 132


 120:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 133


 177:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccEgqfC7.s 			page 134


 234:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 1578              		.loc 5 269 27 view .LVU465
 1579              	.LBB200:
 270:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 1580              		.loc 5 271 3 view .LVU466
 1581              		.syntax unified
 1582              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1583 0040 BFF34F8F 		dsb 0xF
 1584              	@ 0 "" 2
 1585              		.thumb
 1586              		.syntax unified
 1587              	.LBE200:
 1588              	.LBE199:
3896:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1589              		.loc 4 3896 5 view .LVU467
 1590              	.LBB201:
 1591              	.LBI201:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1592              		.loc 5 258 27 view .LVU468
 1593              	.LBB202:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccEgqfC7.s 			page 135


 1594              		.loc 5 260 3 view .LVU469
 1595              		.syntax unified
 1596              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1597 0044 BFF36F8F 		isb 0xF
 1598              	@ 0 "" 2
 1599              	.LVL107:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1600              		.loc 5 260 3 is_stmt 0 view .LVU470
 1601              		.thumb
 1602              		.syntax unified
 1603              	.LBE202:
 1604              	.LBE201:
 1605              	.LBE198:
 1606              	.LBE197:
 1607              	.LBE196:
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1608              		.loc 1 533 3 is_stmt 1 discriminator 1 view .LVU471
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1609              		.loc 1 533 3 discriminator 9 view .LVU472
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1610              		.loc 1 533 3 discriminator 9 view .LVU473
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1611              		.loc 1 533 3 discriminator 9 view .LVU474
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1612              		.loc 1 533 3 discriminator 9 view .LVU475
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1613              		.loc 1 533 3 discriminator 12 view .LVU476
 1614              	.LBB203:
 1615              	.LBI203:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1616              		.loc 4 3890 22 view .LVU477
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1617              		.loc 4 3892 3 view .LVU478
 1618              	.LBB204:
 1619              	.LBI204:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1620              		.loc 4 3890 22 view .LVU479
 1621              	.LBB205:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1622              		.loc 4 3894 5 view .LVU480
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1623              		.loc 4 3894 43 is_stmt 0 view .LVU481
 1624 0048 4FF48001 		mov	r1, #4194304
 1625 004c C3F88410 		str	r1, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1626              		.loc 4 3895 5 is_stmt 1 view .LVU482
 1627              	.LBB206:
 1628              	.LBI206:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1629              		.loc 5 269 27 view .LVU483
 1630              	.LBB207:
 1631              		.loc 5 271 3 view .LVU484
 1632              		.syntax unified
 1633              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1634 0050 BFF34F8F 		dsb 0xF
 1635              	@ 0 "" 2
 1636              		.thumb
ARM GAS  /tmp/ccEgqfC7.s 			page 136


 1637              		.syntax unified
 1638              	.LBE207:
 1639              	.LBE206:
 1640              		.loc 4 3896 5 view .LVU485
 1641              	.LBB208:
 1642              	.LBI208:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1643              		.loc 5 258 27 view .LVU486
 1644              	.LBB209:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1645              		.loc 5 260 3 view .LVU487
 1646              		.syntax unified
 1647              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1648 0054 BFF36F8F 		isb 0xF
 1649              	@ 0 "" 2
 1650              	.LVL108:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1651              		.loc 5 260 3 is_stmt 0 view .LVU488
 1652              		.thumb
 1653              		.syntax unified
 1654              	.LBE209:
 1655              	.LBE208:
 1656              	.LBE205:
 1657              	.LBE204:
 1658              	.LBE203:
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1659              		.loc 1 533 3 is_stmt 1 discriminator 1 view .LVU489
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1660              		.loc 1 533 3 discriminator 18 view .LVU490
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1661              		.loc 1 533 3 discriminator 18 view .LVU491
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1662              		.loc 1 533 3 discriminator 18 view .LVU492
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1663              		.loc 1 533 3 discriminator 18 view .LVU493
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1664              		.loc 1 533 3 discriminator 22 view .LVU494
 1665              	.LBB210:
 1666              	.LBI210:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1667              		.loc 4 3890 22 view .LVU495
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1668              		.loc 4 3892 3 view .LVU496
 1669              	.LBB211:
 1670              	.LBI211:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1671              		.loc 4 3890 22 view .LVU497
 1672              	.LBB212:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1673              		.loc 4 3894 5 view .LVU498
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1674              		.loc 4 3894 43 is_stmt 0 view .LVU499
 1675 0058 4FF40001 		mov	r1, #8388608
 1676 005c C3F88410 		str	r1, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1677              		.loc 4 3895 5 is_stmt 1 view .LVU500
 1678              	.LBB213:
ARM GAS  /tmp/ccEgqfC7.s 			page 137


 1679              	.LBI213:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1680              		.loc 5 269 27 view .LVU501
 1681              	.LBB214:
 1682              		.loc 5 271 3 view .LVU502
 1683              		.syntax unified
 1684              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1685 0060 BFF34F8F 		dsb 0xF
 1686              	@ 0 "" 2
 1687              		.thumb
 1688              		.syntax unified
 1689              	.LBE214:
 1690              	.LBE213:
 1691              		.loc 4 3896 5 view .LVU503
 1692              	.LBB215:
 1693              	.LBI215:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1694              		.loc 5 258 27 view .LVU504
 1695              	.LBB216:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1696              		.loc 5 260 3 view .LVU505
 1697              		.syntax unified
 1698              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1699 0064 BFF36F8F 		isb 0xF
 1700              	@ 0 "" 2
 1701              	.LVL109:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1702              		.loc 5 260 3 is_stmt 0 view .LVU506
 1703              		.thumb
 1704              		.syntax unified
 1705              	.LBE216:
 1706              	.LBE215:
 1707              	.LBE212:
 1708              	.LBE211:
 1709              	.LBE210:
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1710              		.loc 1 533 3 is_stmt 1 discriminator 1 view .LVU507
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1711              		.loc 1 533 3 discriminator 27 view .LVU508
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1712              		.loc 1 533 3 discriminator 27 view .LVU509
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1713              		.loc 1 533 3 discriminator 27 view .LVU510
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1714              		.loc 1 533 3 discriminator 27 view .LVU511
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1715              		.loc 1 533 3 discriminator 32 view .LVU512
 1716              	.LBB217:
 1717              	.LBI217:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1718              		.loc 4 3890 22 view .LVU513
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1719              		.loc 4 3892 3 view .LVU514
 1720              	.LBB218:
 1721              	.LBI218:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1722              		.loc 4 3890 22 view .LVU515
ARM GAS  /tmp/ccEgqfC7.s 			page 138


 1723              	.LBB219:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1724              		.loc 4 3894 5 view .LVU516
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1725              		.loc 4 3894 43 is_stmt 0 view .LVU517
 1726 0068 4FF08071 		mov	r1, #16777216
 1727 006c C3F88410 		str	r1, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1728              		.loc 4 3895 5 is_stmt 1 view .LVU518
 1729              	.LBB220:
 1730              	.LBI220:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1731              		.loc 5 269 27 view .LVU519
 1732              	.LBB221:
 1733              		.loc 5 271 3 view .LVU520
 1734              		.syntax unified
 1735              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1736 0070 BFF34F8F 		dsb 0xF
 1737              	@ 0 "" 2
 1738              		.thumb
 1739              		.syntax unified
 1740              	.LBE221:
 1741              	.LBE220:
 1742              		.loc 4 3896 5 view .LVU521
 1743              	.LBB222:
 1744              	.LBI222:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1745              		.loc 5 258 27 view .LVU522
 1746              	.LBB223:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1747              		.loc 5 260 3 view .LVU523
 1748              		.syntax unified
 1749              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1750 0074 BFF36F8F 		isb 0xF
 1751              	@ 0 "" 2
 1752              	.LVL110:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1753              		.loc 5 260 3 is_stmt 0 view .LVU524
 1754              		.thumb
 1755              		.syntax unified
 1756              	.LBE223:
 1757              	.LBE222:
 1758              	.LBE219:
 1759              	.LBE218:
 1760              	.LBE217:
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1761              		.loc 1 533 3 is_stmt 1 discriminator 1 view .LVU525
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1762              		.loc 1 533 3 discriminator 36 view .LVU526
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1763              		.loc 1 533 3 discriminator 36 view .LVU527
 533:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1764              		.loc 1 533 3 discriminator 36 view .LVU528
 536:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1765              		.loc 1 536 67 view .LVU529
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1766              		.loc 1 539 3 view .LVU530
ARM GAS  /tmp/ccEgqfC7.s 			page 139


 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1767              		.loc 1 539 3 view .LVU531
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1768              		.loc 1 539 3 discriminator 2 view .LVU532
 1769              	.LBB224:
 1770              	.LBI224:
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1771              		.loc 4 3852 22 view .LVU533
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1772              		.loc 4 3854 3 view .LVU534
 1773              	.LBB225:
 1774              	.LBI225:
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1775              		.loc 4 3852 22 view .LVU535
 1776              	.LBB226:
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1777              		.loc 4 3856 5 view .LVU536
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 1778              		.loc 4 3857 5 view .LVU537
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 1779              		.loc 4 3857 43 is_stmt 0 view .LVU538
 1780 0078 5A60     		str	r2, [r3, #4]
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1781              		.loc 4 3858 5 is_stmt 1 view .LVU539
 1782              	.LVL111:
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 1783              		.loc 4 3858 5 is_stmt 0 view .LVU540
 1784              	.LBE226:
 1785              	.LBE225:
 1786              	.LBE224:
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1787              		.loc 1 539 3 is_stmt 1 discriminator 1 view .LVU541
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1788              		.loc 1 539 3 discriminator 9 view .LVU542
 539:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1789              		.loc 1 539 3 discriminator 9 view .LVU543
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1790              		.loc 1 542 3 view .LVU544
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1791              		.loc 1 542 7 is_stmt 0 view .LVU545
 1792 007a 064B     		ldr	r3, .L163+8
 1793 007c 1B68     		ldr	r3, [r3]
 542:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
 1794              		.loc 1 542 6 view .LVU546
 1795 007e 1BB1     		cbz	r3, .L157
 543:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1796              		.loc 1 543 5 is_stmt 1 view .LVU547
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1797              		.loc 1 544 1 is_stmt 0 view .LVU548
 1798 0080 BDE81040 		pop	{r4, lr}
 1799              		.cfi_remember_state
 1800              		.cfi_restore 14
 1801              		.cfi_restore 4
 1802              		.cfi_def_cfa_offset 0
 543:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 1803              		.loc 1 543 5 view .LVU549
 1804 0084 0620     		movs	r0, #6
ARM GAS  /tmp/ccEgqfC7.s 			page 140


 1805 0086 1847     		bx	r3	@ indirect register sibling call
 1806              	.LVL112:
 1807              	.L157:
 1808              		.cfi_restore_state
 544:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1809              		.loc 1 544 1 view .LVU550
 1810 0088 10BD     		pop	{r4, pc}
 1811              	.L164:
 1812 008a 00BF     		.align	2
 1813              	.L163:
 1814 008c 00100E58 		.word	1477316608
 1815 0090 00E100E0 		.word	-536813312
 1816 0094 00000000 		.word	ll_aton_init_deinit_trace
 1817              		.cfi_endproc
 1818              	.LFE4867:
 1820              		.section	.text.LL_ATON_RT_RuntimeDeInit,"ax",%progbits
 1821              		.align	1
 1822              		.global	LL_ATON_RT_RuntimeDeInit
 1823              		.syntax unified
 1824              		.thumb
 1825              		.thumb_func
 1827              	LL_ATON_RT_RuntimeDeInit:
 1828              	.LFB4868:
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 1829              		.loc 1 552 1 is_stmt 1 view -0
 1830              		.cfi_startproc
 1831              		@ args = 0, pretend = 0, frame = 0
 1832              		@ frame_needed = 0, uses_anonymous_args = 0
 554:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1833              		.loc 1 554 3 view .LVU552
 552:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Call runtime de-init callback */
 1834              		.loc 1 552 1 is_stmt 0 view .LVU553
 1835 0000 08B5     		push	{r3, lr}
 1836              		.cfi_def_cfa_offset 8
 1837              		.cfi_offset 3, -8
 1838              		.cfi_offset 14, -4
 554:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1839              		.loc 1 554 7 view .LVU554
 1840 0002 164B     		ldr	r3, .L170
 1841 0004 1B68     		ldr	r3, [r3]
 554:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
 1842              		.loc 1 554 6 view .LVU555
 1843 0006 0BB1     		cbz	r3, .L166
 555:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1844              		.loc 1 555 5 is_stmt 1 view .LVU556
 1845 0008 0720     		movs	r0, #7
 1846 000a 9847     		blx	r3
 1847              	.LVL113:
 1848              	.L166:
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1849              		.loc 1 558 3 view .LVU557
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1850              		.loc 1 558 3 view .LVU558
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1851              		.loc 1 558 3 view .LVU559
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1852              		.loc 1 558 3 discriminator 2 view .LVU560
ARM GAS  /tmp/ccEgqfC7.s 			page 141


 1853              	.LBB259:
 1854              	.LBI259:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1855              		.loc 4 3890 22 view .LVU561
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1856              		.loc 4 3892 3 view .LVU562
 1857              	.LBB260:
 1858              	.LBI260:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1859              		.loc 4 3890 22 view .LVU563
 1860              	.LBB261:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1861              		.loc 4 3894 5 view .LVU564
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1862              		.loc 4 3894 43 is_stmt 0 view .LVU565
 1863 000c 4FF40012 		mov	r2, #2097152
 1864 0010 134B     		ldr	r3, .L170+4
 1865 0012 C3F88420 		str	r2, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1866              		.loc 4 3895 5 is_stmt 1 view .LVU566
 1867              	.LBB262:
 1868              	.LBI262:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1869              		.loc 5 269 27 view .LVU567
 1870              	.LBB263:
 1871              		.loc 5 271 3 view .LVU568
 1872              		.syntax unified
 1873              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1874 0016 BFF34F8F 		dsb 0xF
 1875              	@ 0 "" 2
 1876              		.thumb
 1877              		.syntax unified
 1878              	.LBE263:
 1879              	.LBE262:
 1880              		.loc 4 3896 5 view .LVU569
 1881              	.LBB264:
 1882              	.LBI264:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1883              		.loc 5 258 27 view .LVU570
 1884              	.LBB265:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1885              		.loc 5 260 3 view .LVU571
 1886              		.syntax unified
 1887              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1888 001a BFF36F8F 		isb 0xF
 1889              	@ 0 "" 2
 1890              	.LVL114:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1891              		.loc 5 260 3 is_stmt 0 view .LVU572
 1892              		.thumb
 1893              		.syntax unified
 1894              	.LBE265:
 1895              	.LBE264:
 1896              	.LBE261:
 1897              	.LBE260:
 1898              	.LBE259:
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
ARM GAS  /tmp/ccEgqfC7.s 			page 142


 1899              		.loc 1 558 3 is_stmt 1 discriminator 1 view .LVU573
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1900              		.loc 1 558 3 discriminator 9 view .LVU574
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1901              		.loc 1 558 3 discriminator 9 view .LVU575
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1902              		.loc 1 558 3 discriminator 9 view .LVU576
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1903              		.loc 1 558 3 discriminator 9 view .LVU577
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1904              		.loc 1 558 3 discriminator 12 view .LVU578
 1905              	.LBB266:
 1906              	.LBI266:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1907              		.loc 4 3890 22 view .LVU579
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1908              		.loc 4 3892 3 view .LVU580
 1909              	.LBB267:
 1910              	.LBI267:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1911              		.loc 4 3890 22 view .LVU581
 1912              	.LBB268:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1913              		.loc 4 3894 5 view .LVU582
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1914              		.loc 4 3894 43 is_stmt 0 view .LVU583
 1915 001e 4FF48002 		mov	r2, #4194304
 1916 0022 C3F88420 		str	r2, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1917              		.loc 4 3895 5 is_stmt 1 view .LVU584
 1918              	.LBB269:
 1919              	.LBI269:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1920              		.loc 5 269 27 view .LVU585
 1921              	.LBB270:
 1922              		.loc 5 271 3 view .LVU586
 1923              		.syntax unified
 1924              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1925 0026 BFF34F8F 		dsb 0xF
 1926              	@ 0 "" 2
 1927              		.thumb
 1928              		.syntax unified
 1929              	.LBE270:
 1930              	.LBE269:
 1931              		.loc 4 3896 5 view .LVU587
 1932              	.LBB271:
 1933              	.LBI271:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1934              		.loc 5 258 27 view .LVU588
 1935              	.LBB272:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1936              		.loc 5 260 3 view .LVU589
 1937              		.syntax unified
 1938              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1939 002a BFF36F8F 		isb 0xF
 1940              	@ 0 "" 2
 1941              	.LVL115:
ARM GAS  /tmp/ccEgqfC7.s 			page 143


 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1942              		.loc 5 260 3 is_stmt 0 view .LVU590
 1943              		.thumb
 1944              		.syntax unified
 1945              	.LBE272:
 1946              	.LBE271:
 1947              	.LBE268:
 1948              	.LBE267:
 1949              	.LBE266:
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1950              		.loc 1 558 3 is_stmt 1 discriminator 1 view .LVU591
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1951              		.loc 1 558 3 discriminator 18 view .LVU592
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1952              		.loc 1 558 3 discriminator 18 view .LVU593
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1953              		.loc 1 558 3 discriminator 18 view .LVU594
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1954              		.loc 1 558 3 discriminator 18 view .LVU595
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 1955              		.loc 1 558 3 discriminator 22 view .LVU596
 1956              	.LBB273:
 1957              	.LBI273:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1958              		.loc 4 3890 22 view .LVU597
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 1959              		.loc 4 3892 3 view .LVU598
 1960              	.LBB274:
 1961              	.LBI274:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 1962              		.loc 4 3890 22 view .LVU599
 1963              	.LBB275:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1964              		.loc 4 3894 5 view .LVU600
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 1965              		.loc 4 3894 43 is_stmt 0 view .LVU601
 1966 002e 4FF40002 		mov	r2, #8388608
 1967 0032 C3F88420 		str	r2, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 1968              		.loc 4 3895 5 is_stmt 1 view .LVU602
 1969              	.LBB276:
 1970              	.LBI276:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1971              		.loc 5 269 27 view .LVU603
 1972              	.LBB277:
 1973              		.loc 5 271 3 view .LVU604
 1974              		.syntax unified
 1975              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1976 0036 BFF34F8F 		dsb 0xF
 1977              	@ 0 "" 2
 1978              		.thumb
 1979              		.syntax unified
 1980              	.LBE277:
 1981              	.LBE276:
 1982              		.loc 4 3896 5 view .LVU605
 1983              	.LBB278:
 1984              	.LBI278:
ARM GAS  /tmp/ccEgqfC7.s 			page 144


 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1985              		.loc 5 258 27 view .LVU606
 1986              	.LBB279:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1987              		.loc 5 260 3 view .LVU607
 1988              		.syntax unified
 1989              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1990 003a BFF36F8F 		isb 0xF
 1991              	@ 0 "" 2
 1992              	.LVL116:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1993              		.loc 5 260 3 is_stmt 0 view .LVU608
 1994              		.thumb
 1995              		.syntax unified
 1996              	.LBE279:
 1997              	.LBE278:
 1998              	.LBE275:
 1999              	.LBE274:
 2000              	.LBE273:
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2001              		.loc 1 558 3 is_stmt 1 discriminator 1 view .LVU609
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2002              		.loc 1 558 3 discriminator 27 view .LVU610
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2003              		.loc 1 558 3 discriminator 27 view .LVU611
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2004              		.loc 1 558 3 discriminator 27 view .LVU612
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2005              		.loc 1 558 3 discriminator 27 view .LVU613
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2006              		.loc 1 558 3 discriminator 32 view .LVU614
 2007              	.LBB280:
 2008              	.LBI280:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2009              		.loc 4 3890 22 view .LVU615
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2010              		.loc 4 3892 3 view .LVU616
 2011              	.LBB281:
 2012              	.LBI281:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2013              		.loc 4 3890 22 view .LVU617
 2014              	.LBB282:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2015              		.loc 4 3894 5 view .LVU618
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2016              		.loc 4 3894 43 is_stmt 0 view .LVU619
 2017 003e 4FF08072 		mov	r2, #16777216
 2018 0042 C3F88420 		str	r2, [r3, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 2019              		.loc 4 3895 5 is_stmt 1 view .LVU620
 2020              	.LBB283:
 2021              	.LBI283:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2022              		.loc 5 269 27 view .LVU621
 2023              	.LBB284:
 2024              		.loc 5 271 3 view .LVU622
 2025              		.syntax unified
ARM GAS  /tmp/ccEgqfC7.s 			page 145


 2026              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2027 0046 BFF34F8F 		dsb 0xF
 2028              	@ 0 "" 2
 2029              		.thumb
 2030              		.syntax unified
 2031              	.LBE284:
 2032              	.LBE283:
 2033              		.loc 4 3896 5 view .LVU623
 2034              	.LBB285:
 2035              	.LBI285:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2036              		.loc 5 258 27 view .LVU624
 2037              	.LBB286:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2038              		.loc 5 260 3 view .LVU625
 2039              		.syntax unified
 2040              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2041 004a BFF36F8F 		isb 0xF
 2042              	@ 0 "" 2
 2043              	.LVL117:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2044              		.loc 5 260 3 is_stmt 0 view .LVU626
 2045              		.thumb
 2046              		.syntax unified
 2047              	.LBE286:
 2048              	.LBE285:
 2049              	.LBE282:
 2050              	.LBE281:
 2051              	.LBE280:
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2052              		.loc 1 558 3 is_stmt 1 discriminator 1 view .LVU627
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2053              		.loc 1 558 3 discriminator 36 view .LVU628
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2054              		.loc 1 558 3 discriminator 36 view .LVU629
 558:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2055              		.loc 1 558 3 discriminator 36 view .LVU630
 561:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2056              		.loc 1 561 45 view .LVU631
 564:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2057              		.loc 1 564 3 view .LVU632
 2058 004e FFF7FEFF 		bl	aton_osal_freertos_deinit
 2059              	.LVL118:
 567:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2060              		.loc 1 567 3 view .LVU633
 568:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2061              		.loc 1 568 1 is_stmt 0 view .LVU634
 2062 0052 BDE80840 		pop	{r3, lr}
 2063              		.cfi_restore 14
 2064              		.cfi_restore 3
 2065              		.cfi_def_cfa_offset 0
 567:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2066              		.loc 1 567 3 view .LVU635
 2067 0056 FFF7FEBF 		b	LL_ATON_DeInit
 2068              	.LVL119:
 2069              	.L171:
 2070 005a 00BF     		.align	2
ARM GAS  /tmp/ccEgqfC7.s 			page 146


 2071              	.L170:
 2072 005c 00000000 		.word	ll_aton_init_deinit_trace
 2073 0060 00E100E0 		.word	-536813312
 2074              		.cfi_endproc
 2075              	.LFE4868:
 2077              		.section	.rodata.LL_ATON_RT_RunEpochBlock.str1.1,"aMS",%progbits,1
 2078              	.LC29:
 2079 0000 6E6E5F69 		.ascii	"nn_instance->exec_state.current_epoch_block != ((vo"
 2079      6E737461 
 2079      6E63652D 
 2079      3E657865 
 2079      635F7374 
 2080 0033 6964202A 		.ascii	"id *)0)\000"
 2080      29302900 
 2081              	.LC30:
 2082 003b 286E6E5F 		.ascii	"(nn_instance->network != ((void *)0)) && (nn_instan"
 2082      696E7374 
 2082      616E6365 
 2082      2D3E6E65 
 2082      74776F72 
 2083 006e 63652D3E 		.ascii	"ce->network->ec_inference_init != ((void *)0))\000"
 2083      6E657477 
 2083      6F726B2D 
 2083      3E65635F 
 2083      696E6665 
 2084              	.LC31:
 2085 009d 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == nn_instance\000"
 2085      5F637572 
 2085      72656E74 
 2085      5F61746F 
 2085      6E5F6970 
 2086              	.LC32:
 2087 00c7 756E6C6F 		.ascii	"unlock ? EpochBlock_IsLastEpochBlock(nn_instance->e"
 2087      636B203F 
 2087      2045706F 
 2087      6368426C 
 2087      6F636B5F 
 2088 00fa 7865635F 		.ascii	"xec_state.current_epoch_block) : EpochBlock_IsEpoch"
 2088      73746174 
 2088      652E6375 
 2088      7272656E 
 2088      745F6570 
 2089 012d 496E7465 		.ascii	"Internal(nn_instance->exec_state.current_epoch_bloc"
 2089      726E616C 
 2089      286E6E5F 
 2089      696E7374 
 2089      616E6365 
 2090 0160 6B2900   		.ascii	"k)\000"
 2091              	.LC33:
 2092 0163 45706F63 		.ascii	"EpochBlock_IsEpochHybrid(nn_instance->exec_state.sa"
 2092      68426C6F 
 2092      636B5F49 
 2092      7345706F 
 2092      63684879 
 2093 0196 7665645F 		.ascii	"ved_current_epoch_block)\000"
 2093      63757272 
 2093      656E745F 
ARM GAS  /tmp/ccEgqfC7.s 			page 147


 2093      65706F63 
 2093      685F626C 
 2094              	.LC34:
 2095 01af 6E6E5F69 		.ascii	"nn_instance->exec_state.next_epoch_block == ((void "
 2095      6E737461 
 2095      6E63652D 
 2095      3E657865 
 2095      635F7374 
 2096 01e2 2A293029 		.ascii	"*)0)\000"
 2096      00
 2097              	.LC35:
 2098 01e7 6E65775F 		.ascii	"new_owner != __ll_current_aton_ip_owner\000"
 2098      6F776E65 
 2098      7220213D 
 2098      205F5F6C 
 2098      6C5F6375 
 2099              	.LC36:
 2100 020f 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner == ((void *)0)\000"
 2100      5F637572 
 2100      72656E74 
 2100      5F61746F 
 2100      6E5F6970 
 2101              		.section	.text.LL_ATON_RT_RunEpochBlock,"ax",%progbits
 2102              		.align	1
 2103              		.global	LL_ATON_RT_RunEpochBlock
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2108              	LL_ATON_RT_RunEpochBlock:
 2109              	.LVL120:
 2110              	.LFB4869:
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2111              		.loc 1 584 1 is_stmt 1 view -0
 2112              		.cfi_startproc
 2113              		@ args = 0, pretend = 0, frame = 8
 2114              		@ frame_needed = 0, uses_anonymous_args = 0
 585:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2115              		.loc 1 585 3 view .LVU637
 584:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(nn_instance != NULL);
 2116              		.loc 1 584 1 is_stmt 0 view .LVU638
 2117 0000 73B5     		push	{r0, r1, r4, r5, r6, lr}
 2118              		.cfi_def_cfa_offset 24
 2119              		.cfi_offset 4, -16
 2120              		.cfi_offset 5, -12
 2121              		.cfi_offset 6, -8
 2122              		.cfi_offset 14, -4
 585:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2123              		.loc 1 585 3 view .LVU639
 2124 0002 0446     		mov	r4, r0
 2125 0004 30B9     		cbnz	r0, .L173
 585:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2126              		.loc 1 585 3 discriminator 1 view .LVU640
 2127 0006 40F24921 		movw	r1, #585
 2128 000a 8C4B     		ldr	r3, .L247
 2129 000c 8C4A     		ldr	r2, .L247+4
 2130              	.LVL121:
 2131              	.L244:
ARM GAS  /tmp/ccEgqfC7.s 			page 148


 588:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2132              		.loc 1 588 3 discriminator 1 view .LVU641
 2133 000e 8D48     		ldr	r0, .L247+8
 2134              	.L245:
 2135 0010 FFF7FEFF 		bl	__assert_func
 2136              	.LVL122:
 2137              	.L173:
 588:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2138              		.loc 1 588 3 is_stmt 1 view .LVU642
 2139 0014 4368     		ldr	r3, [r0, #4]
 2140 0016 23B9     		cbnz	r3, .L174
 588:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2141              		.loc 1 588 3 is_stmt 0 discriminator 1 view .LVU643
 2142 0018 4FF41371 		mov	r1, #588
 2143 001c 8A4B     		ldr	r3, .L247+12
 2144 001e 884A     		ldr	r2, .L247+4
 2145 0020 F5E7     		b	.L244
 2146              	.L174:
 591:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2147              		.loc 1 591 3 is_stmt 1 view .LVU644
 591:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2148              		.loc 1 591 6 is_stmt 0 view .LVU645
 2149 0022 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 2150 0024 8BB9     		cbnz	r3, .L175
 2151              	.LBB349:
 606:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2152              		.loc 1 606 5 is_stmt 1 view .LVU646
 2153 0026 0368     		ldr	r3, [r0]
 2154 0028 0BB1     		cbz	r3, .L176
 606:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2155              		.loc 1 606 5 is_stmt 0 discriminator 2 view .LVU647
 2156 002a 9B68     		ldr	r3, [r3, #8]
 2157 002c 23B9     		cbnz	r3, .L177
 2158              	.L176:
 606:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     bool ret = nn_instance->network->ec_inference_init();
 2159              		.loc 1 606 5 discriminator 3 view .LVU648
 2160 002e 40F25E21 		movw	r1, #606
 2161 0032 864B     		ldr	r3, .L247+16
 2162 0034 824A     		ldr	r2, .L247+4
 2163 0036 EAE7     		b	.L244
 2164              	.L177:
 607:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2165              		.loc 1 607 5 is_stmt 1 view .LVU649
 607:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2166              		.loc 1 607 16 is_stmt 0 view .LVU650
 2167 0038 9847     		blx	r3
 2168              	.LVL123:
 610:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 2169              		.loc 1 610 5 is_stmt 1 view .LVU651
 2170 003a 20B9     		cbnz	r0, .L178
 610:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_LIB_UNUSED(ret);
 2171              		.loc 1 610 5 is_stmt 0 discriminator 1 view .LVU652
 2172 003c 40F26221 		movw	r1, #610
 2173 0040 834B     		ldr	r3, .L247+20
 2174 0042 7F4A     		ldr	r2, .L247+4
 2175 0044 E3E7     		b	.L244
 2176              	.L178:
ARM GAS  /tmp/ccEgqfC7.s 			page 149


 611:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2177              		.loc 1 611 5 is_stmt 1 view .LVU653
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2178              		.loc 1 614 5 view .LVU654
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2179              		.loc 1 614 47 is_stmt 0 view .LVU655
 2180 0046 0123     		movs	r3, #1
 2181 0048 2376     		strb	r3, [r4, #24]
 2182              	.LVL124:
 2183              	.L175:
 614:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2184              		.loc 1 614 47 view .LVU656
 2185              	.LBE349:
 621:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2186              		.loc 1 621 3 is_stmt 1 view .LVU657
 624:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2187              		.loc 1 624 3 view .LVU658
 2188              	.LBB350:
 628:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 2189              		.loc 1 628 5 view .LVU659
 628:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
 2190              		.loc 1 628 75 is_stmt 0 view .LVU660
 2191 004a 6068     		ldr	r0, [r4, #4]
 2192              	.LVL125:
 2193              	.LBB351:
 2194              	.LBI351:
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2195              		.loc 1 287 24 is_stmt 1 view .LVU661
 2196              	.LBB352:
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2197              		.loc 1 289 3 view .LVU662
 2198              	.LBB353:
 2199              	.LBI353:
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2200              		.loc 2 437 22 view .LVU663
 2201              	.LBB354:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2202              		.loc 2 439 5 view .LVU664
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2203              		.loc 2 439 5 is_stmt 0 view .LVU665
 2204              	.LBE354:
 2205              	.LBE353:
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2206              		.loc 1 289 6 discriminator 1 view .LVU666
 2207 004c 038A     		ldrh	r3, [r0, #16]
 2208 004e 5A07     		lsls	r2, r3, #29
 2209 0050 12D5     		bpl	.L179
 2210              	.LVL126:
 2211              	.LBB355:
 2212              	.LBI355:
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2213              		.loc 1 287 24 is_stmt 1 view .LVU667
 2214              	.LBB356:
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2215              		.loc 1 292 5 view .LVU668
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2216              		.loc 1 292 18 is_stmt 0 view .LVU669
ARM GAS  /tmp/ccEgqfC7.s 			page 150


 2217 0052 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2218              	.LVL127:
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2219              		.loc 1 292 15 discriminator 1 view .LVU670
 2220 0056 0123     		movs	r3, #1
 2221 0058 03FA00F0 		lsl	r0, r3, r0
 2222              	.LVL128:
 2223              	.L180:
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2224              		.loc 1 292 15 discriminator 1 view .LVU671
 2225              	.LBE356:
 2226              	.LBE355:
 2227              	.LBE352:
 2228              	.LBE351:
 629:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2229              		.loc 1 629 5 is_stmt 1 view .LVU672
 629:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2230              		.loc 1 629 32 is_stmt 0 view .LVU673
 2231 005c 94F82030 		ldrb	r3, [r4, #32]	@ zero_extendqisi2
 629:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2232              		.loc 1 629 8 view .LVU674
 2233 0060 03F0FF06 		and	r6, r3, #255
 2234 0064 43B3     		cbz	r3, .L181
 629:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2235              		.loc 1 629 61 discriminator 1 view .LVU675
 2236 0066 0028     		cmp	r0, #0
 2237 0068 36D0     		beq	.L211
 631:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2238              		.loc 1 631 7 is_stmt 1 view .LVU676
 631:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2239              		.loc 1 631 35 is_stmt 0 view .LVU677
 2240 006a E369     		ldr	r3, [r4, #28]
 631:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2241              		.loc 1 631 10 view .LVU678
 2242 006c 30EA0303 		bics	r3, r0, r3
 2243 0070 04D0     		beq	.L182
 2244              	.LVL129:
 2245              	.L210:
 654:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2246              		.loc 1 654 16 view .LVU679
 2247 0072 0120     		movs	r0, #1
 2248              	.L183:
 2249              	.LBE350:
 748:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2250              		.loc 1 748 1 view .LVU680
 2251 0074 02B0     		add	sp, sp, #8
 2252              		.cfi_remember_state
 2253              		.cfi_def_cfa_offset 16
 2254              		@ sp needed
 2255 0076 70BD     		pop	{r4, r5, r6, pc}
 2256              	.LVL130:
 2257              	.L179:
 2258              		.cfi_restore_state
 2259              	.LBB406:
 2260              	.LBB358:
 2261              	.LBB357:
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
ARM GAS  /tmp/ccEgqfC7.s 			page 151


 2262              		.loc 1 296 5 is_stmt 1 view .LVU681
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2263              		.loc 1 296 14 is_stmt 0 view .LVU682
 2264 0078 C068     		ldr	r0, [r0, #12]
 2265              	.LVL131:
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2266              		.loc 1 296 14 view .LVU683
 2267 007a EFE7     		b	.L180
 2268              	.LVL132:
 2269              	.L182:
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2270              		.loc 1 296 14 view .LVU684
 2271              	.LBE357:
 2272              	.LBE358:
 634:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 2273              		.loc 1 634 9 is_stmt 1 view .LVU685
 2274 007c 754B     		ldr	r3, .L247+24
 2275 007e 1B68     		ldr	r3, [r3]
 2276 0080 A342     		cmp	r3, r4
 2277 0082 04D0     		beq	.L184
 634:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                        nn_instance); // when entering a critical section we MUST hold the ATON IP l
 2278              		.loc 1 634 9 is_stmt 0 discriminator 1 view .LVU686
 2279 0084 40F27A21 		movw	r1, #634
 2280 0088 734B     		ldr	r3, .L247+28
 2281 008a 6D4A     		ldr	r2, .L247+4
 2282 008c BFE7     		b	.L244
 2283              	.L184:
 636:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2284              		.loc 1 636 9 is_stmt 1 view .LVU687
 2285              	.LVL133:
 2286              	.LBB359:
 2287              	.LBI359:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2288              		.loc 4 3890 22 view .LVU688
3892:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2289              		.loc 4 3892 3 view .LVU689
 2290              	.LBB360:
 2291              	.LBI360:
3890:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2292              		.loc 4 3890 22 view .LVU690
 2293              	.LBB361:
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2294              		.loc 4 3894 5 view .LVU691
3894:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 2295              		.loc 4 3894 43 is_stmt 0 view .LVU692
 2296 008e 4FF40011 		mov	r1, #2097152
 2297 0092 724A     		ldr	r2, .L247+32
 2298 0094 C2F88410 		str	r1, [r2, #132]
3895:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 2299              		.loc 4 3895 5 is_stmt 1 view .LVU693
 2300              	.LBB362:
 2301              	.LBI362:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2302              		.loc 5 269 27 view .LVU694
 2303              	.LBB363:
 2304              		.loc 5 271 3 view .LVU695
 2305              		.syntax unified
ARM GAS  /tmp/ccEgqfC7.s 			page 152


 2306              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2307 0098 BFF34F8F 		dsb 0xF
 2308              	@ 0 "" 2
 2309              		.thumb
 2310              		.syntax unified
 2311              	.LBE363:
 2312              	.LBE362:
 2313              		.loc 4 3896 5 view .LVU696
 2314              	.LBB364:
 2315              	.LBI364:
 258:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2316              		.loc 5 258 27 view .LVU697
 2317              	.LBB365:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2318              		.loc 5 260 3 view .LVU698
 2319              		.syntax unified
 2320              	@ 260 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2321 009c BFF36F8F 		isb 0xF
 2322              	@ 0 "" 2
 2323              	.LVL134:
 260:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2324              		.loc 5 260 3 is_stmt 0 view .LVU699
 2325              		.thumb
 2326              		.syntax unified
 2327              	.LBE365:
 2328              	.LBE364:
 2329              	.LBE361:
 2330              	.LBE360:
 2331              	.LBE359:
 639:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2332              		.loc 1 639 9 is_stmt 1 view .LVU700
 639:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2333              		.loc 1 639 32 is_stmt 0 view .LVU701
 2334 00a0 E369     		ldr	r3, [r4, #28]
 639:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2335              		.loc 1 639 50 view .LVU702
 2336 00a2 23EA0003 		bic	r3, r3, r0
 2337 00a6 E361     		str	r3, [r4, #28]
 642:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2338              		.loc 1 642 9 is_stmt 1 view .LVU703
 2339              	.LVL135:
 2340              	.LBB366:
 2341              	.LBI366:
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2342              		.loc 4 3852 22 view .LVU704
3854:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   {
 2343              		.loc 4 3854 3 view .LVU705
 2344              	.LBB367:
 2345              	.LBI367:
3852:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h **** {
 2346              		.loc 4 3852 22 view .LVU706
 2347              	.LBB368:
3856:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 2348              		.loc 4 3856 5 view .LVU707
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
 2349              		.loc 4 3857 5 view .LVU708
3857:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
ARM GAS  /tmp/ccEgqfC7.s 			page 153


 2350              		.loc 4 3857 43 is_stmt 0 view .LVU709
 2351 00a8 5160     		str	r1, [r2, #4]
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 2352              		.loc 4 3858 5 is_stmt 1 view .LVU710
 2353              	.LVL136:
3858:STM32Cube_FW_N6/Drivers/CMSIS/Include/core_cm55.h ****   }
 2354              		.loc 4 3858 5 is_stmt 0 view .LVU711
 2355              	.LBE368:
 2356              	.LBE367:
 2357              	.LBE366:
 645:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2358              		.loc 1 645 9 is_stmt 1 view .LVU712
 645:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2359              		.loc 1 645 63 is_stmt 0 view .LVU713
 2360 00aa 6068     		ldr	r0, [r4, #4]
 2361              	.LVL137:
 645:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         this_run_executed_end_epoch = true;
 2362              		.loc 1 645 9 view .LVU714
 2363 00ac 2146     		mov	r1, r4
 2364 00ae FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
 2365              	.LVL138:
 646:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2366              		.loc 1 646 9 is_stmt 1 view .LVU715
 649:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2367              		.loc 1 649 9 view .LVU716
 2368 00b2 2046     		mov	r0, r4
 2369 00b4 FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 2370              	.LVL139:
 2371              	.L181:
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2372              		.loc 1 660 5 view .LVU717
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2373              		.loc 1 660 60 is_stmt 0 view .LVU718
 2374 00b8 6368     		ldr	r3, [r4, #4]
 2375              	.LVL140:
 2376              	.LBB369:
 2377              	.LBI369:
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2378              		.loc 2 422 22 is_stmt 1 view .LVU719
 2379              	.LBB370:
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2380              		.loc 2 424 5 view .LVU720
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2381              		.loc 2 424 5 is_stmt 0 view .LVU721
 2382              	.LBE370:
 2383              	.LBE369:
 660:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2384              		.loc 1 660 8 discriminator 1 view .LVU722
 2385 00ba 1B8A     		ldrh	r3, [r3, #16]
 2386 00bc 1B07     		lsls	r3, r3, #28
 2387 00be 34D5     		bpl	.L185
 662:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2388              		.loc 1 662 7 is_stmt 1 view .LVU723
 662:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
 2389              		.loc 1 662 34 is_stmt 0 view .LVU724
 2390 00c0 2369     		ldr	r3, [r4, #16]
 662:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       {
ARM GAS  /tmp/ccEgqfC7.s 			page 154


 2391              		.loc 1 662 10 view .LVU725
 2392 00c2 002B     		cmp	r3, #0
 2393 00c4 00F0B780 		beq	.L212
 665:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2394              		.loc 1 665 9 is_stmt 1 view .LVU726
 2395              	.LVL141:
 2396              	.LBB371:
 2397              	.LBI371:
 128:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   /* return from inserted epoch block */
 130:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   static inline void __LL_ATON_RT_RetFromLibEpochBlockArray(bool unlock, NN_Instance_TypeDef *nn_in
 2398              		.loc 3 130 22 view .LVU727
 2399              	.LBB372:
 131:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 132:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
 2400              		.loc 3 132 5 view .LVU728
 133:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 134:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (!unlock)
 2401              		.loc 3 134 5 view .LVU729
 135:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 136:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 137:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       LL_ATON_ASSERT(nn_instance == NULL);
 138:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 139:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       nn_instance = __ll_current_aton_ip_owner;
 140:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 141:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 2402              		.loc 3 142 5 view .LVU730
 2403 00c8 624B     		ldr	r3, .L247+24
 2404 00ca 1A68     		ldr	r2, [r3]
 2405 00cc 32B9     		cbnz	r2, .L186
 2406              		.loc 3 142 5 is_stmt 0 discriminator 1 view .LVU731
 2407 00ce 8E21     		movs	r1, #142
 2408 00d0 634B     		ldr	r3, .L247+36
 2409 00d2 644A     		ldr	r2, .L247+40
 2410              	.LVL142:
 2411              	.L246:
 2412              		.loc 3 142 5 discriminator 1 view .LVU732
 2413              	.LBE372:
 2414              	.LBE371:
 2415              	.LBB378:
 2416              	.LBB379:
 2417              	.LBB380:
 2418              	.LBB381:
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2419              		.loc 3 48 5 discriminator 1 view .LVU733
 2420 00d4 6448     		ldr	r0, .L247+44
 2421 00d6 9BE7     		b	.L245
 2422              	.LVL143:
 2423              	.L211:
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2424              		.loc 3 48 5 discriminator 1 view .LVU734
 2425              	.LBE381:
 2426              	.LBE380:
 2427              	.LBE379:
 2428              	.LBE378:
 2429              	.LBE406:
ARM GAS  /tmp/ccEgqfC7.s 			page 155


 621:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2430              		.loc 1 621 8 view .LVU735
 2431 00d8 0646     		mov	r6, r0
 2432 00da EDE7     		b	.L181
 2433              	.LVL144:
 2434              	.L186:
 2435              	.LBB407:
 2436              	.LBB396:
 2437              	.LBB377:
 143:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(unlock ? EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block
 2438              		.loc 3 143 5 is_stmt 1 view .LVU736
 2439              		.loc 3 143 5 is_stmt 0 discriminator 1 view .LVU737
 2440 00dc 6268     		ldr	r2, [r4, #4]
 2441              	.LVL145:
 2442              	.LBB373:
 2443              	.LBI373:
 422:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2444              		.loc 2 422 22 is_stmt 1 view .LVU738
 2445              	.LBB374:
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2446              		.loc 2 424 5 view .LVU739
 424:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2447              		.loc 2 424 5 is_stmt 0 view .LVU740
 2448              	.LBE374:
 2449              	.LBE373:
 2450              		.loc 3 143 5 discriminator 4 view .LVU741
 2451 00de 128A     		ldrh	r2, [r2, #16]
 2452 00e0 1607     		lsls	r6, r2, #28
 2453              	.LVL146:
 2454              		.loc 3 143 5 discriminator 4 view .LVU742
 2455 00e2 03D4     		bmi	.L187
 2456              		.loc 3 143 5 discriminator 5 view .LVU743
 2457 00e4 8F21     		movs	r1, #143
 2458 00e6 614B     		ldr	r3, .L247+48
 2459 00e8 5E4A     		ldr	r2, .L247+40
 2460 00ea F3E7     		b	.L246
 2461              	.L187:
 144:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                           : EpochBlock_IsEpochInternal(nn_instance->exec_state.current_epoch_block)
 145:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochHybrid(nn_instance->exec_state.saved_current_epoch_block));
 2462              		.loc 3 145 5 is_stmt 1 view .LVU744
 2463 00ec 2269     		ldr	r2, [r4, #16]
 2464              	.LVL147:
 2465              	.LBB375:
 2466              	.LBI375:
 457:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2467              		.loc 2 457 22 view .LVU745
 2468              	.LBB376:
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2469              		.loc 2 459 5 view .LVU746
 459:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2470              		.loc 2 459 5 is_stmt 0 view .LVU747
 2471              	.LBE376:
 2472              	.LBE375:
 2473              		.loc 3 145 5 discriminator 1 view .LVU748
 2474 00ee 128A     		ldrh	r2, [r2, #16]
 2475 00f0 5506     		lsls	r5, r2, #25
 2476 00f2 03D4     		bmi	.L188
ARM GAS  /tmp/ccEgqfC7.s 			page 156


 2477 00f4 9121     		movs	r1, #145
 2478 00f6 5E4B     		ldr	r3, .L247+52
 2479 00f8 5A4A     		ldr	r2, .L247+40
 2480 00fa EBE7     		b	.L246
 2481              	.L188:
 146:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 147:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* Clear owner */
 148:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     if (unlock)
 2482              		.loc 3 148 5 is_stmt 1 view .LVU749
 149:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     {
 150:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****       __ll_clear_aton_owner(__ll_current_aton_ip_owner);
 2483              		.loc 3 150 7 view .LVU750
 2484 00fc 1868     		ldr	r0, [r3]
 2485 00fe FFF7FEFF 		bl	__ll_clear_aton_owner
 2486              	.LVL148:
 151:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     }
 152:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 153:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* set old context */
 154:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
 2487              		.loc 3 154 5 view .LVU751
 2488 0102 E368     		ldr	r3, [r4, #12]
 2489 0104 1BB1     		cbz	r3, .L189
 2490              		.loc 3 154 5 is_stmt 0 discriminator 1 view .LVU752
 2491 0106 9A21     		movs	r1, #154
 2492 0108 5A4B     		ldr	r3, .L247+56
 2493 010a 564A     		ldr	r2, .L247+40
 2494 010c E2E7     		b	.L246
 2495              	.L189:
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.saved_current_epoch_block
 2496              		.loc 3 155 5 is_stmt 1 view .LVU753
 2497              		.loc 3 155 74 is_stmt 0 view .LVU754
 2498 010e 2269     		ldr	r2, [r4, #16]
 2499              		.loc 3 155 49 view .LVU755
 2500 0110 6260     		str	r2, [r4, #4]
 156:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.saved_first_epoch_block;
 2501              		.loc 3 156 5 is_stmt 1 view .LVU756
 2502              		.loc 3 156 72 is_stmt 0 view .LVU757
 2503 0112 6269     		ldr	r2, [r4, #20]
 2504              		.loc 3 156 47 view .LVU758
 2505 0114 A260     		str	r2, [r4, #8]
 157:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 158:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.nr_of_epoch_blocks = nn_instance->exec_state.saved_nr_of_epoch_blocks;
 2506              		.loc 3 159 5 is_stmt 1 view .LVU759
 2507              		.loc 3 159 73 is_stmt 0 view .LVU760
 2508 0116 A26A     		ldr	r2, [r4, #40]
 2509              		.loc 3 159 48 view .LVU761
 2510 0118 6262     		str	r2, [r4, #36]
 160:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif
 161:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 162:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     /* reset saved context */
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_current_epoch_block = NULL;
 2511              		.loc 3 163 5 is_stmt 1 view .LVU762
 2512              		.loc 3 163 55 is_stmt 0 view .LVU763
 2513 011a 2361     		str	r3, [r4, #16]
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_first_epoch_block = NULL;
 2514              		.loc 3 164 5 is_stmt 1 view .LVU764
ARM GAS  /tmp/ccEgqfC7.s 			page 157


 2515              		.loc 3 164 53 is_stmt 0 view .LVU765
 2516 011c 6361     		str	r3, [r4, #20]
 165:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #ifndef NDEBUG
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
 2517              		.loc 3 166 5 is_stmt 1 view .LVU766
 2518              		.loc 3 166 54 is_stmt 0 view .LVU767
 2519 011e A362     		str	r3, [r4, #40]
 2520              	.LVL149:
 2521              		.loc 3 166 54 view .LVU768
 2522              	.LBE377:
 2523              	.LBE396:
 668:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2524              		.loc 1 668 9 is_stmt 1 view .LVU769
 668:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2525              		.loc 1 668 32 is_stmt 0 view .LVU770
 2526 0120 6368     		ldr	r3, [r4, #4]
 668:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2527              		.loc 1 668 52 view .LVU771
 2528 0122 1433     		adds	r3, r3, #20
 2529 0124 6360     		str	r3, [r4, #4]
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2530              		.loc 1 671 9 is_stmt 1 view .LVU772
 2531              	.LVL150:
 2532              	.L190:
 671:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2533              		.loc 1 671 16 is_stmt 0 view .LVU773
 2534 0126 0020     		movs	r0, #0
 2535 0128 A4E7     		b	.L183
 2536              	.LVL151:
 2537              	.L185:
 682:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 2538              		.loc 1 682 5 is_stmt 1 view .LVU774
 682:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     { // alow reset of network (see function `LL_ATON_RT_Reset_Network()`)
 2539              		.loc 1 682 8 is_stmt 0 view .LVU775
 2540 012a 002E     		cmp	r6, #0
 2541 012c FBD1     		bne	.L190
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2542              		.loc 1 688 5 is_stmt 1 view .LVU776
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2543              		.loc 1 688 33 is_stmt 0 view .LVU777
 2544 012e 94F82030 		ldrb	r3, [r4, #32]	@ zero_extendqisi2
 688:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2545              		.loc 1 688 8 view .LVU778
 2546 0132 002B     		cmp	r3, #0
 2547 0134 69D1     		bne	.L193
 690:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2548              		.loc 1 690 7 is_stmt 1 view .LVU779
 690:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2549              		.loc 1 690 59 is_stmt 0 view .LVU780
 2550 0136 0123     		movs	r3, #1
 2551 0138 84F82030 		strb	r3, [r4, #32]
 692:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2552              		.loc 1 692 7 is_stmt 1 view .LVU781
 692:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2553              		.loc 1 692 63 is_stmt 0 view .LVU782
 2554 013c 6568     		ldr	r5, [r4, #4]
 2555              	.LVL152:
ARM GAS  /tmp/ccEgqfC7.s 			page 158


 2556              	.LBB397:
 2557              	.LBI378:
  94:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                                     NN_Instance_TypeDef *nn_instance)
 2558              		.loc 1 94 20 is_stmt 1 view .LVU783
 2559              	.LBB395:
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2560              		.loc 1 97 3 view .LVU784
 2561 013e E368     		ldr	r3, [r4, #12]
 2562 0140 1BB1     		cbz	r3, .L194
  97:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2563              		.loc 1 97 3 is_stmt 0 discriminator 1 view .LVU785
 2564 0142 6121     		movs	r1, #97
 2565 0144 4B4B     		ldr	r3, .L247+56
 2566 0146 4C4A     		ldr	r2, .L247+60
 2567 0148 61E7     		b	.L244
 2568              	.L194:
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2569              		.loc 1 99 3 is_stmt 1 view .LVU786
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2570              		.loc 1 99 30 is_stmt 0 view .LVU787
 2571 014a E36A     		ldr	r3, [r4, #44]
  99:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance,
 2572              		.loc 1 99 6 view .LVU788
 2573 014c 1BB1     		cbz	r3, .L195
 100:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2574              		.loc 1 100 5 is_stmt 1 view .LVU789
 2575 014e 2A46     		mov	r2, r5
 2576 0150 2146     		mov	r1, r4
 2577 0152 3046     		mov	r0, r6
 2578 0154 9847     		blx	r3
 2579              	.LVL153:
 2580              	.L195:
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2581              		.loc 1 103 3 view .LVU790
 2582              	.LBB383:
 2583              	.LBI383:
 427:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2584              		.loc 2 427 22 view .LVU791
 2585              	.LBB384:
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2586              		.loc 2 429 5 view .LVU792
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2587              		.loc 2 429 16 is_stmt 0 view .LVU793
 2588 0156 2B8A     		ldrh	r3, [r5, #16]
 2589              	.LVL154:
 429:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2590              		.loc 2 429 16 view .LVU794
 2591              	.LBE384:
 2592              	.LBE383:
 103:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2593              		.loc 1 103 6 discriminator 1 view .LVU795
 2594 0158 D807     		lsls	r0, r3, #31
 2595 015a 05D5     		bpl	.L196
 105:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2596              		.loc 1 105 5 is_stmt 1 view .LVU796
 2597              	.LVL155:
 2598              	.LBB385:
ARM GAS  /tmp/ccEgqfC7.s 			page 159


 2599              	.LBI385:
  73:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 2600              		.loc 3 73 22 view .LVU797
 2601              	.LBB386:
  75:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 2602              		.loc 3 75 5 view .LVU798
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2603              		.loc 3 77 5 view .LVU799
 2604 015c E269     		ldr	r2, [r4, #28]
 2605 015e 1AB1     		cbz	r2, .L196
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2606              		.loc 3 77 5 is_stmt 0 discriminator 1 view .LVU800
 2607 0160 4D21     		movs	r1, #77
 2608 0162 464B     		ldr	r3, .L247+64
 2609 0164 464A     		ldr	r2, .L247+68
 2610 0166 B5E7     		b	.L246
 2611              	.LVL156:
 2612              	.L196:
  77:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****                    0x0); // with the removal of parallel SW/HW epochs execution all triggered event
 2613              		.loc 3 77 5 discriminator 1 view .LVU801
 2614              	.LBE386:
 2615              	.LBE385:
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 2616              		.loc 1 109 3 is_stmt 1 view .LVU802
 109:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       EpochBlock_IsEpochHybrid(eb)) // epoch blobs are flagged as pure HW, so checking for epoch bl
 2617              		.loc 1 109 36 is_stmt 0 discriminator 1 view .LVU803
 2618 0168 13F0500F 		tst	r3, #80
 2619 016c 15D0     		beq	.L197
 112:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2620              		.loc 1 112 5 is_stmt 1 view .LVU804
 2621              	.LVL157:
 2622              	.LBB387:
 2623              	.LBI380:
  37:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   {
 2624              		.loc 3 37 22 view .LVU805
 2625              	.LBB382:
  39:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
 2626              		.loc 3 39 5 view .LVU806
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2627              		.loc 3 40 5 view .LVU807
 2628 016e 394A     		ldr	r2, .L247+24
 2629 0170 1168     		ldr	r1, [r2]
 2630 0172 8C42     		cmp	r4, r1
 2631 0174 03D1     		bne	.L198
  40:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2632              		.loc 3 40 5 is_stmt 0 discriminator 1 view .LVU808
 2633 0176 2821     		movs	r1, #40
 2634 0178 424B     		ldr	r3, .L247+72
 2635 017a 434A     		ldr	r2, .L247+76
 2636 017c AAE7     		b	.L246
 2637              	.L198:
  42:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2638              		.loc 3 42 29 is_stmt 1 view .LVU809
  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2639              		.loc 3 44 5 view .LVU810
 2640 017e 1168     		ldr	r1, [r2]
 2641 0180 19B1     		cbz	r1, .L199
ARM GAS  /tmp/ccEgqfC7.s 			page 160


  44:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** 
 2642              		.loc 3 44 5 is_stmt 0 discriminator 1 view .LVU811
 2643 0182 2C21     		movs	r1, #44
 2644 0184 414B     		ldr	r3, .L247+80
 2645 0186 404A     		ldr	r2, .L247+76
 2646 0188 A4E7     		b	.L246
 2647              	.L199:
  47:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****     LL_ATON_ASSERT(__ll_current_wait_mask == 0);
 2648              		.loc 3 47 5 is_stmt 1 view .LVU812
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2649              		.loc 3 48 5 view .LVU813
 2650 018a 4149     		ldr	r1, .L247+84
 2651 018c 0968     		ldr	r1, [r1]
 2652 018e 19B1     		cbz	r1, .L200
  48:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h **** #endif // NDEBUG
 2653              		.loc 3 48 5 is_stmt 0 discriminator 1 view .LVU814
 2654 0190 3021     		movs	r1, #48
 2655 0192 404B     		ldr	r3, .L247+88
 2656 0194 3C4A     		ldr	r2, .L247+76
 2657 0196 9DE7     		b	.L246
 2658              	.L200:
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2659              		.loc 3 51 5 is_stmt 1 view .LVU815
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2660              		.loc 3 51 32 is_stmt 0 view .LVU816
 2661 0198 1460     		str	r4, [r2]
 2662              	.LVL158:
 2663              	.L197:
  51:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.h ****   }
 2664              		.loc 3 51 32 view .LVU817
 2665              	.LBE382:
 2666              	.LBE387:
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 2667              		.loc 1 115 3 is_stmt 1 view .LVU818
 115:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 2668              		.loc 1 115 6 is_stmt 0 discriminator 1 view .LVU819
 2669 019a 5907     		lsls	r1, r3, #29
 2670 019c 1CD4     		bmi	.L201
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2671              		.loc 1 118 5 is_stmt 1 view .LVU820
 118:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2672              		.loc 1 118 38 is_stmt 0 discriminator 1 view .LVU821
 2673 019e 13F0900F 		tst	r3, #144
 2674 01a2 0AD0     		beq	.L202
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 2675              		.loc 1 120 7 is_stmt 1 view .LVU822
 2676 01a4 2B4B     		ldr	r3, .L247+24
 2677 01a6 1B68     		ldr	r3, [r3]
 2678 01a8 9C42     		cmp	r4, r3
 2679 01aa 03D0     		beq	.L203
 120:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_SetWaitMask(eb->wait_mask);
 2680              		.loc 1 120 7 is_stmt 0 discriminator 1 view .LVU823
 2681 01ac 7821     		movs	r1, #120
 2682 01ae 2A4B     		ldr	r3, .L247+28
 2683 01b0 314A     		ldr	r2, .L247+60
 2684 01b2 2CE7     		b	.L244
 2685              	.L203:
ARM GAS  /tmp/ccEgqfC7.s 			page 161


 121:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2686              		.loc 1 121 7 is_stmt 1 view .LVU824
 2687 01b4 E868     		ldr	r0, [r5, #12]
 2688              	.L243:
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 2689              		.loc 1 129 5 is_stmt 0 view .LVU825
 2690 01b6 FFF7FEFF 		bl	__LL_ATON_RT_SetWaitMask
 2691              	.LVL159:
 2692              	.L202:
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2693              		.loc 1 142 3 is_stmt 1 view .LVU826
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2694              		.loc 1 142 9 is_stmt 0 view .LVU827
 2695 01ba 2B68     		ldr	r3, [r5]
 142:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2696              		.loc 1 142 6 view .LVU828
 2697 01bc 0BB1     		cbz	r3, .L204
 155:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif
 2698              		.loc 1 155 5 is_stmt 1 view .LVU829
 2699 01be 2846     		mov	r0, r5
 2700 01c0 9847     		blx	r3
 2701              	.LVL160:
 2702              	.L204:
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2703              		.loc 1 159 3 view .LVU830
 2704              	.LBB388:
 2705              	.LBI388:
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2706              		.loc 2 437 22 view .LVU831
 2707              	.LBB389:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2708              		.loc 2 439 5 view .LVU832
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2709              		.loc 2 439 5 is_stmt 0 view .LVU833
 2710              	.LBE389:
 2711              	.LBE388:
 159:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2712              		.loc 1 159 6 discriminator 1 view .LVU834
 2713 01c2 2B8A     		ldrh	r3, [r5, #16]
 2714 01c4 5A07     		lsls	r2, r3, #29
 2715 01c6 1AD5     		bpl	.L205
 2716              	.LBB390:
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2717              		.loc 1 163 5 is_stmt 1 view .LVU835
 163:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2718              		.loc 1 163 21 is_stmt 0 view .LVU836
 2719 01c8 2846     		mov	r0, r5
 2720 01ca FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2721              	.LVL161:
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2722              		.loc 1 164 5 is_stmt 1 view .LVU837
 2723 01ce 30B1     		cbz	r0, .L206
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2724              		.loc 1 164 5 is_stmt 0 discriminator 1 view .LVU838
 2725 01d0 A421     		movs	r1, #164
 2726 01d2 314B     		ldr	r3, .L247+92
 2727 01d4 284A     		ldr	r2, .L247+60
ARM GAS  /tmp/ccEgqfC7.s 			page 162


 2728 01d6 1AE7     		b	.L244
 2729              	.LVL162:
 2730              	.L201:
 164:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2731              		.loc 1 164 5 discriminator 1 view .LVU839
 2732              	.LBE390:
 129:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else // !ATON_EPOCHCTRL_NUM || LL_ATON_RT_POLLING
 2733              		.loc 1 129 5 is_stmt 1 view .LVU840
 2734 01d8 40F2FF30 		movw	r0, #1023
 2735 01dc EBE7     		b	.L243
 2736              	.LVL163:
 2737              	.L206:
 2738              	.LBB394:
 166:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.stepmode = 0;
 2739              		.loc 1 166 5 view .LVU841
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2740              		.loc 1 167 5 view .LVU842
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2741              		.loc 1 167 19 is_stmt 0 view .LVU843
 2742 01de 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2743              		.loc 1 168 19 discriminator 1 view .LVU844
 2744 01e2 AB68     		ldr	r3, [r5, #8]
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2745              		.loc 1 167 19 view .LVU845
 2746 01e4 60F30002 		bfi	r2, r0, #0, #1
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2747              		.loc 1 170 5 view .LVU846
 2748 01e8 6946     		mov	r1, sp
 167:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
 2749              		.loc 1 167 19 view .LVU847
 2750 01ea 8DF80420 		strb	r2, [sp, #4]
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2751              		.loc 1 168 5 is_stmt 1 view .LVU848
 2752              	.LVL164:
 2753              	.LBB391:
 2754              	.LBI391:
 472:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h **** 
 473:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   static inline uintptr_t EpochBlock_EpochBlobAddr(const EpochBlock_ItemTypeDef *eb)
 2755              		.loc 2 473 27 view .LVU849
 2756              	.LBB392:
 474:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 475:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
 2757              		.loc 2 475 5 view .LVU850
 476:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****     return eb->blob_address;
 2758              		.loc 2 476 5 view .LVU851
 2759              		.loc 2 476 5 is_stmt 0 view .LVU852
 2760              	.LBE392:
 2761              	.LBE391:
 168:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2762              		.loc 1 168 19 discriminator 1 view .LVU853
 2763 01ee 0093     		str	r3, [sp]
 170:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2764              		.loc 1 170 5 is_stmt 1 view .LVU854
 2765 01f0 FFF7FEFF 		bl	LL_EpochCtrl_Init
 2766              	.LVL165:
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
ARM GAS  /tmp/ccEgqfC7.s 			page 163


 2767              		.loc 1 173 5 view .LVU855
 2768              	.LBB393:
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2769              		.loc 1 173 5 view .LVU856
 2770 01f4 294A     		ldr	r2, .L247+96
 2771 01f6 1368     		ldr	r3, [r2]
 2772              	.LVL166:
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2773              		.loc 1 173 5 view .LVU857
 2774 01f8 43F00103 		orr	r3, r3, #1
 2775              	.LVL167:
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2776              		.loc 1 173 5 view .LVU858
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2777              		.loc 1 173 5 view .LVU859
 2778 01fc 1360     		str	r3, [r2]
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2779              		.loc 1 173 5 view .LVU860
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2780              		.loc 1 173 5 view .LVU861
 2781              	.LBE393:
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2782              		.loc 1 173 5 view .LVU862
 2783              	.LVL168:
 2784              	.L205:
 173:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 2785              		.loc 1 173 5 is_stmt 0 view .LVU863
 2786              	.LBE394:
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2787              		.loc 1 179 3 is_stmt 1 view .LVU864
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2788              		.loc 1 179 30 is_stmt 0 view .LVU865
 2789 01fe E36A     		ldr	r3, [r4, #44]
 179:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance
 2790              		.loc 1 179 6 view .LVU866
 2791 0200 1BB1     		cbz	r3, .L193
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2792              		.loc 1 180 5 is_stmt 1 view .LVU867
 2793 0202 2A46     		mov	r2, r5
 2794 0204 2146     		mov	r1, r4
 2795 0206 0120     		movs	r0, #1
 2796 0208 9847     		blx	r3
 2797              	.LVL169:
 2798              	.L193:
 180:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 2799              		.loc 1 180 5 is_stmt 0 view .LVU868
 2800              	.LBE395:
 2801              	.LBE397:
 696:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2802              		.loc 1 696 5 is_stmt 1 view .LVU869
 696:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2803              		.loc 1 696 57 is_stmt 0 view .LVU870
 2804 020a 6068     		ldr	r0, [r4, #4]
 2805              	.LVL170:
 2806              	.LBB398:
 2807              	.LBI398:
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
ARM GAS  /tmp/ccEgqfC7.s 			page 164


 2808              		.loc 1 287 24 is_stmt 1 view .LVU871
 2809              	.LBB399:
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2810              		.loc 1 289 3 view .LVU872
 2811              	.LBB400:
 2812              	.LBI400:
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2813              		.loc 2 437 22 view .LVU873
 2814              	.LBB401:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2815              		.loc 2 439 5 view .LVU874
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2816              		.loc 2 439 5 is_stmt 0 view .LVU875
 2817              	.LBE401:
 2818              	.LBE400:
 289:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 2819              		.loc 1 289 6 discriminator 1 view .LVU876
 2820 020c 038A     		ldrh	r3, [r0, #16]
 2821 020e 5B07     		lsls	r3, r3, #29
 2822 0210 0FD5     		bpl	.L208
 2823              	.LVL171:
 2824              	.LBB402:
 2825              	.LBI402:
 287:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2826              		.loc 1 287 24 is_stmt 1 view .LVU877
 2827              	.LBB403:
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2828              		.loc 1 292 5 view .LVU878
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2829              		.loc 1 292 18 is_stmt 0 view .LVU879
 2830 0212 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 2831              	.LVL172:
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2832              		.loc 1 292 15 discriminator 1 view .LVU880
 2833 0216 0123     		movs	r3, #1
 2834 0218 03FA00F0 		lsl	r0, r3, r0
 2835              	.LVL173:
 2836              	.L209:
 292:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 2837              		.loc 1 292 15 discriminator 1 view .LVU881
 2838              	.LBE403:
 2839              	.LBE402:
 2840              	.LBE399:
 2841              	.LBE398:
 696:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2842              		.loc 1 696 8 discriminator 1 view .LVU882
 2843 021c 0028     		cmp	r0, #0
 2844 021e 7FF428AF 		bne	.L210
 699:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2845              		.loc 1 699 7 is_stmt 1 view .LVU883
 699:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2846              		.loc 1 699 61 is_stmt 0 view .LVU884
 2847 0222 6068     		ldr	r0, [r4, #4]
 699:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       this_run_executed_end_epoch = true; // has no effect (just for cosmetics)
 2848              		.loc 1 699 7 view .LVU885
 2849 0224 2146     		mov	r1, r4
 2850 0226 FFF7FEFF 		bl	__LL_ATON_RT_ExecEndEpochBlock
ARM GAS  /tmp/ccEgqfC7.s 			page 165


 2851              	.LVL174:
 700:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2852              		.loc 1 700 7 is_stmt 1 view .LVU886
 703:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 2853              		.loc 1 703 7 view .LVU887
 2854 022a 2046     		mov	r0, r4
 2855 022c FFF7FEFF 		bl	__LL_ATON_RT_DetermineNextEpochBlock
 2856              	.LVL175:
 706:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2857              		.loc 1 706 7 view .LVU888
 706:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 2858              		.loc 1 706 14 is_stmt 0 view .LVU889
 2859 0230 79E7     		b	.L190
 2860              	.LVL176:
 2861              	.L208:
 2862              	.LBB405:
 2863              	.LBB404:
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2864              		.loc 1 296 5 is_stmt 1 view .LVU890
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2865              		.loc 1 296 14 is_stmt 0 view .LVU891
 2866 0232 C068     		ldr	r0, [r0, #12]
 2867              	.LVL177:
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2868              		.loc 1 296 14 view .LVU892
 2869 0234 F2E7     		b	.L209
 2870              	.LVL178:
 2871              	.L212:
 296:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           // wait for
 2872              		.loc 1 296 14 view .LVU893
 2873              	.LBE404:
 2874              	.LBE405:
 676:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 2875              		.loc 1 676 16 view .LVU894
 2876 0236 0220     		movs	r0, #2
 2877 0238 1CE7     		b	.L183
 2878              	.L248:
 2879 023a 00BF     		.align	2
 2880              	.L247:
 2881 023c 00000000 		.word	.LC10
 2882 0240 00000000 		.word	__func__.12
 2883 0244 09000000 		.word	.LC7
 2884 0248 00000000 		.word	.LC29
 2885 024c 3B000000 		.word	.LC30
 2886 0250 35000000 		.word	.LC28
 2887 0254 00000000 		.word	__ll_current_aton_ip_owner
 2888 0258 9D000000 		.word	.LC31
 2889 025c 00E100E0 		.word	-536813312
 2890 0260 00000000 		.word	.LC3
 2891 0264 00000000 		.word	__func__.11
 2892 0268 2C000000 		.word	.LC1
 2893 026c C7000000 		.word	.LC32
 2894 0270 63010000 		.word	.LC33
 2895 0274 AF010000 		.word	.LC34
 2896 0278 00000000 		.word	__func__.10
 2897 027c 1B000000 		.word	.LC11
 2898 0280 00000000 		.word	__func__.9
ARM GAS  /tmp/ccEgqfC7.s 			page 166


 2899 0284 E7010000 		.word	.LC35
 2900 0288 00000000 		.word	__func__.8
 2901 028c 0F020000 		.word	.LC36
 2902 0290 00000000 		.word	__ll_current_wait_mask
 2903 0294 59000000 		.word	.LC2
 2904 0298 00000000 		.word	.LC6
 2905 029c 00E00F58 		.word	1477435392
 2906              	.LBE407:
 2907              		.cfi_endproc
 2908              	.LFE4869:
 2910              		.section	.rodata.NPU0_IRQHandler.str1.1,"aMS",%progbits,1
 2911              	.LC37:
 2912 0000 5F5F6C6C 		.ascii	"__ll_current_aton_ip_owner->exec_state.current_epoc"
 2912      5F637572 
 2912      72656E74 
 2912      5F61746F 
 2912      6E5F6970 
 2913 0033 685F626C 		.ascii	"h_block != ((void *)0)\000"
 2913      6F636B20 
 2913      213D2028 
 2913      28766F69 
 2913      64202A29 
 2914              		.section	.text.NPU0_IRQHandler,"ax",%progbits
 2915              		.align	1
 2916              		.global	NPU0_IRQHandler
 2917              		.syntax unified
 2918              		.thumb
 2919              		.thumb_func
 2921              	NPU0_IRQHandler:
 2922              	.LFB4873:
 864:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 865:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 866:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 867:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint64_t irqs)
 868:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 869:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlock(uint32_t irqs)
 870:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 871:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 872:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   int32_t i;
 873:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 874:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** AND-mask interrupts MUST be handled here **/
 875:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Deal with Streaming Engine interrupts */
 876:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 877:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t wait_irqs;
 878:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 879:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t wait_irqs;
 880:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 881:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 882:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Beyond code assumes that stream engine interrupts are assigned in the order of their engine nu
 883:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * consecutive bits within the `INTREG` register (and within all other interrupt controller regis
 884:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * status/mask/clear)! */
 885:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   irqs >>= ATON_STRENG_INT(0);
 886:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   wait_irqs =
 887:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 888:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __ll_current_aton_ip_owner->exec_state.current_epoch_block
 889:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 890:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           (Note: we might be running in a hybrid function which uses DMAs in parall
ARM GAS  /tmp/ccEgqfC7.s 			page 167


 891:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                           ATON execution and we must not clear the IRQs of this "normal" ATON execu
 892:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (wait_irqs)
 893:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 894:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 896:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 897:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       /* Handle event interrupts */
 898:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       if ((wait_irqs >> i) & 1)
 899:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 900:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****            `if (wait_irqs & ATON_STRENG_INT_MASK(i, 0, 0))`
 901:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****          */
 902:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
 903:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 904:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 905:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 906:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         /* Handle RT integration */
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         _tmp_triggered_events |= (1 << i);
 908:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 909:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 910:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 911:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 912:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 913:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 914:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 915:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
 916:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint64_t irqs)
 917:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 918:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** static inline void __LL_ATON_RT_IrqEpochBlob(uint32_t irqs)
 919:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 920:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epo
 922:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 923:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 924:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 925:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Acknowledge interrupts in active epoch controller unit - could be more fine grain */
 926:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
 927:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 928:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 929:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /* Handle RT integration */
 930:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
 931:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 932:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 933:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 934:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 935:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // ATON_EPOCHCTRL_NUM
 936:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 937:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 938:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** /* ATON ISR
 939:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****  * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
 940:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** void ATON_STD_IRQHandler(void)
 941:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** {
 2923              		.loc 1 941 1 is_stmt 1 view -0
 2924              		.cfi_startproc
 2925              		@ args = 0, pretend = 0, frame = 0
 2926              		@ frame_needed = 0, uses_anonymous_args = 0
 942:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Figure out which interrupt(s) fired **/
 943:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
ARM GAS  /tmp/ccEgqfC7.s 			page 168


 944:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
 945:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
 946:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint64_t irqs = irqs_l | (irqs_h << 32);
 947:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
 948:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
 2927              		.loc 1 948 3 view .LVU896
 941:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /** Figure out which interrupt(s) fired **/
 2928              		.loc 1 941 1 is_stmt 0 view .LVU897
 2929 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2930              		.cfi_def_cfa_offset 24
 2931              		.cfi_offset 3, -24
 2932              		.cfi_offset 4, -20
 2933              		.cfi_offset 5, -16
 2934              		.cfi_offset 6, -12
 2935              		.cfi_offset 7, -8
 2936              		.cfi_offset 14, -4
 2937              		.loc 1 948 12 view .LVU898
 2938 0002 394B     		ldr	r3, .L273
 949:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 950:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 951:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 952:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (__ll_current_aton_ip_owner != NULL)
 2939              		.loc 1 952 34 view .LVU899
 2940 0004 394C     		ldr	r4, .L273+4
 948:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 2941              		.loc 1 948 12 view .LVU900
 2942 0006 9D68     		ldr	r5, [r3, #8]
 2943              	.LVL179:
 2944              		.loc 1 952 3 is_stmt 1 view .LVU901
 2945              		.loc 1 952 34 is_stmt 0 view .LVU902
 2946 0008 2368     		ldr	r3, [r4]
 2947              		.loc 1 952 6 view .LVU903
 2948 000a 43B3     		cbz	r3, .L250
 953:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 954:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
 2949              		.loc 1 954 5 is_stmt 1 view .LVU904
 2950 000c 2368     		ldr	r3, [r4]
 2951 000e 5B68     		ldr	r3, [r3, #4]
 2952 0010 33B9     		cbnz	r3, .L251
 2953              		.loc 1 954 5 is_stmt 0 discriminator 1 view .LVU905
 2954 0012 40F2BA31 		movw	r1, #954
 2955 0016 364B     		ldr	r3, .L273+8
 2956 0018 364A     		ldr	r2, .L273+12
 2957              	.L272:
 2958              	.LBB424:
 955:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 956:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     /** OR-mask interrupts MUST be handled first **/
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 959:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 960:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 961:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine com
 962:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 963:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     else // epoch blob handling based on epoch controller
 964:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 965:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 966:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current
ARM GAS  /tmp/ccEgqfC7.s 			page 169


 967:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 2959              		.loc 1 967 7 discriminator 1 view .LVU906
 2960 001a 3748     		ldr	r0, .L273+16
 2961 001c FFF7FEFF 		bl	__assert_func
 2962              	.LVL180:
 2963              	.L251:
 2964              	.LBE424:
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 2965              		.loc 1 957 5 is_stmt 1 view .LVU907
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 2966              		.loc 1 957 59 is_stmt 0 view .LVU908
 2967 0020 2368     		ldr	r3, [r4]
 958:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 2968              		.loc 1 958 37 view .LVU909
 2969 0022 5B68     		ldr	r3, [r3, #4]
 2970              	.LVL181:
 2971              	.LBB425:
 2972              	.LBI425:
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 2973              		.loc 2 437 22 is_stmt 1 view .LVU910
 2974              	.LBB426:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2975              		.loc 2 439 5 view .LVU911
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 2976              		.loc 2 439 5 is_stmt 0 view .LVU912
 2977              	.LBE426:
 2978              	.LBE425:
 957:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     .current_epoch_block)) // standard epoch block handling based o
 2979              		.loc 1 957 8 discriminator 1 view .LVU913
 2980 0024 1B8A     		ldrh	r3, [r3, #16]
 2981 0026 5B07     		lsls	r3, r3, #29
 2982 0028 0CD4     		bmi	.L252
 960:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0)); /* exclude all streaming engine com
 2983              		.loc 1 960 7 is_stmt 1 view .LVU914
 2984 002a 25F47F70 		bic	r0, r5, #1020
 2985 002e 20F00300 		bic	r0, r0, #3
 2986              	.L271:
 968:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 969:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       // epoch blob handling based on epoch controller interrupt
 970:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       __LL_ATON_RT_IrqErr(
 971:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 972:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****                                     ecId)); /* exclude epoch controller interrupt for active epoch 
 973:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else                                       // !ATON_EPOCHCTRL_NUM
 974:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(false); // may never happen
 975:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif                                      // !ATON_EPOCHCTRL_NUM
 976:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     }
 977:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 978:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else // `__ll_current_aton_ip_owner == NULL`
 979:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 980:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
 2987              		.loc 1 980 5 is_stmt 0 view .LVU915
 2988 0032 FFF7FEFF 		bl	__LL_ATON_RT_IrqErr
 2989              	.LVL182:
 981:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 982:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
 983:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
 984:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
ARM GAS  /tmp/ccEgqfC7.s 			page 170


 985:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 986:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
 987:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
 2990              		.loc 1 987 3 is_stmt 1 view .LVU916
 2991 0036 2368     		ldr	r3, [r4]
 2992 0038 9BB9     		cbnz	r3, .L255
 2993              		.loc 1 987 3 is_stmt 0 discriminator 1 view .LVU917
 2994 003a 40F2DB31 		movw	r1, #987
 2995 003e 2F4B     		ldr	r3, .L273+20
 2996 0040 2C4A     		ldr	r2, .L273+12
 2997 0042 EAE7     		b	.L272
 2998              	.L252:
 2999              	.LBB427:
 966:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3000              		.loc 1 966 7 is_stmt 1 view .LVU918
 966:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3001              		.loc 1 966 80 is_stmt 0 view .LVU919
 3002 0044 2368     		ldr	r3, [r4]
 966:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3003              		.loc 1 966 92 view .LVU920
 3004 0046 5868     		ldr	r0, [r3, #4]
 966:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3005              		.loc 1 966 23 view .LVU921
 3006 0048 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 3007              	.LVL183:
 967:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3008              		.loc 1 967 7 is_stmt 1 view .LVU922
 3009 004c 20B1     		cbz	r0, .L254
 967:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3010              		.loc 1 967 7 is_stmt 0 discriminator 1 view .LVU923
 3011 004e 40F2C731 		movw	r1, #967
 3012 0052 2B4B     		ldr	r3, .L273+24
 3013 0054 274A     		ldr	r2, .L273+12
 3014 0056 E0E7     		b	.L272
 3015              	.L254:
 970:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3016              		.loc 1 970 7 is_stmt 1 view .LVU924
 3017 0058 25F08050 		bic	r0, r5, #268435456
 3018              	.LVL184:
 970:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3019              		.loc 1 970 7 is_stmt 0 view .LVU925
 3020 005c E9E7     		b	.L271
 3021              	.LVL185:
 3022              	.L250:
 970:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           irqs & ~ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK,
 3023              		.loc 1 970 7 view .LVU926
 3024              	.LBE427:
 980:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3025              		.loc 1 980 5 is_stmt 1 view .LVU927
 3026 005e 2846     		mov	r0, r5
 3027 0060 E7E7     		b	.L271
 3028              	.L255:
 988:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 989:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
 3029              		.loc 1 989 3 view .LVU928
 3030              		.loc 1 989 57 is_stmt 0 view .LVU929
 3031 0062 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccEgqfC7.s 			page 171


 3032              		.loc 1 989 69 view .LVU930
 3033 0064 5B68     		ldr	r3, [r3, #4]
 3034              	.LVL186:
 3035              	.LBB428:
 3036              	.LBI428:
 437:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   {
 3037              		.loc 2 437 22 is_stmt 1 view .LVU931
 3038              	.LBB429:
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 3039              		.loc 2 439 5 view .LVU932
 439:Lib/AI_Runtime/Npu/ll_aton/ll_aton_NN_interface.h ****   }
 3040              		.loc 2 439 5 is_stmt 0 view .LVU933
 3041              	.LBE429:
 3042              	.LBE428:
 3043              		.loc 1 989 6 discriminator 1 view .LVU934
 3044 0066 1B8A     		ldrh	r3, [r3, #16]
 3045 0068 13F00403 		ands	r3, r3, #4
 3046 006c 26D1     		bne	.L256
 990:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // standard epoch block handling based on streaming engines
 991:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlock(irqs);
 3047              		.loc 1 991 5 is_stmt 1 view .LVU935
 3048              	.LVL187:
 3049              	.LBB430:
 3050              	.LBI430:
 869:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 3051              		.loc 1 869 20 view .LVU936
 3052              	.LBB431:
 872:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3053              		.loc 1 872 3 view .LVU937
 879:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 3054              		.loc 1 879 3 view .LVU938
 885:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   wait_irqs =
 3055              		.loc 1 885 3 view .LVU939
 886:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 3056              		.loc 1 886 3 view .LVU940
 888:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 3057              		.loc 1 888 33 is_stmt 0 view .LVU941
 3058 006e 2268     		ldr	r2, [r4]
 888:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****           ->wait_mask; /* treat only IRQs we are currently waiting for
 3059              		.loc 1 888 45 view .LVU942
 3060 0070 5268     		ldr	r2, [r2, #4]
 886:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       irqs &
 3061              		.loc 1 886 13 view .LVU943
 3062 0072 D268     		ldr	r2, [r2, #12]
 3063              	.LVL188:
 892:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3064              		.loc 1 892 3 is_stmt 1 view .LVU944
 892:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3065              		.loc 1 892 6 is_stmt 0 view .LVU945
 3066 0074 2A40     		ands	r2, r5, r2
 3067              	.LVL189:
 892:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3068              		.loc 1 892 6 view .LVU946
 3069 0076 17D0     		beq	.L257
 3070              	.LBB432:
 894:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3071              		.loc 1 894 5 is_stmt 1 view .LVU947
ARM GAS  /tmp/ccEgqfC7.s 			page 172


 3072              	.LBB433:
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3073              		.loc 1 907 37 is_stmt 0 view .LVU948
 3074 0078 4FF0010C 		mov	ip, #1
 3075 007c 0A20     		movs	r0, #10
 3076              	.LBE433:
 894:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3077              		.loc 1 894 64 view .LVU949
 3078 007e 2168     		ldr	r1, [r4]
 3079              	.LBB434:
 902:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3080              		.loc 1 902 31 view .LVU950
 3081 0080 204E     		ldr	r6, .L273+28
 3082              	.LBE434:
 894:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     for (i = 0; i < ATON_STRENG_NUM; i++)
 3083              		.loc 1 894 14 view .LVU951
 3084 0082 C969     		ldr	r1, [r1, #28]
 3085              	.LVL190:
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3086              		.loc 1 895 5 is_stmt 1 view .LVU952
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3087              		.loc 1 895 19 discriminator 1 view .LVU953
 3088              	.L259:
 898:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3089              		.loc 1 898 7 view .LVU954
 898:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3090              		.loc 1 898 22 is_stmt 0 view .LVU955
 3091 0084 22FA03F7 		lsr	r7, r2, r3
 898:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       { /* more future-proofed but less efficient alternative:
 3092              		.loc 1 898 10 view .LVU956
 3093 0088 FF07     		lsls	r7, r7, #31
 3094 008a 07D5     		bpl	.L258
 3095              	.LBB435:
 902:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3096              		.loc 1 902 9 is_stmt 1 view .LVU957
 902:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3097              		.loc 1 902 31 is_stmt 0 view .LVU958
 3098 008c 1F03     		lsls	r7, r3, #12
 902:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****         ATON_STRENG_IRQ_SET(
 3099              		.loc 1 902 18 view .LVU959
 3100 008e 57F806E0 		ldr	lr, [r7, r6]
 3101              	.LVL191:
 903:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3102              		.loc 1 903 9 is_stmt 1 view .LVU960
 903:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3103              		.loc 1 903 9 view .LVU961
 3104 0092 47F806E0 		str	lr, [r7, r6]
 903:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****             i, strengIrqs); /* Acknowledge ATON interrupt source (i.e. stream engine #i) - could be
 3105              		.loc 1 903 9 view .LVU962
 904:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3106              		.loc 1 904 27 view .LVU963
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3107              		.loc 1 907 9 view .LVU964
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3108              		.loc 1 907 37 is_stmt 0 view .LVU965
 3109 0096 0CFA03F7 		lsl	r7, ip, r3
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
ARM GAS  /tmp/ccEgqfC7.s 			page 173


 3110              		.loc 1 907 31 view .LVU966
 3111 009a 3943     		orrs	r1, r1, r7
 3112              	.LVL192:
 3113              	.L258:
 907:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****       }
 3114              		.loc 1 907 31 view .LVU967
 3115              	.LBE435:
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3116              		.loc 1 895 39 is_stmt 1 discriminator 2 view .LVU968
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3117              		.loc 1 895 19 is_stmt 0 discriminator 1 view .LVU969
 3118 009c 0138     		subs	r0, r0, #1
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3119              		.loc 1 895 39 discriminator 2 view .LVU970
 3120 009e 03F10103 		add	r3, r3, #1
 3121              	.LVL193:
 895:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     {
 3122              		.loc 1 895 19 is_stmt 1 discriminator 1 view .LVU971
 3123 00a2 EFD1     		bne	.L259
 910:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3124              		.loc 1 910 5 view .LVU972
 910:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3125              		.loc 1 910 31 is_stmt 0 view .LVU973
 3126 00a4 2368     		ldr	r3, [r4]
 3127              	.LVL194:
 910:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3128              		.loc 1 910 61 view .LVU974
 3129 00a6 D961     		str	r1, [r3, #28]
 3130              	.LVL195:
 3131              	.L257:
 910:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3132              		.loc 1 910 61 view .LVU975
 3133              	.LBE432:
 3134              	.LBE431:
 3135              	.LBE430:
 992:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 993:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   else
 994:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   { // epoch blob handling based on epoch controller
 995:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if defined(ATON_EPOCHCTRL_NUM)
 996:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __LL_ATON_RT_IrqEpochBlob(irqs);
 997:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 998:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     LL_ATON_ASSERT(false);   // may never happen
 999:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // !ATON_EPOCHCTRL_NUM
1000:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
1001:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1002:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
1003:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DSB();
 3136              		.loc 1 1003 3 is_stmt 1 view .LVU976
 3137              	.LBB436:
 3138              	.LBI436:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3139              		.loc 5 269 27 view .LVU977
 3140              	.LBB437:
 3141              		.loc 5 271 3 view .LVU978
 3142              		.syntax unified
 3143              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3144 00a8 BFF34F8F 		dsb 0xF
ARM GAS  /tmp/ccEgqfC7.s 			page 174


 3145              	@ 0 "" 2
 3146              		.thumb
 3147              		.syntax unified
 3148              	.LBE437:
 3149              	.LBE436:
1004:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1005:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Clear all interrupts in interrupt controller.
1006:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * Note: this must be done *after* having cleared ATON interrupt sources otherwise
1007:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    * interrupts will be re-latched.
1008:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****    */
1009:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #if (ATON_INT_NR > 32)
1010:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs_l);
1011:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
1012:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  //(ATON_INT_NR <= 32)
1013:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   ATON_INTCTRL_INTCLR_SET(0, irqs);
 3150              		.loc 1 1013 3 view .LVU979
 3151              		.loc 1 1013 3 view .LVU980
 3152 00ac 0E4B     		ldr	r3, .L273
 3153 00ae 1D61     		str	r5, [r3, #16]
 3154              		.loc 1 1013 3 view .LVU981
 3155              		.loc 1 1013 35 view .LVU982
1014:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
1015:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1016:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Data Synchronization Barrier */
1017:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_DSB();
 3156              		.loc 1 1017 3 view .LVU983
 3157              	.LBB438:
 3158              	.LBI438:
 269:STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3159              		.loc 5 269 27 view .LVU984
 3160              	.LBB439:
 3161              		.loc 5 271 3 view .LVU985
 3162              		.syntax unified
 3163              	@ 271 "STM32Cube_FW_N6/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3164 00b0 BFF34F8F 		dsb 0xF
 3165              	@ 0 "" 2
 3166              		.thumb
 3167              		.syntax unified
 3168              	.LBE439:
 3169              	.LBE438:
1018:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1019:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   /* Signal event */
1020:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_OSAL_SIGNAL_EVENT();
 3170              		.loc 1 1020 3 view .LVU986
1021:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1022:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
1023:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
1024:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   return;
1025:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** }
 3171              		.loc 1 1025 1 is_stmt 0 view .LVU987
 3172 00b4 BDE8F840 		pop	{r3, r4, r5, r6, r7, lr}
 3173              		.cfi_remember_state
 3174              		.cfi_restore 14
 3175              		.cfi_restore 7
 3176              		.cfi_restore 6
 3177              		.cfi_restore 5
 3178              		.cfi_restore 4
ARM GAS  /tmp/ccEgqfC7.s 			page 175


 3179              		.cfi_restore 3
 3180              		.cfi_def_cfa_offset 0
 3181              	.LVL196:
1020:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3182              		.loc 1 1020 3 view .LVU988
 3183 00b8 FFF7FEBF 		b	aton_osal_freertos_signal_event
 3184              	.LVL197:
 3185              	.L256:
 3186              		.cfi_restore_state
 996:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #else  // !ATON_EPOCHCTRL_NUM
 3187              		.loc 1 996 5 is_stmt 1 view .LVU989
 3188              	.LBB440:
 3189              	.LBI440:
 918:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** #endif //(ATON_INT_NR <= 32)
 3190              		.loc 1 918 20 view .LVU990
 3191              	.LBB441:
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3192              		.loc 1 921 3 view .LVU991
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3193              		.loc 1 921 76 is_stmt 0 view .LVU992
 3194 00bc 2368     		ldr	r3, [r4]
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3195              		.loc 1 921 88 view .LVU993
 3196 00be 5868     		ldr	r0, [r3, #4]
 921:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
 3197              		.loc 1 921 19 view .LVU994
 3198 00c0 FFF7FEFF 		bl	EpochBlock_EpochControllerUnit
 3199              	.LVL198:
 922:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 3200              		.loc 1 922 3 is_stmt 1 view .LVU995
 3201 00c4 20B1     		cbz	r0, .L260
 922:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
 3202              		.loc 1 922 3 is_stmt 0 discriminator 1 view .LVU996
 3203 00c6 40F29A31 		movw	r1, #922
 3204 00ca 0D4B     		ldr	r3, .L273+24
 3205 00cc 0E4A     		ldr	r2, .L273+32
 3206 00ce A4E7     		b	.L272
 3207              	.L260:
 923:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3208              		.loc 1 923 3 is_stmt 1 view .LVU997
 923:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   {
 3209              		.loc 1 923 6 is_stmt 0 discriminator 8 view .LVU998
 3210 00d0 EB00     		lsls	r3, r5, #3
 3211 00d2 E9D5     		bpl	.L257
 3212              	.LBB442:
 926:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 3213              		.loc 1 926 5 is_stmt 1 view .LVU999
 926:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
 3214              		.loc 1 926 14 is_stmt 0 view .LVU1000
 3215 00d4 0D4B     		ldr	r3, .L273+36
 3216 00d6 DA68     		ldr	r2, [r3, #12]
 3217              	.LVL199:
 927:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3218              		.loc 1 927 5 is_stmt 1 view .LVU1001
 927:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3219              		.loc 1 927 5 view .LVU1002
 3220 00d8 DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/ccEgqfC7.s 			page 176


 927:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3221              		.loc 1 927 5 view .LVU1003
 927:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c **** 
 3222              		.loc 1 927 41 view .LVU1004
 930:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3223              		.loc 1 930 5 view .LVU1005
 930:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3224              		.loc 1 930 64 is_stmt 0 view .LVU1006
 3225 00da 2368     		ldr	r3, [r4]
 930:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     _tmp_triggered_events |= (1 << ecId);
 3226              		.loc 1 930 14 view .LVU1007
 3227 00dc DB69     		ldr	r3, [r3, #28]
 3228              	.LVL200:
 931:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3229              		.loc 1 931 5 is_stmt 1 view .LVU1008
 932:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3230              		.loc 1 932 31 is_stmt 0 view .LVU1009
 3231 00de 2268     		ldr	r2, [r4]
 3232              	.LVL201:
 931:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****     __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
 3233              		.loc 1 931 27 view .LVU1010
 3234 00e0 43F00103 		orr	r3, r3, #1
 3235              	.LVL202:
 932:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3236              		.loc 1 932 5 is_stmt 1 view .LVU1011
 932:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3237              		.loc 1 932 61 is_stmt 0 view .LVU1012
 3238 00e4 D361     		str	r3, [r2, #28]
 3239              	.LVL203:
 932:Lib/AI_Runtime/Npu/ll_aton/ll_aton_runtime.c ****   }
 3240              		.loc 1 932 61 view .LVU1013
 3241 00e6 DFE7     		b	.L257
 3242              	.L274:
 3243              		.align	2
 3244              	.L273:
 3245 00e8 00100E58 		.word	1477316608
 3246 00ec 00000000 		.word	__ll_current_aton_ip_owner
 3247 00f0 00000000 		.word	.LC37
 3248 00f4 00000000 		.word	__func__.2
 3249 00f8 09000000 		.word	.LC7
 3250 00fc 00000000 		.word	.LC3
 3251 0100 00000000 		.word	.LC6
 3252 0104 3C500E58 		.word	1477333052
 3253 0108 00000000 		.word	__func__.0
 3254 010c 00E00F58 		.word	1477435392
 3255              	.LBE442:
 3256              	.LBE441:
 3257              	.LBE440:
 3258              		.cfi_endproc
 3259              	.LFE4873:
 3261              		.section	.rodata.__func__.0,"a"
 3264              	__func__.0:
 3265 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqEpochBlob\000"
 3265      5F41544F 
 3265      4E5F5254 
 3265      5F497271 
 3265      45706F63 
ARM GAS  /tmp/ccEgqfC7.s 			page 177


 3266              		.section	.rodata.__func__.1,"a"
 3269              	__func__.1:
 3270 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_IrqErr\000"
 3270      5F41544F 
 3270      4E5F5254 
 3270      5F497271 
 3270      45727200 
 3271              		.section	.rodata.__func__.2,"a"
 3274              	__func__.2:
 3275 0000 4E505530 		.ascii	"NPU0_IRQHandler\000"
 3275      5F495251 
 3275      48616E64 
 3275      6C657200 
 3276              		.section	.rodata.__func__.3,"a"
 3279              	__func__.3:
 3280 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_DetermineNextEpochBlock\000"
 3280      5F41544F 
 3280      4E5F5254 
 3280      5F446574 
 3280      65726D69 
 3281              		.section	.rodata.__func__.4,"a"
 3284              	__func__.4:
 3285 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecEndEpochBlock\000"
 3285      5F41544F 
 3285      4E5F5254 
 3285      5F457865 
 3285      63456E64 
 3286              		.section	.rodata.__func__.6,"a"
 3289              	__func__.6:
 3290 0000 45706F63 		.ascii	"EpochBlock_EpochControllerUnit\000"
 3290      68426C6F 
 3290      636B5F45 
 3290      706F6368 
 3290      436F6E74 
 3291              		.section	.rodata.__func__.7,"a"
 3294              	__func__.7:
 3295 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_SetWaitMask\000"
 3295      5F41544F 
 3295      4E5F5254 
 3295      5F536574 
 3295      57616974 
 3296              		.section	.rodata.__func__.8,"a"
 3299              	__func__.8:
 3300 0000 5F5F6C6C 		.ascii	"__ll_set_aton_owner\000"
 3300      5F736574 
 3300      5F61746F 
 3300      6E5F6F77 
 3300      6E657200 
 3301              		.section	.rodata.__func__.9,"a"
 3304              	__func__.9:
 3305 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_Start_AtoNN_Epoch\000"
 3305      5F41544F 
 3305      4E5F5254 
 3305      5F537461 
 3305      72745F41 
 3306              		.section	.rodata.__func__.10,"a"
 3309              	__func__.10:
ARM GAS  /tmp/ccEgqfC7.s 			page 178


 3310 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_ExecStartEpochBlock\000"
 3310      5F41544F 
 3310      4E5F5254 
 3310      5F457865 
 3310      63537461 
 3311              		.section	.rodata.__func__.11,"a"
 3314              	__func__.11:
 3315 0000 5F5F4C4C 		.ascii	"__LL_ATON_RT_RetFromLibEpochBlockArray\000"
 3315      5F41544F 
 3315      4E5F5254 
 3315      5F526574 
 3315      46726F6D 
 3316              		.section	.rodata.__func__.12,"a"
 3319              	__func__.12:
 3320 0000 4C4C5F41 		.ascii	"LL_ATON_RT_RunEpochBlock\000"
 3320      544F4E5F 
 3320      52545F52 
 3320      756E4570 
 3320      6F636842 
 3321              		.section	.rodata.__func__.13,"a"
 3324              	__func__.13:
 3325 0000 5F5F6C6C 		.ascii	"__ll_clear_aton_owner\000"
 3325      5F636C65 
 3325      61725F61 
 3325      746F6E5F 
 3325      6F776E65 
 3326              		.section	.rodata.__func__.14,"a"
 3329              	__func__.14:
 3330 0000 4C4C5F41 		.ascii	"LL_ATON_RT_Init_Network\000"
 3330      544F4E5F 
 3330      52545F49 
 3330      6E69745F 
 3330      4E657477 
 3331              		.section	.rodata.__func__.15,"a"
 3334              	__func__.15:
 3335 0000 4C4C5F41 		.ascii	"LL_ATON_RT_SetNetworkCallback\000"
 3335      544F4E5F 
 3335      52545F53 
 3335      65744E65 
 3335      74776F72 
 3336              		.section	.rodata.__func__.16,"a"
 3339              	__func__.16:
 3340 0000 4C4C5F41 		.ascii	"LL_ATON_RT_SetEpochCallback\000"
 3340      544F4E5F 
 3340      52545F53 
 3340      65744570 
 3340      6F636843 
 3341              		.section	.bss.ll_aton_init_deinit_trace,"aw",%nobits
 3342              		.align	2
 3345              	ll_aton_init_deinit_trace:
 3346 0000 00000000 		.space	4
 3347              		.global	__ll_current_wait_mask
 3348              		.section	.bss.__ll_current_wait_mask,"aw",%nobits
 3349              		.align	2
 3352              	__ll_current_wait_mask:
 3353 0000 00000000 		.space	4
 3354              		.global	__ll_current_aton_ip_owner
ARM GAS  /tmp/ccEgqfC7.s 			page 179


 3355              		.section	.bss.__ll_current_aton_ip_owner,"aw",%nobits
 3356              		.align	2
 3359              	__ll_current_aton_ip_owner:
 3360 0000 00000000 		.space	4
 3361              		.text
 3362              	.Letext0:
 3363              		.file 6 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3364              		.file 7 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-t
 3365              		.file 8 "STM32Cube_FW_N6/Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 3366              		.file 9 "Lib/AI_Runtime/Npu/ll_aton/ll_aton.h"
 3367              		.file 10 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_rt_user_api.h"
 3368              		.file 11 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 3369              		.file 12 "Lib/AI_Runtime/Npu/ll_aton/ll_aton_osal_freertos.h"
 3370              		.file 13 "/home/tanjiajun2002/renesas/rzv/e2studio_v2025-01_fsp_v3.1.0/toolchains/gcc_arm/arm-gnu-
 3371              		.file 14 "<built-in>"
ARM GAS  /tmp/ccEgqfC7.s 			page 180


DEFINED SYMBOLS
                            *ABS*:00000000 ll_aton_runtime.c
     /tmp/ccEgqfC7.s:26     .text.__LL_ATON_RT_Init_Network:00000000 $t
     /tmp/ccEgqfC7.s:31     .text.__LL_ATON_RT_Init_Network:00000000 __LL_ATON_RT_Init_Network
     /tmp/ccEgqfC7.s:182    .text.__ll_clear_aton_owner:00000000 $t
     /tmp/ccEgqfC7.s:187    .text.__ll_clear_aton_owner:00000000 __ll_clear_aton_owner
     /tmp/ccEgqfC7.s:253    .text.__ll_clear_aton_owner:00000028 $d
     /tmp/ccEgqfC7.s:3359   .bss.__ll_current_aton_ip_owner:00000000 __ll_current_aton_ip_owner
     /tmp/ccEgqfC7.s:3324   .rodata.__func__.13:00000000 __func__.13
     /tmp/ccEgqfC7.s:3352   .bss.__ll_current_wait_mask:00000000 __ll_current_wait_mask
     /tmp/ccEgqfC7.s:266    .text.__LL_ATON_RT_SetWaitMask:00000000 $t
     /tmp/ccEgqfC7.s:271    .text.__LL_ATON_RT_SetWaitMask:00000000 __LL_ATON_RT_SetWaitMask
     /tmp/ccEgqfC7.s:331    .text.__LL_ATON_RT_SetWaitMask:00000020 $d
     /tmp/ccEgqfC7.s:3294   .rodata.__func__.7:00000000 __func__.7
     /tmp/ccEgqfC7.s:346    .text.EpochBlock_EpochControllerUnit:00000000 $t
     /tmp/ccEgqfC7.s:351    .text.EpochBlock_EpochControllerUnit:00000000 EpochBlock_EpochControllerUnit
     /tmp/ccEgqfC7.s:403    .text.EpochBlock_EpochControllerUnit:0000001c $d
     /tmp/ccEgqfC7.s:3289   .rodata.__func__.6:00000000 __func__.6
     /tmp/ccEgqfC7.s:421    .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 $t
     /tmp/ccEgqfC7.s:426    .text.__LL_ATON_RT_ExecEndEpochBlock:00000000 __LL_ATON_RT_ExecEndEpochBlock
     /tmp/ccEgqfC7.s:656    .text.__LL_ATON_RT_ExecEndEpochBlock:000000b8 $d
     /tmp/ccEgqfC7.s:3284   .rodata.__func__.4:00000000 __func__.4
     /tmp/ccEgqfC7.s:675    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 $t
     /tmp/ccEgqfC7.s:680    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000000 __LL_ATON_RT_DetermineNextEpochBlock
     /tmp/ccEgqfC7.s:836    .text.__LL_ATON_RT_DetermineNextEpochBlock:00000070 $d
     /tmp/ccEgqfC7.s:3279   .rodata.__func__.3:00000000 __func__.3
     /tmp/ccEgqfC7.s:845    .text.dump_dma_state:00000000 $t
     /tmp/ccEgqfC7.s:851    .text.dump_dma_state:00000000 dump_dma_state
     /tmp/ccEgqfC7.s:894    .text.__LL_ATON_RT_IrqErr:00000000 $t
     /tmp/ccEgqfC7.s:899    .text.__LL_ATON_RT_IrqErr:00000000 __LL_ATON_RT_IrqErr
     /tmp/ccEgqfC7.s:1091   .text.__LL_ATON_RT_IrqErr:000000c4 $d
     /tmp/ccEgqfC7.s:3269   .rodata.__func__.1:00000000 __func__.1
     /tmp/ccEgqfC7.s:1116   .text.LL_ATON_RT_SetRuntimeCallback:00000000 $t
     /tmp/ccEgqfC7.s:1122   .text.LL_ATON_RT_SetRuntimeCallback:00000000 LL_ATON_RT_SetRuntimeCallback
     /tmp/ccEgqfC7.s:1139   .text.LL_ATON_RT_SetRuntimeCallback:00000008 $d
     /tmp/ccEgqfC7.s:3345   .bss.ll_aton_init_deinit_trace:00000000 ll_aton_init_deinit_trace
     /tmp/ccEgqfC7.s:1144   .text.LL_ATON_RT_SetEpochCallback:00000000 $t
     /tmp/ccEgqfC7.s:1150   .text.LL_ATON_RT_SetEpochCallback:00000000 LL_ATON_RT_SetEpochCallback
     /tmp/ccEgqfC7.s:1185   .text.LL_ATON_RT_SetEpochCallback:00000018 $d
     /tmp/ccEgqfC7.s:3339   .rodata.__func__.16:00000000 __func__.16
     /tmp/ccEgqfC7.s:1192   .text.LL_ATON_RT_SetNetworkCallback:00000000 $t
     /tmp/ccEgqfC7.s:1198   .text.LL_ATON_RT_SetNetworkCallback:00000000 LL_ATON_RT_SetNetworkCallback
     /tmp/ccEgqfC7.s:1233   .text.LL_ATON_RT_SetNetworkCallback:00000018 $d
     /tmp/ccEgqfC7.s:3334   .rodata.__func__.15:00000000 __func__.15
     /tmp/ccEgqfC7.s:1246   .text.LL_ATON_RT_Init_Network:00000000 $t
     /tmp/ccEgqfC7.s:1252   .text.LL_ATON_RT_Init_Network:00000000 LL_ATON_RT_Init_Network
     /tmp/ccEgqfC7.s:1320   .text.LL_ATON_RT_Init_Network:00000038 $d
     /tmp/ccEgqfC7.s:3329   .rodata.__func__.14:00000000 __func__.14
     /tmp/ccEgqfC7.s:1328   .text.LL_ATON_RT_DeInit_Network:00000000 $t
     /tmp/ccEgqfC7.s:1334   .text.LL_ATON_RT_DeInit_Network:00000000 LL_ATON_RT_DeInit_Network
     /tmp/ccEgqfC7.s:1414   .text.LL_ATON_RT_DeInit_Network:00000038 $d
     /tmp/ccEgqfC7.s:1419   .text.LL_ATON_RT_Reset_Network:00000000 $t
     /tmp/ccEgqfC7.s:1425   .text.LL_ATON_RT_Reset_Network:00000000 LL_ATON_RT_Reset_Network
     /tmp/ccEgqfC7.s:1459   .text.LL_ATON_RT_RuntimeInit:00000000 $t
     /tmp/ccEgqfC7.s:1465   .text.LL_ATON_RT_RuntimeInit:00000000 LL_ATON_RT_RuntimeInit
     /tmp/ccEgqfC7.s:1814   .text.LL_ATON_RT_RuntimeInit:0000008c $d
     /tmp/ccEgqfC7.s:1821   .text.LL_ATON_RT_RuntimeDeInit:00000000 $t
ARM GAS  /tmp/ccEgqfC7.s 			page 181


     /tmp/ccEgqfC7.s:1827   .text.LL_ATON_RT_RuntimeDeInit:00000000 LL_ATON_RT_RuntimeDeInit
     /tmp/ccEgqfC7.s:2072   .text.LL_ATON_RT_RuntimeDeInit:0000005c $d
     /tmp/ccEgqfC7.s:2102   .text.LL_ATON_RT_RunEpochBlock:00000000 $t
     /tmp/ccEgqfC7.s:2108   .text.LL_ATON_RT_RunEpochBlock:00000000 LL_ATON_RT_RunEpochBlock
     /tmp/ccEgqfC7.s:2881   .text.LL_ATON_RT_RunEpochBlock:0000023c $d
     /tmp/ccEgqfC7.s:3319   .rodata.__func__.12:00000000 __func__.12
     /tmp/ccEgqfC7.s:3314   .rodata.__func__.11:00000000 __func__.11
     /tmp/ccEgqfC7.s:3309   .rodata.__func__.10:00000000 __func__.10
     /tmp/ccEgqfC7.s:3304   .rodata.__func__.9:00000000 __func__.9
     /tmp/ccEgqfC7.s:3299   .rodata.__func__.8:00000000 __func__.8
     /tmp/ccEgqfC7.s:2915   .text.NPU0_IRQHandler:00000000 $t
     /tmp/ccEgqfC7.s:2921   .text.NPU0_IRQHandler:00000000 NPU0_IRQHandler
     /tmp/ccEgqfC7.s:3245   .text.NPU0_IRQHandler:000000e8 $d
     /tmp/ccEgqfC7.s:3274   .rodata.__func__.2:00000000 __func__.2
     /tmp/ccEgqfC7.s:3264   .rodata.__func__.0:00000000 __func__.0
     /tmp/ccEgqfC7.s:3342   .bss.ll_aton_init_deinit_trace:00000000 $d
     /tmp/ccEgqfC7.s:3349   .bss.__ll_current_wait_mask:00000000 $d
     /tmp/ccEgqfC7.s:3356   .bss.__ll_current_aton_ip_owner:00000000 $d
                           .group:00000000 wm4.0.c552ae9005b0f2cca11872fae5d4b7f2
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.newlib.h.27.4b972ceed5d01f491020c20f1e546cab
                           .group:00000000 wm4.ieeefp.h.77.bd5feb87d9990dd328793ced294f6a87
                           .group:00000000 wm4.features.h.22.9dfb1293666eb4caf24cccb81c86a551
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._ansi.h.8.aeadd4934928258a76627d21910677e3
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stddef.h.267.6dda48f8b0edf141523347999dd9ec79
                           .group:00000000 wm4.inttypes.h.28.684aa7736e7ecc9a6ffc44acc61c7a90
                           .group:00000000 wm4.stddef.h.39.9af043fe601e315768567300ad642a8e
                           .group:00000000 wm4.cdefs.h.49.70fc7af612f78ddcace70fdd90b5623b
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.errno.h.2.ba016d646105af6cad23be83630b6a3f
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.errno.h.18.87873c1c5b242e8a4fdc43daa9aad824
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.ll_aton_util.h.34.9098eaa90d3d72b819973556e3e5fe44
                           .group:00000000 wm4.assert.h.11.d99a111e320bc5106fc4046225782672
                           .group:00000000 wm4.ll_aton_attributes.h.20.26d469460cb32db5740effdc8cc403f3
                           .group:00000000 wm4.ll_aton_config.h.20.79eb8be0291ee9086e6be08969d61846
                           .group:00000000 wm4.FreeRTOS.h.59.647b1b0da38e4e98108aae13c8abe9ee
ARM GAS  /tmp/ccEgqfC7.s 			page 182


                           .group:00000000 wm4.FreeRTOSConfig.h.59.2629c72cff9e6dbe880a2dc225eae516
                           .group:00000000 wm4.FreeRTOS.h.80.7742fabaf5accf3762dc12f7f259a8a0
                           .group:00000000 wm4.projdefs.h.30.55a824156f299c075c33148a9fdadb99
                           .group:00000000 wm4.portmacro.h.30.cbb4b2da41f551c2a9904f0d03a1ce3e
                           .group:00000000 wm4.portmacrocommon.h.30.d5cb67896ab50a95311be7e023da5c4f
                           .group:00000000 wm4.portmacro.h.68.4051ecf710d074fb55b16d91dfebeeaa
                           .group:00000000 wm4.portable.h.61.d557c57974d490f056246a26cdcddd6c
                           .group:00000000 wm4.mpu_wrappers.h.30.ccc5f1a6903f941a88c268f5f62af3fe
                           .group:00000000 wm4.portable.h.189.522b8bd52a171d3fd1432ef06d0caa63
                           .group:00000000 wm4.FreeRTOS.h.102.fb871f3e464d99c5a57b3115545a02ad
                           .group:00000000 wm4.list.h.59.bce6419520cd4f5f98779a1530bf2118
                           .group:00000000 wm4.task.h.56.84290139c73b47f5b9aac361361a2a31
                           .group:00000000 wm4.queue.h.68.219f47fba8b59640449b84d04c5bd6d8
                           .group:00000000 wm4.semphr.h.40.c1a9c6f5bf0feb4da0b6a45d234a79d0
                           .group:00000000 wm4.ll_aton_platform.h.20.06ded592ee586a6abb6019a90ebd54df
                           .group:00000000 wm4.stm32n6xx_hal_conf.h.21.004a06df6e15ac197e03f723792da58a
                           .group:00000000 wm4.arm_cmse.h.103.a0d15a79c4c9a67da8d5831704d7248e
                           .group:00000000 wm4.stm32n6xx.h.34.80585dd08aa426c932f6311fdb7386da
                           .group:00000000 wm4.stm32n657xx.h.26.acd272cb67318cc1a4791ce2f0720ca6
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm55.h.68.832d5cf835639cc0d28219c3d2867330
                           .group:00000000 wm4.cmsis_gcc.h.26.7a5fd1a99dbedde687044a4433ab3e15
                           .group:00000000 wm4.core_cm55.h.196.52e437a270752da561676e507b35baeb
                           .group:00000000 wm4.mpu_armv8.h.32.9d72426c8e2b47753456dcb84802c5b3
                           .group:00000000 wm4.pmu_armv8.h.32.eaa95f88a71b29390b135fd81c071b6b
                           .group:00000000 wm4.core_cm55.h.4411.860dad8650880893dd57b815844f7186
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.stm32n657xx.h.575.1c2a5e6bedffc6f9083dcc857bc6d09d
                           .group:00000000 wm4.stm32n6xx.h.114.5cf793d8af485e14f110e3e24bde1aa5
                           .group:00000000 wm4.stm32_hal_legacy.h.22.87fb12bf5a1a1e00fc134f22bc9aa8c4
                           .group:00000000 wm4.math.h.13.47cfc34cae8a1153323939c4d32cf7c2
                           .group:00000000 wm4.stm32n6xx_hal_def.h.63.2cbbf1954826c09c874c4e06e42e8b71
                           .group:00000000 wm4.stm32n6xx_ll_bus.h.38.2366a295ee4cdb04833997d3787fcd2d
                           .group:00000000 wm4.stm32n6xx_ll_rcc.h.21.002e22a16fd7f67dde6dce41e8ba9620
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.194.1cb1283e40f9bebcd3fba2a9a961838e
                           .group:00000000 wm4.stm32n6xx_hal_rcc_ex.h.21.79aa32178dfef625fbd20d362449acfa
                           .group:00000000 wm4.stm32n6xx_hal_rcc.h.4359.3f0b7ad33826d95438602c9aebc08af9
                           .group:00000000 wm4.stm32n6xx_hal_gpio.h.21.89d54af663b98eb8fc098192053f7eeb
                           .group:00000000 wm4.stm32n6xx_hal_gpio_ex.h.22.4acb2e3511a98bb48b81cfc8e09fd59e
                           .group:00000000 wm4.stm32n6xx_hal_rif.h.21.424d0bafb874a777dee3742a22e13037
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.21.61e48c5c2e8d25d22177834b232fe45c
                           .group:00000000 wm4.stm32n6xx_hal_dma_ex.h.21.66e597beb090a165329d6ccf665e41bc
                           .group:00000000 wm4.stm32n6xx_hal_dma.h.1020.87e2180c009560b617c1f8208140c950
                           .group:00000000 wm4.stm32n6xx_hal_cortex.h.21.f493623cc58f9454ab4eae41e395c5cc
                           .group:00000000 wm4.stm32n6xx_hal_bsec.h.21.61b309e67dd810e28897a01b1b21a97f
                           .group:00000000 wm4.stm32n6xx_hal_dcmipp.h.21.f538bfd785c6469670251ac9bc7af55d
                           .group:00000000 wm4.stm32n6xx_hal_dma2d.h.21.75c8d46cdbb72970123b3f34ae2043d7
                           .group:00000000 wm4.stm32n6xx_hal_exti.h.21.fda87e715ea6b98239ec30171d1df594
                           .group:00000000 wm4.stm32n6xx_hal_gfxmmu.h.21.9784a9103143d48bd3c37389d0e0b8e6
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.21.3f483626ff64c5bf027265bb2e1d1331
                           .group:00000000 wm4.stm32n6xx_hal_i2c_ex.h.21.79e9196c22282cdaf6b4047893638c45
                           .group:00000000 wm4.stm32n6xx_hal_i2c.h.741.1084702632703acc669e4282b3043372
                           .group:00000000 wm4.stm32n6xx_hal_icache.h.21.194b4ec6e76f32b14f65c85616854850
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.21.ae1eb09930e7e550e48e418ac5849e4d
                           .group:00000000 wm4.stm32n6xx_hal_ltdc.h.1002.b13ede7fc94ed5ad1c6768a157d2149a
                           .group:00000000 wm4.stm32n6xx_ll_usb.h.21.d518a5d97876c2ff49040c20a2c4a120
                           .group:00000000 wm4.stm32n6xx_hal_pcd.h.155.27040aac6844effe2af8c180caf1dd2e
ARM GAS  /tmp/ccEgqfC7.s 			page 183


                           .group:00000000 wm4.stm32n6xx_hal_pwr.h.21.cdb73e4869c3fed3fc84f901ec0e5f0a
                           .group:00000000 wm4.stm32n6xx_hal_pwr_ex.h.21.1a673224a58b0c1e5fad8eeda6514208
                           .group:00000000 wm4.stm32n6xx_hal_ramcfg.h.21.a62dfbb4d2c14e9a8c634a215e37bd3d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.21.9f810303326e2d91749800e9911f8e4d
                           .group:00000000 wm4.stm32n6xx_hal_spi.h.906.93ec0695066db4253cdbcb7d84358a0b
                           .group:00000000 wm4.stm32n6xx_hal_tim.h.21.839dd2b2a70382fb2c44f8f293a84d5f
                           .group:00000000 wm4.stm32n6xx_hal_tim_ex.h.21.e372d5ac63c13441211ea4ecbd353150
                           .group:00000000 wm4.stm32n6xx_hal_uart.h.21.230f549bfa0d5ebfd77bfb311b2aca15
                           .group:00000000 wm4.stm32n6xx_hal_uart_ex.h.21.a0d5511e1d0703b7b5278c8f5472b96d
                           .group:00000000 wm4.stm32n6xx_hal_xspi.h.21.e17898be2073b6b6b19faf30b4e304e9
                           .group:00000000 wm4.stm32n6xx_hal_cacheaxi.h.21.7c3375b7903ec42376e4883320997f74
                           .group:00000000 wm4.stm32n6xx_hal_gpu2d.h.21.48d0249122abad294a630c39cc4ebaed
                           .group:00000000 wm4.stm32n6xx_hal.h.81.5e59143eba07faca3e9aeaa5470826c8
                           .group:00000000 wm4.ll_aton_platform.h.288.664a74b8c5792a861b3d52bd39f4a693
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.ATON.h.37.dcee5f05b79f32d0e17b499095b5b6b7
                           .group:00000000 wm4.ll_aton_rcompat.h.22.b2bd0d777466a5ac720f3b2429c5fea7
                           .group:00000000 wm4.ll_aton_platform.h.383.f09ccd502bb682b863f991d963ee7462
                           .group:00000000 wm4.ll_aton_osal_freertos.h.62.85a065f77def7f6fef26149f92fe1378
                           .group:00000000 wm4.ll_aton_osal.h.116.bc018513feb9b28713cf2afc78ec679b
                           .group:00000000 wm4.ll_aton.h.44.5685a802724af92628aa008d262f8f6e
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.ll_aton_rt_user_api.h.71.e6b7f8d03b2c998f838260ad3cb6cd40

UNDEFINED SYMBOLS
__assert_func
LL_ATON_DisableClock
printf
puts
LL_ATON_Init
aton_osal_freertos_init
aton_osal_freertos_deinit
LL_ATON_DeInit
LL_EpochCtrl_Init
aton_osal_freertos_signal_event
