`default_nettype none

module core_test(
  input wire clk,
  output wire result_out,
  output reg done
  );
assign result_out = 0;

wire [15:0] core_output;
core core (.i_clk(clk), .o_out(core_output));

initial begin
done = 1'b0;
#40
done = 1'b1;
end

endmodule
