Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 92cd373c3efa417db1b87305ac5a7ad1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_dividerTB_behav xil_defaultlib.clock_dividerTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.seven_seg_disp
Compiling module xil_defaultlib.multiplexing_display
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.clock_dividerTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_dividerTB_behav
