-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity poly_S3_tobytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    msg_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    msg_ce0 : OUT STD_LOGIC;
    msg_we0 : OUT STD_LOGIC;
    msg_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    msg_offset : IN STD_LOGIC_VECTOR (8 downto 0);
    a_coeffs_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    a_coeffs_ce0 : OUT STD_LOGIC;
    a_coeffs_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    a_coeffs_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    a_coeffs_ce1 : OUT STD_LOGIC;
    a_coeffs_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of poly_S3_tobytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv8_65 : STD_LOGIC_VECTOR (7 downto 0) := "01100101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_176_fu_172_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_176_reg_422 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_9_fu_186_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_9_reg_431 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_200_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_436 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_1_fu_254_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_1_reg_453 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sum_fu_274_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_reg_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_2_fu_293_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_2_reg_469 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal c_3_fu_327_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_3_reg_485 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_193_fu_333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_193_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_194_fu_361_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_5_fu_384_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_5_reg_504 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_5_fu_416_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_reg_136 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal c5_reg_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_reg_161 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_167_fu_212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_170_fu_223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_173_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_177_fu_304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_179_fu_309_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_cast_fu_353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_182_fu_379_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum2_cast_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal c_4_fu_347_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl7_fu_192_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_cast1_fu_176_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_206_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_169_fu_217_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_183_fu_232_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl6_fu_236_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_fu_228_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_168_fu_244_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_184_fu_250_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_172_fu_260_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_293_cast_fu_270_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_188_fu_279_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_189_fu_289_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_fu_284_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_175_fu_299_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_190_fu_313_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_191_fu_323_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_174_fu_318_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_192_fu_337_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_178_fu_342_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_cast_cast_fu_357_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_181_fu_369_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_295_cast4_fu_375_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_fu_390_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_195_fu_400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_180_fu_406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_196_fu_412_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    c5_reg_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_180_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c5_reg_148 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                c5_reg_148 <= c_5_fu_416_p2;
            end if; 
        end if;
    end process;

    i_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_reg_136 <= i_9_reg_431;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_136 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_180_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_161 <= ap_const_lv3_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j_reg_161 <= j_5_reg_504;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                c_1_reg_453 <= c_1_fu_254_p2;
                sum_reg_464 <= sum_fu_274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c_2_reg_469 <= c_2_fu_293_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                c_3_reg_485 <= c_3_fu_327_p2;
                tmp_193_reg_491 <= tmp_193_fu_333_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_9_reg_431 <= i_9_fu_186_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_194_fu_361_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                j_5_reg_504 <= j_5_fu_384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp_176_reg_422 <= tmp_176_fu_172_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_180_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_reg_436 <= tmp_fu_200_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond_fu_180_p2, ap_CS_fsm_state7, tmp_194_fu_361_p3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond_fu_180_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_194_fu_361_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    a_coeffs_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, tmp_167_fu_212_p1, tmp_173_fu_265_p1, tmp_179_fu_309_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            a_coeffs_address0 <= tmp_179_fu_309_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            a_coeffs_address0 <= tmp_173_fu_265_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            a_coeffs_address0 <= tmp_167_fu_212_p1(9 - 1 downto 0);
        else 
            a_coeffs_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    a_coeffs_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7, tmp_170_fu_223_p1, tmp_177_fu_304_p1, tmp_182_fu_379_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            a_coeffs_address1 <= tmp_182_fu_379_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            a_coeffs_address1 <= tmp_177_fu_304_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            a_coeffs_address1 <= tmp_170_fu_223_p1(9 - 1 downto 0);
        else 
            a_coeffs_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    a_coeffs_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            a_coeffs_ce0 <= ap_const_logic_1;
        else 
            a_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_coeffs_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            a_coeffs_ce1 <= ap_const_logic_1;
        else 
            a_coeffs_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, tmp_194_fu_361_p3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_194_fu_361_p3 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, tmp_194_fu_361_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_194_fu_361_p3 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_1_fu_254_p2 <= std_logic_vector(unsigned(tmp_168_fu_244_p2) + unsigned(tmp_184_fu_250_p1));
    c_2_fu_293_p2 <= std_logic_vector(unsigned(tmp_189_fu_289_p1) + unsigned(tmp_171_fu_284_p2));
    c_3_fu_327_p2 <= std_logic_vector(unsigned(tmp_191_fu_323_p1) + unsigned(tmp_174_fu_318_p2));
    c_4_fu_347_p2 <= std_logic_vector(unsigned(tmp_193_reg_491) + unsigned(tmp_178_fu_342_p2));
    c_5_fu_416_p2 <= std_logic_vector(unsigned(tmp_180_fu_406_p2) + unsigned(tmp_196_fu_412_p1));
    c_fu_228_p1 <= a_coeffs_q0(8 - 1 downto 0);
    exitcond_fu_180_p2 <= "1" when (i_reg_136 = ap_const_lv7_65) else "0";
    i_9_fu_186_p2 <= std_logic_vector(unsigned(i_reg_136) + unsigned(ap_const_lv7_1));
    i_cast1_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_136),9));
    j_5_fu_384_p2 <= std_logic_vector(signed(ap_const_lv3_7) + signed(j_reg_161));
        j_cast_cast_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(j_reg_161),4));


    msg_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state6, sum_cast_fu_353_p1, sum2_cast_fu_395_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            msg_address0 <= sum2_cast_fu_395_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            msg_address0 <= sum_cast_fu_353_p1(8 - 1 downto 0);
        else 
            msg_address0 <= "XXXXXXXX";
        end if; 
    end process;


    msg_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            msg_ce0 <= ap_const_logic_1;
        else 
            msg_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    msg_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state6, c5_reg_148, c_4_fu_347_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            msg_d0 <= c5_reg_148;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            msg_d0 <= c_4_fu_347_p2;
        else 
            msg_d0 <= "XXXXXXXX";
        end if; 
    end process;


    msg_we0_assign_proc : process(ap_CS_fsm_state7, tmp_194_fu_361_p3, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_194_fu_361_p3 = ap_const_lv1_1)))) then 
            msg_we0 <= ap_const_logic_1;
        else 
            msg_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl6_fu_236_p3 <= (tmp_183_fu_232_p1 & ap_const_lv2_0);
    p_shl7_fu_192_p3 <= (i_reg_136 & ap_const_lv2_0);
    sum2_cast_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum2_fu_390_p2),64));
    sum2_fu_390_p2 <= std_logic_vector(unsigned(tmp_176_reg_422) + unsigned(ap_const_lv8_65));
    sum_cast_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_reg_464),64));
    sum_fu_274_p2 <= std_logic_vector(unsigned(tmp_293_cast_fu_270_p1) + unsigned(tmp_176_reg_422));
    tmp_167_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_206_p2),64));
    tmp_168_fu_244_p2 <= std_logic_vector(unsigned(p_shl6_fu_236_p3) - unsigned(c_fu_228_p1));
    tmp_169_fu_217_p2 <= std_logic_vector(unsigned(ap_const_lv9_3) + unsigned(tmp_fu_200_p2));
    tmp_170_fu_223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_169_fu_217_p2),64));
    tmp_171_fu_284_p2 <= std_logic_vector(unsigned(tmp_188_fu_279_p2) - unsigned(c_1_reg_453));
    tmp_172_fu_260_p2 <= std_logic_vector(unsigned(ap_const_lv9_2) + unsigned(tmp_reg_436));
    tmp_173_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_172_fu_260_p2),64));
    tmp_174_fu_318_p2 <= std_logic_vector(unsigned(tmp_190_fu_313_p2) - unsigned(c_2_reg_469));
    tmp_175_fu_299_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(tmp_reg_436));
    tmp_176_fu_172_p1 <= msg_offset(8 - 1 downto 0);
    tmp_177_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_175_fu_299_p2),64));
    tmp_178_fu_342_p2 <= std_logic_vector(unsigned(tmp_192_fu_337_p2) - unsigned(c_3_reg_485));
    tmp_179_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_436),64));
    tmp_180_fu_406_p2 <= std_logic_vector(unsigned(tmp_195_fu_400_p2) - unsigned(c5_reg_148));
    tmp_181_fu_369_p2 <= std_logic_vector(signed(ap_const_lv4_9) + signed(j_cast_cast_fu_357_p1));
    tmp_182_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_295_cast4_fu_375_p1),64));
    tmp_183_fu_232_p1 <= a_coeffs_q0(6 - 1 downto 0);
    tmp_184_fu_250_p1 <= a_coeffs_q1(8 - 1 downto 0);
    tmp_188_fu_279_p2 <= std_logic_vector(shift_left(unsigned(c_1_reg_453),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    tmp_189_fu_289_p1 <= a_coeffs_q0(8 - 1 downto 0);
    tmp_190_fu_313_p2 <= std_logic_vector(shift_left(unsigned(c_2_reg_469),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    tmp_191_fu_323_p1 <= a_coeffs_q1(8 - 1 downto 0);
    tmp_192_fu_337_p2 <= std_logic_vector(shift_left(unsigned(c_3_reg_485),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    tmp_193_fu_333_p1 <= a_coeffs_q0(8 - 1 downto 0);
    tmp_194_fu_361_p3 <= j_reg_161(2 downto 2);
    tmp_195_fu_400_p2 <= std_logic_vector(shift_left(unsigned(c5_reg_148),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    tmp_196_fu_412_p1 <= a_coeffs_q1(8 - 1 downto 0);
    tmp_293_cast_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_136),8));
        tmp_295_cast4_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_181_fu_369_p2),9));

    tmp_fu_200_p2 <= std_logic_vector(unsigned(p_shl7_fu_192_p3) + unsigned(i_cast1_fu_176_p1));
    tmp_s_fu_206_p2 <= std_logic_vector(unsigned(ap_const_lv9_4) + unsigned(tmp_fu_200_p2));
end behav;
