#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Oct 18 20:37:58 2025
# Process ID: 15373
# Current directory: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s
# Command line: vivado
# Log file: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/vivado.log
# Journal file: /home/work1/Work/CNN_iCube_FPGA_b/hls_cnn_2d_100s/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 1620.957 MHz, CPU Physical cores: 24, Host memory: 16427 MB
#-----------------------------------------------------------
start_gui
open_project /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.xpr
update_compile_order -fileset sources_1
generate_target all [get_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.xci]
export_ip_user_files -of_objects [get_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/sources_1/ip/hls_cnn_2d_100s_0_1/hls_cnn_2d_100s_0.xci] -directory /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/sim_scripts -ip_user_files_dir /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files -ipstatic_source_dir /home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/modelsim} {questa=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/questa} {xcelium=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/xcelium} {vcs=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/vcs} {riviera=/home/work1/Work/CNN_iCube_FPGA_b/CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run hls_cnn_2d_100s_0_synth_1
launch_run hls_cnn_2d_100s_0_synth_1
wait_on_run hls_cnn_2d_100s_0_synth_1

launch_simulation
source tb_CNN4HW.tcl
restart
run 60us
reset_run synth_1
launch_runs synth_1 -jobs 30
wait_on_run synth_1
close_sim
launch_runs impl_1 -jobs 30
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type functional
source tb_CNN4HW.tcl
run 60us
launch_simulation -mode post-synthesis -type functional
source tb_CNN4HW.tcl
run 59us
launch_simulation -mode post-synthesis -type timing
close_sim
close_sim
launch_simulation -mode post-synthesis -type timing
