
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (4 4)  (250 532)  (250 532)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g0_4
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (5 5)  (251 533)  (251 533)  routing T_5_33.span4_horz_r_12 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (11 0)  (321 528)  (321 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12
 (12 0)  (322 528)  (322 528)  routing T_6_33.span4_vert_1 <X> T_6_33.span4_horz_l_12
 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (293 537)  (293 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_5 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (5 12)  (359 540)  (359 540)  routing T_7_33.span12_vert_5 <X> T_7_33.lc_trk_g1_5
 (7 12)  (361 540)  (361 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (362 540)  (362 540)  routing T_7_33.span12_vert_5 <X> T_7_33.lc_trk_g1_5
 (8 13)  (362 541)  (362 541)  routing T_7_33.span12_vert_5 <X> T_7_33.lc_trk_g1_5
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (17 5)  (401 533)  (401 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g1_6 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (4 14)  (412 543)  (412 543)  routing T_8_33.span4_vert_14 <X> T_8_33.lc_trk_g1_6
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit
 (4 15)  (412 542)  (412 542)  routing T_8_33.span4_vert_14 <X> T_8_33.lc_trk_g1_6
 (6 15)  (414 542)  (414 542)  routing T_8_33.span4_vert_14 <X> T_8_33.lc_trk_g1_6
 (7 15)  (415 542)  (415 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (569 539)  (569 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_4 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (834 541)  (834 541)  routing T_16_33.span12_vert_12 <X> T_16_33.lc_trk_g1_4
 (7 13)  (835 541)  (835 541)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_5 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 12)  (891 540)  (891 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (6 12)  (892 540)  (892 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (7 12)  (893 540)  (893 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (894 540)  (894 540)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (8 13)  (894 541)  (894 541)  routing T_17_33.span4_vert_45 <X> T_17_33.lc_trk_g1_5
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1000 531)  (1000 531)  routing T_19_33.span4_vert_3 <X> T_19_33.lc_trk_g0_3
 (7 2)  (1001 531)  (1001 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1002 531)  (1002 531)  routing T_19_33.span4_vert_3 <X> T_19_33.lc_trk_g0_3
 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (12 11)  (1016 538)  (1016 538)  routing T_19_33.lc_trk_g0_3 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (6 0)  (1054 528)  (1054 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (7 0)  (1055 528)  (1055 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (1056 528)  (1056 528)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (8 1)  (1056 529)  (1056 529)  routing T_20_33.span4_vert_9 <X> T_20_33.lc_trk_g0_1
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (13 13)  (1233 541)  (1233 541)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_r_3
 (14 13)  (1234 541)  (1234 541)  routing T_23_33.span4_vert_19 <X> T_23_33.span4_horz_r_3


IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (6 10)  (1324 539)  (1324 539)  routing T_25_33.span12_vert_11 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 6)  (1365 535)  (1365 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1368 535)  (1368 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 12)  (1419 540)  (1419 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_horz_r_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (13 1)  (1491 529)  (1491 529)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_r_0
 (14 1)  (1492 529)  (1492 529)  routing T_28_33.span4_vert_1 <X> T_28_33.span4_horz_r_0
 (11 2)  (1489 531)  (1489 531)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_l_13
 (12 2)  (1490 531)  (1490 531)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_l_13
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span4_vert_20 <X> T_28_33.lc_trk_g1_4
 (6 13)  (1474 541)  (1474 541)  routing T_28_33.span4_vert_20 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g0_6 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (6 7)  (1528 534)  (1528 534)  routing T_29_33.span12_vert_14 <X> T_29_33.lc_trk_g0_6
 (7 7)  (1529 534)  (1529 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_vert_2 <X> T_29_33.lc_trk_g1_2
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span4_vert_2 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit
 (6 15)  (1582 542)  (1582 542)  routing T_30_33.span12_vert_14 <X> T_30_33.lc_trk_g1_6
 (7 15)  (1583 542)  (1583 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_31_33

 (5 0)  (1635 528)  (1635 528)  routing T_31_33.span4_vert_33 <X> T_31_33.lc_trk_g0_1
 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_33 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_33 <X> T_31_33.lc_trk_g0_1
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (4 2)  (1634 531)  (1634 531)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g0_2
 (4 3)  (1634 530)  (1634 530)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g0_2
 (5 3)  (1635 530)  (1635 530)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g0_2
 (6 3)  (1636 530)  (1636 530)  routing T_31_33.span4_vert_42 <X> T_31_33.lc_trk_g0_2
 (7 3)  (1637 530)  (1637 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_2 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (14 1)  (1708 529)  (1708 529)  routing T_32_33.span4_horz_l_12 <X> T_32_33.span4_horz_r_0
 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_17_32

 (11 10)  (885 522)  (885 522)  routing T_17_32.sp4_v_b_0 <X> T_17_32.sp4_v_t_45
 (13 10)  (887 522)  (887 522)  routing T_17_32.sp4_v_b_0 <X> T_17_32.sp4_v_t_45


LogicTile_28_32

 (19 7)  (1475 519)  (1475 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_31_32

 (9 11)  (1627 523)  (1627 523)  routing T_31_32.sp4_v_b_11 <X> T_31_32.sp4_v_t_42
 (10 11)  (1628 523)  (1628 523)  routing T_31_32.sp4_v_b_11 <X> T_31_32.sp4_v_t_42


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_31_31

 (4 14)  (1622 510)  (1622 510)  routing T_31_31.sp4_v_b_9 <X> T_31_31.sp4_v_t_44


IO_Tile_33_31

 (4 0)  (1730 496)  (1730 496)  routing T_33_31.span4_vert_b_8 <X> T_33_31.lc_trk_g0_0
 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 497)  (1731 497)  routing T_33_31.span4_vert_b_8 <X> T_33_31.lc_trk_g0_0
 (7 1)  (1733 497)  (1733 497)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


RAM_Tile_8_30

 (4 6)  (400 486)  (400 486)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_38
 (6 6)  (402 486)  (402 486)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_38
 (5 7)  (401 487)  (401 487)  routing T_8_30.sp4_h_r_9 <X> T_8_30.sp4_v_t_38
 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_11_30

 (6 13)  (552 493)  (552 493)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_9


LogicTile_12_30

 (4 15)  (604 495)  (604 495)  routing T_12_30.sp4_h_r_1 <X> T_12_30.sp4_h_l_44
 (6 15)  (606 495)  (606 495)  routing T_12_30.sp4_h_r_1 <X> T_12_30.sp4_h_l_44


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0
 (2 8)  (710 488)  (710 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_30

 (4 4)  (766 484)  (766 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (6 4)  (768 484)  (768 484)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3
 (5 5)  (767 485)  (767 485)  routing T_15_30.sp4_h_l_44 <X> T_15_30.sp4_v_b_3


LogicTile_16_30

 (10 2)  (826 482)  (826 482)  routing T_16_30.sp4_v_b_8 <X> T_16_30.sp4_h_l_36


LogicTile_17_30

 (3 4)  (877 484)  (877 484)  routing T_17_30.sp12_v_b_0 <X> T_17_30.sp12_h_r_0
 (3 5)  (877 485)  (877 485)  routing T_17_30.sp12_v_b_0 <X> T_17_30.sp12_h_r_0
 (4 12)  (878 492)  (878 492)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9
 (5 13)  (879 493)  (879 493)  routing T_17_30.sp4_h_l_44 <X> T_17_30.sp4_v_b_9


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_20_30

 (3 0)  (1039 480)  (1039 480)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (3 1)  (1039 481)  (1039 481)  routing T_20_30.sp12_h_r_0 <X> T_20_30.sp12_v_b_0
 (4 10)  (1040 490)  (1040 490)  routing T_20_30.sp4_v_b_10 <X> T_20_30.sp4_v_t_43
 (6 10)  (1042 490)  (1042 490)  routing T_20_30.sp4_v_b_10 <X> T_20_30.sp4_v_t_43


LogicTile_21_30

 (6 0)  (1096 480)  (1096 480)  routing T_21_30.sp4_h_r_7 <X> T_21_30.sp4_v_b_0


LogicTile_22_30

 (2 4)  (1146 484)  (1146 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_30

 (4 10)  (1202 490)  (1202 490)  routing T_23_30.sp4_v_b_10 <X> T_23_30.sp4_v_t_43
 (6 10)  (1204 490)  (1204 490)  routing T_23_30.sp4_v_b_10 <X> T_23_30.sp4_v_t_43


LogicTile_24_30

 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


RAM_Tile_25_30

 (2 8)  (1308 488)  (1308 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (5 15)  (1461 495)  (1461 495)  routing T_28_30.sp4_h_l_44 <X> T_28_30.sp4_v_t_44


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_32_30

 (3 0)  (1675 480)  (1675 480)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0
 (3 1)  (1675 481)  (1675 481)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_v_b_0
 (3 2)  (1675 482)  (1675 482)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23
 (3 3)  (1675 483)  (1675 483)  routing T_32_30.sp12_h_r_0 <X> T_32_30.sp12_h_l_23


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 481)  (1743 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_6_29

 (9 3)  (297 467)  (297 467)  routing T_6_29.sp4_v_b_1 <X> T_6_29.sp4_v_t_36


RAM_Tile_8_29

 (3 0)  (399 464)  (399 464)  routing T_8_29.sp12_v_t_23 <X> T_8_29.sp12_v_b_0


LogicTile_16_29

 (3 0)  (819 464)  (819 464)  routing T_16_29.sp12_h_r_0 <X> T_16_29.sp12_v_b_0
 (3 1)  (819 465)  (819 465)  routing T_16_29.sp12_h_r_0 <X> T_16_29.sp12_v_b_0


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_19_29

 (6 6)  (988 470)  (988 470)  routing T_19_29.sp4_v_b_0 <X> T_19_29.sp4_v_t_38
 (5 7)  (987 471)  (987 471)  routing T_19_29.sp4_v_b_0 <X> T_19_29.sp4_v_t_38


LogicTile_20_29

 (6 14)  (1042 478)  (1042 478)  routing T_20_29.sp4_v_b_6 <X> T_20_29.sp4_v_t_44
 (5 15)  (1041 479)  (1041 479)  routing T_20_29.sp4_v_b_6 <X> T_20_29.sp4_v_t_44


LogicTile_21_29

 (8 0)  (1098 464)  (1098 464)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_1
 (9 0)  (1099 464)  (1099 464)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_1


LogicTile_22_29

 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_29

 (4 13)  (1310 477)  (1310 477)  routing T_25_29.sp4_h_l_36 <X> T_25_29.sp4_h_r_9
 (6 13)  (1312 477)  (1312 477)  routing T_25_29.sp4_h_l_36 <X> T_25_29.sp4_h_r_9


LogicTile_28_29

 (3 3)  (1459 467)  (1459 467)  routing T_28_29.sp12_v_b_0 <X> T_28_29.sp12_h_l_23
 (9 3)  (1465 467)  (1465 467)  routing T_28_29.sp4_v_b_5 <X> T_28_29.sp4_v_t_36
 (10 3)  (1466 467)  (1466 467)  routing T_28_29.sp4_v_b_5 <X> T_28_29.sp4_v_t_36


LogicTile_29_29

 (11 2)  (1521 466)  (1521 466)  routing T_29_29.sp4_h_l_44 <X> T_29_29.sp4_v_t_39
 (5 13)  (1515 477)  (1515 477)  routing T_29_29.sp4_h_r_9 <X> T_29_29.sp4_v_b_9


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (0 11)  (1726 475)  (1726 475)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_6_28

 (19 1)  (307 449)  (307 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_17_28

 (6 2)  (880 450)  (880 450)  routing T_17_28.sp4_v_b_9 <X> T_17_28.sp4_v_t_37
 (5 3)  (879 451)  (879 451)  routing T_17_28.sp4_v_b_9 <X> T_17_28.sp4_v_t_37
 (3 12)  (877 460)  (877 460)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1
 (3 13)  (877 461)  (877 461)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1


LogicTile_18_28

 (3 12)  (931 460)  (931 460)  routing T_18_28.sp12_v_b_1 <X> T_18_28.sp12_h_r_1
 (3 13)  (931 461)  (931 461)  routing T_18_28.sp12_v_b_1 <X> T_18_28.sp12_h_r_1


LogicTile_21_28

 (19 1)  (1109 449)  (1109 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (1093 460)  (1093 460)  routing T_21_28.sp12_v_b_1 <X> T_21_28.sp12_h_r_1
 (3 13)  (1093 461)  (1093 461)  routing T_21_28.sp12_v_b_1 <X> T_21_28.sp12_h_r_1


LogicTile_28_28

 (2 6)  (1458 454)  (1458 454)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_28

 (3 15)  (1513 463)  (1513 463)  routing T_29_28.sp12_h_l_22 <X> T_29_28.sp12_v_t_22


LogicTile_30_28

 (3 15)  (1567 463)  (1567 463)  routing T_30_28.sp12_h_l_22 <X> T_30_28.sp12_v_t_22


LogicTile_31_28

 (11 14)  (1629 462)  (1629 462)  routing T_31_28.sp4_h_l_43 <X> T_31_28.sp4_v_t_46


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 434)  (0 434)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (5 5)  (12 437)  (12 437)  routing T_0_27.span4_horz_20 <X> T_0_27.lc_trk_g0_4
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_20 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 441)  (13 441)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (6 9)  (11 441)  (11 441)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0
 (4 15)  (130 447)  (130 447)  routing T_3_27.sp4_v_b_4 <X> T_3_27.sp4_h_l_44


LogicTile_4_27

 (13 11)  (193 443)  (193 443)  routing T_4_27.sp4_v_b_3 <X> T_4_27.sp4_h_l_45


LogicTile_6_27

 (3 0)  (291 432)  (291 432)  routing T_6_27.sp12_v_t_23 <X> T_6_27.sp12_v_b_0


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


RAM_Tile_8_27

 (3 1)  (399 433)  (399 433)  routing T_8_27.sp12_h_l_23 <X> T_8_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_15_27

 (3 1)  (765 433)  (765 433)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_v_b_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_h_l_23 <X> T_15_27.sp12_h_r_0


LogicTile_16_27

 (3 6)  (819 438)  (819 438)  routing T_16_27.sp12_v_b_0 <X> T_16_27.sp12_v_t_23


LogicTile_20_27

 (3 4)  (1039 436)  (1039 436)  routing T_20_27.sp12_v_b_0 <X> T_20_27.sp12_h_r_0
 (3 5)  (1039 437)  (1039 437)  routing T_20_27.sp12_v_b_0 <X> T_20_27.sp12_h_r_0


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0
 (3 1)  (1147 433)  (1147 433)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_v_b_0


RAM_Tile_25_27

 (2 12)  (1308 444)  (1308 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_27

 (11 4)  (1467 436)  (1467 436)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_5
 (13 4)  (1469 436)  (1469 436)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_5
 (12 5)  (1468 437)  (1468 437)  routing T_28_27.sp4_h_l_46 <X> T_28_27.sp4_v_b_5
 (2 8)  (1458 440)  (1458 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0


LogicTile_31_27

 (5 15)  (1623 447)  (1623 447)  routing T_31_27.sp4_h_l_44 <X> T_31_27.sp4_v_t_44


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (19 4)  (145 420)  (145 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_4_26

 (19 3)  (199 419)  (199 419)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_15_26

 (5 4)  (767 420)  (767 420)  routing T_15_26.sp4_v_t_38 <X> T_15_26.sp4_h_r_3
 (5 12)  (767 428)  (767 428)  routing T_15_26.sp4_v_b_9 <X> T_15_26.sp4_h_r_9
 (6 13)  (768 429)  (768 429)  routing T_15_26.sp4_v_b_9 <X> T_15_26.sp4_h_r_9


LogicTile_16_26

 (13 10)  (829 426)  (829 426)  routing T_16_26.sp4_h_r_8 <X> T_16_26.sp4_v_t_45
 (12 11)  (828 427)  (828 427)  routing T_16_26.sp4_h_r_8 <X> T_16_26.sp4_v_t_45


LogicTile_17_26

 (13 1)  (887 417)  (887 417)  routing T_17_26.sp4_v_t_44 <X> T_17_26.sp4_h_r_2


LogicTile_18_26

 (21 0)  (949 416)  (949 416)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g0_3
 (22 0)  (950 416)  (950 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 416)  (951 416)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g0_3
 (24 0)  (952 416)  (952 416)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g0_3
 (28 0)  (956 416)  (956 416)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 416)  (957 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 416)  (958 416)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 416)  (960 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (965 416)  (965 416)  LC_0 Logic Functioning bit
 (39 0)  (967 416)  (967 416)  LC_0 Logic Functioning bit
 (40 0)  (968 416)  (968 416)  LC_0 Logic Functioning bit
 (42 0)  (970 416)  (970 416)  LC_0 Logic Functioning bit
 (21 1)  (949 417)  (949 417)  routing T_18_26.sp4_h_r_19 <X> T_18_26.lc_trk_g0_3
 (26 1)  (954 417)  (954 417)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 417)  (955 417)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 417)  (956 417)  routing T_18_26.lc_trk_g3_3 <X> T_18_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 417)  (957 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 417)  (958 417)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 417)  (959 417)  routing T_18_26.lc_trk_g0_3 <X> T_18_26.wire_logic_cluster/lc_0/in_3
 (41 1)  (969 417)  (969 417)  LC_0 Logic Functioning bit
 (43 1)  (971 417)  (971 417)  LC_0 Logic Functioning bit
 (47 1)  (975 417)  (975 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (26 2)  (954 418)  (954 418)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 418)  (956 418)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 418)  (958 418)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 418)  (961 418)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 418)  (963 418)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_1
 (39 2)  (967 418)  (967 418)  LC_1 Logic Functioning bit
 (42 2)  (970 418)  (970 418)  LC_1 Logic Functioning bit
 (27 3)  (955 419)  (955 419)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 419)  (956 419)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 419)  (957 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 419)  (960 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 419)  (961 419)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_1
 (34 3)  (962 419)  (962 419)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_1
 (35 3)  (963 419)  (963 419)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.input_2_1
 (38 3)  (966 419)  (966 419)  LC_1 Logic Functioning bit
 (42 3)  (970 419)  (970 419)  LC_1 Logic Functioning bit
 (43 3)  (971 419)  (971 419)  LC_1 Logic Functioning bit
 (47 3)  (975 419)  (975 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (27 4)  (955 420)  (955 420)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 420)  (956 420)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 420)  (957 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 420)  (958 420)  routing T_18_26.lc_trk_g3_4 <X> T_18_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 420)  (959 420)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 420)  (960 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 420)  (961 420)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 420)  (962 420)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 420)  (963 420)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.input_2_2
 (37 4)  (965 420)  (965 420)  LC_2 Logic Functioning bit
 (41 4)  (969 420)  (969 420)  LC_2 Logic Functioning bit
 (43 4)  (971 420)  (971 420)  LC_2 Logic Functioning bit
 (28 5)  (956 421)  (956 421)  routing T_18_26.lc_trk_g2_0 <X> T_18_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 421)  (957 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 421)  (959 421)  routing T_18_26.lc_trk_g3_6 <X> T_18_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 421)  (960 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 421)  (961 421)  routing T_18_26.lc_trk_g2_4 <X> T_18_26.input_2_2
 (36 5)  (964 421)  (964 421)  LC_2 Logic Functioning bit
 (38 5)  (966 421)  (966 421)  LC_2 Logic Functioning bit
 (42 5)  (970 421)  (970 421)  LC_2 Logic Functioning bit
 (53 5)  (981 421)  (981 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (16 9)  (944 425)  (944 425)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g2_0
 (17 9)  (945 425)  (945 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (14 10)  (942 426)  (942 426)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (21 10)  (949 426)  (949 426)  routing T_18_26.sp12_v_b_7 <X> T_18_26.lc_trk_g2_7
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (952 426)  (952 426)  routing T_18_26.sp12_v_b_7 <X> T_18_26.lc_trk_g2_7
 (14 11)  (942 427)  (942 427)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (15 11)  (943 427)  (943 427)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (16 11)  (944 427)  (944 427)  routing T_18_26.sp4_h_r_44 <X> T_18_26.lc_trk_g2_4
 (17 11)  (945 427)  (945 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (949 427)  (949 427)  routing T_18_26.sp12_v_b_7 <X> T_18_26.lc_trk_g2_7
 (22 12)  (950 428)  (950 428)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 428)  (951 428)  routing T_18_26.sp12_v_b_11 <X> T_18_26.lc_trk_g3_3
 (25 14)  (953 430)  (953 430)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6
 (14 15)  (942 431)  (942 431)  routing T_18_26.sp4_r_v_b_44 <X> T_18_26.lc_trk_g3_4
 (17 15)  (945 431)  (945 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (950 431)  (950 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 431)  (951 431)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6
 (24 15)  (952 431)  (952 431)  routing T_18_26.sp4_h_r_38 <X> T_18_26.lc_trk_g3_6


LogicTile_19_26

 (21 0)  (1003 416)  (1003 416)  routing T_19_26.sp4_h_r_11 <X> T_19_26.lc_trk_g0_3
 (22 0)  (1004 416)  (1004 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1005 416)  (1005 416)  routing T_19_26.sp4_h_r_11 <X> T_19_26.lc_trk_g0_3
 (24 0)  (1006 416)  (1006 416)  routing T_19_26.sp4_h_r_11 <X> T_19_26.lc_trk_g0_3
 (4 4)  (986 420)  (986 420)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_v_b_3
 (6 4)  (988 420)  (988 420)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_v_b_3
 (21 4)  (1003 420)  (1003 420)  routing T_19_26.sp4_v_b_3 <X> T_19_26.lc_trk_g1_3
 (22 4)  (1004 420)  (1004 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1005 420)  (1005 420)  routing T_19_26.sp4_v_b_3 <X> T_19_26.lc_trk_g1_3
 (27 4)  (1009 420)  (1009 420)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 420)  (1010 420)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 420)  (1011 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 420)  (1012 420)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 420)  (1014 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 420)  (1020 420)  LC_2 Logic Functioning bit
 (39 4)  (1021 420)  (1021 420)  LC_2 Logic Functioning bit
 (43 4)  (1025 420)  (1025 420)  LC_2 Logic Functioning bit
 (47 4)  (1029 420)  (1029 420)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (5 5)  (987 421)  (987 421)  routing T_19_26.sp4_h_l_44 <X> T_19_26.sp4_v_b_3
 (26 5)  (1008 421)  (1008 421)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 421)  (1009 421)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 421)  (1011 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 421)  (1013 421)  routing T_19_26.lc_trk_g0_3 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 421)  (1014 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 421)  (1015 421)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.input_2_2
 (35 5)  (1017 421)  (1017 421)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.input_2_2
 (38 5)  (1020 421)  (1020 421)  LC_2 Logic Functioning bit
 (43 5)  (1025 421)  (1025 421)  LC_2 Logic Functioning bit
 (22 9)  (1004 425)  (1004 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 425)  (1005 425)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g2_2
 (24 9)  (1006 425)  (1006 425)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g2_2
 (25 9)  (1007 425)  (1007 425)  routing T_19_26.sp4_h_l_15 <X> T_19_26.lc_trk_g2_2
 (26 10)  (1008 426)  (1008 426)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 426)  (1009 426)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 426)  (1011 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 426)  (1014 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 426)  (1015 426)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 426)  (1020 426)  LC_5 Logic Functioning bit
 (39 10)  (1021 426)  (1021 426)  LC_5 Logic Functioning bit
 (42 10)  (1024 426)  (1024 426)  LC_5 Logic Functioning bit
 (43 10)  (1025 426)  (1025 426)  LC_5 Logic Functioning bit
 (27 11)  (1009 427)  (1009 427)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 427)  (1010 427)  routing T_19_26.lc_trk_g3_4 <X> T_19_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 427)  (1011 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 427)  (1012 427)  routing T_19_26.lc_trk_g1_3 <X> T_19_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 427)  (1013 427)  routing T_19_26.lc_trk_g2_2 <X> T_19_26.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 427)  (1014 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1017 427)  (1017 427)  routing T_19_26.lc_trk_g0_3 <X> T_19_26.input_2_5
 (38 11)  (1020 427)  (1020 427)  LC_5 Logic Functioning bit
 (43 11)  (1025 427)  (1025 427)  LC_5 Logic Functioning bit
 (53 11)  (1035 427)  (1035 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 13)  (993 429)  (993 429)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_h_r_11
 (13 13)  (995 429)  (995 429)  routing T_19_26.sp4_h_l_38 <X> T_19_26.sp4_h_r_11
 (15 15)  (997 431)  (997 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (16 15)  (998 431)  (998 431)  routing T_19_26.sp4_v_t_33 <X> T_19_26.lc_trk_g3_4
 (17 15)  (999 431)  (999 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_20_26

 (8 15)  (1044 431)  (1044 431)  routing T_20_26.sp4_h_l_47 <X> T_20_26.sp4_v_t_47


LogicTile_21_26

 (5 10)  (1095 426)  (1095 426)  routing T_21_26.sp4_v_t_37 <X> T_21_26.sp4_h_l_43
 (4 11)  (1094 427)  (1094 427)  routing T_21_26.sp4_v_t_37 <X> T_21_26.sp4_h_l_43
 (6 11)  (1096 427)  (1096 427)  routing T_21_26.sp4_v_t_37 <X> T_21_26.sp4_h_l_43


LogicTile_23_26

 (9 15)  (1207 431)  (1207 431)  routing T_23_26.sp4_v_b_2 <X> T_23_26.sp4_v_t_47
 (10 15)  (1208 431)  (1208 431)  routing T_23_26.sp4_v_b_2 <X> T_23_26.sp4_v_t_47


RAM_Tile_25_26

 (3 7)  (1309 423)  (1309 423)  routing T_25_26.sp12_h_l_23 <X> T_25_26.sp12_v_t_23


LogicTile_28_26

 (15 1)  (1471 417)  (1471 417)  routing T_28_26.sp4_v_t_5 <X> T_28_26.lc_trk_g0_0
 (16 1)  (1472 417)  (1472 417)  routing T_28_26.sp4_v_t_5 <X> T_28_26.lc_trk_g0_0
 (17 1)  (1473 417)  (1473 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 8)  (1483 424)  (1483 424)  routing T_28_26.lc_trk_g3_4 <X> T_28_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 424)  (1484 424)  routing T_28_26.lc_trk_g3_4 <X> T_28_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 424)  (1485 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 424)  (1486 424)  routing T_28_26.lc_trk_g3_4 <X> T_28_26.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 424)  (1488 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 424)  (1489 424)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 424)  (1490 424)  routing T_28_26.lc_trk_g3_0 <X> T_28_26.wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 424)  (1491 424)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (39 8)  (1495 424)  (1495 424)  LC_4 Logic Functioning bit
 (40 8)  (1496 424)  (1496 424)  LC_4 Logic Functioning bit
 (41 8)  (1497 424)  (1497 424)  LC_4 Logic Functioning bit
 (51 8)  (1507 424)  (1507 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (1485 425)  (1485 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1488 425)  (1488 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1489 425)  (1489 425)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (34 9)  (1490 425)  (1490 425)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (35 9)  (1491 425)  (1491 425)  routing T_28_26.lc_trk_g3_7 <X> T_28_26.input_2_4
 (36 9)  (1492 425)  (1492 425)  LC_4 Logic Functioning bit
 (38 9)  (1494 425)  (1494 425)  LC_4 Logic Functioning bit
 (39 9)  (1495 425)  (1495 425)  LC_4 Logic Functioning bit
 (40 9)  (1496 425)  (1496 425)  LC_4 Logic Functioning bit
 (41 9)  (1497 425)  (1497 425)  LC_4 Logic Functioning bit
 (16 13)  (1472 429)  (1472 429)  routing T_28_26.sp12_v_b_8 <X> T_28_26.lc_trk_g3_0
 (17 13)  (1473 429)  (1473 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (3 14)  (1459 430)  (1459 430)  routing T_28_26.sp12_v_b_1 <X> T_28_26.sp12_v_t_22
 (22 14)  (1478 430)  (1478 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1479 430)  (1479 430)  routing T_28_26.sp12_v_b_23 <X> T_28_26.lc_trk_g3_7
 (14 15)  (1470 431)  (1470 431)  routing T_28_26.sp4_r_v_b_44 <X> T_28_26.lc_trk_g3_4
 (17 15)  (1473 431)  (1473 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1477 431)  (1477 431)  routing T_28_26.sp12_v_b_23 <X> T_28_26.lc_trk_g3_7


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25

 (3 5)  (291 405)  (291 405)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0
 (3 5)  (399 405)  (399 405)  routing T_8_25.sp12_h_l_23 <X> T_8_25.sp12_h_r_0


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (2 4)  (710 404)  (710 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_25

 (5 13)  (767 413)  (767 413)  routing T_15_25.sp4_h_r_9 <X> T_15_25.sp4_v_b_9


LogicTile_16_25

 (2 8)  (818 408)  (818 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_25

 (8 1)  (882 401)  (882 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (9 1)  (883 401)  (883 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1
 (10 1)  (884 401)  (884 401)  routing T_17_25.sp4_h_l_42 <X> T_17_25.sp4_v_b_1


LogicTile_18_25

 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_l_23 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (5 15)  (987 415)  (987 415)  routing T_19_25.sp4_h_l_44 <X> T_19_25.sp4_v_t_44


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (19 2)  (1217 402)  (1217 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (3 6)  (1459 406)  (1459 406)  routing T_28_25.sp12_v_b_0 <X> T_28_25.sp12_v_t_23


LogicTile_29_25



LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (3 4)  (291 388)  (291 388)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0
 (3 5)  (291 389)  (291 389)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_h_r_0


LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_12_24

 (3 4)  (603 388)  (603 388)  routing T_12_24.sp12_v_b_0 <X> T_12_24.sp12_h_r_0
 (3 5)  (603 389)  (603 389)  routing T_12_24.sp12_v_b_0 <X> T_12_24.sp12_h_r_0


LogicTile_13_24



LogicTile_14_24

 (2 8)  (710 392)  (710 392)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24



LogicTile_17_24

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (5 15)  (879 399)  (879 399)  routing T_17_24.sp4_h_l_44 <X> T_17_24.sp4_v_t_44
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24

 (7 8)  (989 392)  (989 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_20_24

 (7 8)  (1043 392)  (1043 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_21_24

 (7 8)  (1097 392)  (1097 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 7)  (1255 391)  (1255 391)  routing T_24_24.sp12_h_l_23 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0
 (3 14)  (345 382)  (345 382)  routing T_7_23.sp12_h_r_1 <X> T_7_23.sp12_v_t_22
 (3 15)  (345 383)  (345 383)  routing T_7_23.sp12_h_r_1 <X> T_7_23.sp12_v_t_22


LogicTile_19_23

 (3 1)  (985 369)  (985 369)  routing T_19_23.sp12_h_l_23 <X> T_19_23.sp12_v_b_0
 (3 11)  (985 379)  (985 379)  routing T_19_23.sp12_v_b_1 <X> T_19_23.sp12_h_l_22


LogicTile_22_23

 (3 0)  (1147 368)  (1147 368)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0
 (3 1)  (1147 369)  (1147 369)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (1 10)  (1727 378)  (1727 378)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_10
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_4_22

 (3 5)  (183 357)  (183 357)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_h_r_0


LogicTile_6_22

 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


LogicTile_12_22

 (2 8)  (602 360)  (602 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_22

 (2 12)  (710 364)  (710 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_22

 (4 12)  (766 364)  (766 364)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (5 13)  (767 365)  (767 365)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_b_9
 (5 15)  (767 367)  (767 367)  routing T_15_22.sp4_h_l_44 <X> T_15_22.sp4_v_t_44


LogicTile_17_22

 (13 12)  (887 364)  (887 364)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_b_11


LogicTile_18_22

 (3 1)  (931 353)  (931 353)  routing T_18_22.sp12_h_l_23 <X> T_18_22.sp12_v_b_0


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_15_21

 (6 0)  (768 336)  (768 336)  routing T_15_21.sp4_v_t_44 <X> T_15_21.sp4_v_b_0
 (5 1)  (767 337)  (767 337)  routing T_15_21.sp4_v_t_44 <X> T_15_21.sp4_v_b_0


LogicTile_17_21

 (4 12)  (878 348)  (878 348)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_v_b_9
 (6 12)  (880 348)  (880 348)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_v_b_9


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0


LogicTile_23_21

 (6 8)  (1204 344)  (1204 344)  routing T_23_21.sp4_h_r_1 <X> T_23_21.sp4_v_b_6


LogicTile_24_21

 (19 13)  (1271 349)  (1271 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_21

 (5 1)  (1311 337)  (1311 337)  routing T_25_21.sp4_h_r_0 <X> T_25_21.sp4_v_b_0
 (8 5)  (1314 341)  (1314 341)  routing T_25_21.sp4_h_r_4 <X> T_25_21.sp4_v_b_4


LogicTile_29_21

 (6 3)  (1516 339)  (1516 339)  routing T_29_21.sp4_h_r_0 <X> T_29_21.sp4_h_l_37
 (9 6)  (1519 342)  (1519 342)  routing T_29_21.sp4_h_r_1 <X> T_29_21.sp4_h_l_41
 (10 6)  (1520 342)  (1520 342)  routing T_29_21.sp4_h_r_1 <X> T_29_21.sp4_h_l_41


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (11 7)  (1737 343)  (1737 343)  routing T_33_21.span4_vert_t_14 <X> T_33_21.span4_horz_37
 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (2 9)  (1728 345)  (1728 345)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


RAM_Tile_8_20

 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0


LogicTile_18_20

 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_v_b_0


LogicTile_20_20

 (3 1)  (1039 321)  (1039 321)  routing T_20_20.sp12_h_l_23 <X> T_20_20.sp12_v_b_0


LogicTile_23_20

 (11 8)  (1209 328)  (1209 328)  routing T_23_20.sp4_h_r_3 <X> T_23_20.sp4_v_b_8


LogicTile_24_20

 (19 15)  (1271 335)  (1271 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (1 10)  (1727 330)  (1727 330)  Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_10
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 6)  (129 310)  (129 310)  routing T_3_19.sp12_h_r_0 <X> T_3_19.sp12_v_t_23
 (3 7)  (129 311)  (129 311)  routing T_3_19.sp12_h_r_0 <X> T_3_19.sp12_v_t_23


LogicTile_4_19

 (3 4)  (183 308)  (183 308)  routing T_4_19.sp12_v_t_23 <X> T_4_19.sp12_h_r_0


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


RAM_Tile_8_19

 (19 15)  (415 319)  (415 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_11_19

 (4 4)  (550 308)  (550 308)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_v_b_3
 (5 5)  (551 309)  (551 309)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_v_b_3


LogicTile_14_19

 (19 10)  (727 314)  (727 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_19

 (3 3)  (765 307)  (765 307)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_l_23


LogicTile_16_19

 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (52 0)  (868 304)  (868 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (3 5)  (819 309)  (819 309)  routing T_16_19.sp12_h_l_23 <X> T_16_19.sp12_h_r_0
 (14 15)  (830 319)  (830 319)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g3_4
 (16 15)  (832 319)  (832 319)  routing T_16_19.sp12_v_b_20 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_17_19

 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (895 308)  (895 308)  routing T_17_19.sp12_h_r_3 <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 308)  (898 308)  routing T_17_19.sp12_h_r_3 <X> T_17_19.lc_trk_g1_3
 (21 5)  (895 309)  (895 309)  routing T_17_19.sp12_h_r_3 <X> T_17_19.lc_trk_g1_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (52 8)  (926 312)  (926 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 313)  (901 313)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (40 9)  (914 313)  (914 313)  LC_4 Logic Functioning bit
 (42 9)  (916 313)  (916 313)  LC_4 Logic Functioning bit
 (44 9)  (918 313)  (918 313)  LC_4 Logic Functioning bit
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_19

 (6 0)  (934 304)  (934 304)  routing T_18_19.sp4_v_t_44 <X> T_18_19.sp4_v_b_0
 (5 1)  (933 305)  (933 305)  routing T_18_19.sp4_v_t_44 <X> T_18_19.sp4_v_b_0
 (3 6)  (931 310)  (931 310)  routing T_18_19.sp12_v_b_0 <X> T_18_19.sp12_v_t_23
 (11 8)  (939 312)  (939 312)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_b_8
 (4 14)  (932 318)  (932 318)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (6 14)  (934 318)  (934 318)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44
 (5 15)  (933 319)  (933 319)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_t_44


LogicTile_20_19

 (19 10)  (1055 314)  (1055 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_19

 (6 8)  (1096 312)  (1096 312)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_6


LogicTile_22_19

 (4 7)  (1148 311)  (1148 311)  routing T_22_19.sp4_v_b_10 <X> T_22_19.sp4_h_l_38
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_19

 (6 12)  (1462 316)  (1462 316)  routing T_28_19.sp4_h_r_4 <X> T_28_19.sp4_v_b_9


LogicTile_32_19

 (8 6)  (1680 310)  (1680 310)  routing T_32_19.sp4_h_r_4 <X> T_32_19.sp4_h_l_41


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 9)  (1726 313)  (1726 313)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_h_l_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (3 4)  (495 292)  (495 292)  routing T_10_18.sp12_v_t_23 <X> T_10_18.sp12_h_r_0


LogicTile_12_18

 (2 8)  (602 296)  (602 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_18

 (14 3)  (722 291)  (722 291)  routing T_14_18.sp12_h_r_20 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp12_h_r_20 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp12_h_r_8 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (46 11)  (754 299)  (754 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (756 299)  (756 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (2 12)  (710 300)  (710 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_18

 (5 0)  (767 288)  (767 288)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_h_r_0
 (6 0)  (768 288)  (768 288)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_v_b_0
 (4 1)  (766 289)  (766 289)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_h_r_0
 (5 1)  (767 289)  (767 289)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_v_b_0
 (13 1)  (775 289)  (775 289)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_h_r_2


LogicTile_16_18

 (21 2)  (837 290)  (837 290)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g0_7
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 290)  (839 290)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g0_7
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp12_h_r_12 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_v_b_22 <X> T_16_18.lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.sp4_v_b_22 <X> T_16_18.lc_trk_g0_6
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.input_2_2
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (3 5)  (819 293)  (819 293)  routing T_16_18.sp12_h_l_23 <X> T_16_18.sp12_h_r_0
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (53 5)  (869 293)  (869 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (2 8)  (818 296)  (818 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 14)  (841 302)  (841 302)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp4_h_r_46 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (897 290)  (897 290)  routing T_17_18.sp12_h_l_12 <X> T_17_18.lc_trk_g0_7
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 290)  (909 290)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.input_2_1
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (51 2)  (925 290)  (925 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (900 291)  (900 291)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 291)  (909 291)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.input_2_1
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (21 4)  (895 292)  (895 292)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 292)  (898 292)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (21 5)  (895 293)  (895 293)  routing T_17_18.sp12_h_r_3 <X> T_17_18.lc_trk_g1_3
 (3 6)  (877 294)  (877 294)  routing T_17_18.sp12_v_b_0 <X> T_17_18.sp12_v_t_23
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (13 12)  (887 300)  (887 300)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_v_b_11
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 301)  (897 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (24 13)  (898 301)  (898 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (25 13)  (899 301)  (899 301)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g3_2
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_18_18

 (3 0)  (931 288)  (931 288)  routing T_18_18.sp12_v_t_23 <X> T_18_18.sp12_v_b_0
 (8 5)  (936 293)  (936 293)  routing T_18_18.sp4_h_l_47 <X> T_18_18.sp4_v_b_4
 (9 5)  (937 293)  (937 293)  routing T_18_18.sp4_h_l_47 <X> T_18_18.sp4_v_b_4
 (10 5)  (938 293)  (938 293)  routing T_18_18.sp4_h_l_47 <X> T_18_18.sp4_v_b_4


LogicTile_19_18

 (13 0)  (995 288)  (995 288)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_2
 (12 1)  (994 289)  (994 289)  routing T_19_18.sp4_h_l_39 <X> T_19_18.sp4_v_b_2
 (4 8)  (986 296)  (986 296)  routing T_19_18.sp4_h_l_37 <X> T_19_18.sp4_v_b_6
 (6 8)  (988 296)  (988 296)  routing T_19_18.sp4_h_l_37 <X> T_19_18.sp4_v_b_6
 (11 8)  (993 296)  (993 296)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_8
 (5 9)  (987 297)  (987 297)  routing T_19_18.sp4_h_l_37 <X> T_19_18.sp4_v_b_6
 (4 12)  (986 300)  (986 300)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9
 (5 13)  (987 301)  (987 301)  routing T_19_18.sp4_h_l_44 <X> T_19_18.sp4_v_b_9


LogicTile_20_18

 (3 0)  (1039 288)  (1039 288)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (3 1)  (1039 289)  (1039 289)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_18

 (10 13)  (1100 301)  (1100 301)  routing T_21_18.sp4_h_r_5 <X> T_21_18.sp4_v_b_10


LogicTile_22_18

 (2 0)  (1146 288)  (1146 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 8)  (1163 296)  (1163 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (1163 298)  (1163 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_25_18

 (12 9)  (1318 297)  (1318 297)  routing T_25_18.sp4_h_r_8 <X> T_25_18.sp4_v_b_8


LogicTile_29_18

 (11 11)  (1521 299)  (1521 299)  routing T_29_18.sp4_h_r_0 <X> T_29_18.sp4_h_l_45
 (13 11)  (1523 299)  (1523 299)  routing T_29_18.sp4_h_r_0 <X> T_29_18.sp4_h_l_45


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23
 (19 10)  (1583 298)  (1583 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_32_18

 (3 2)  (1675 290)  (1675 290)  routing T_32_18.sp12_v_t_23 <X> T_32_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0

 (11 7)  (1737 295)  (1737 295)  routing T_33_18.span4_vert_t_14 <X> T_33_18.span4_horz_37


IO_Tile_0_17

 (6 0)  (11 272)  (11 272)  routing T_0_17.span12_horz_17 <X> T_0_17.lc_trk_g0_1
 (7 0)  (10 272)  (10 272)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (8 1)  (9 273)  (9 273)  routing T_0_17.span12_horz_17 <X> T_0_17.lc_trk_g0_1
 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (3 10)  (183 282)  (183 282)  routing T_4_17.sp12_h_r_1 <X> T_4_17.sp12_h_l_22
 (3 11)  (183 283)  (183 283)  routing T_4_17.sp12_h_r_1 <X> T_4_17.sp12_h_l_22


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_t_23 <X> T_8_17.sp12_h_r_0


LogicTile_11_17

 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (47 4)  (593 276)  (593 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (37 6)  (583 278)  (583 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (41 6)  (587 278)  (587 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (47 6)  (593 278)  (593 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 278)  (596 278)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 279)  (582 279)  LC_3 Logic Functioning bit
 (37 7)  (583 279)  (583 279)  LC_3 Logic Functioning bit
 (39 7)  (585 279)  (585 279)  LC_3 Logic Functioning bit
 (40 7)  (586 279)  (586 279)  LC_3 Logic Functioning bit
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (1 8)  (547 280)  (547 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (547 281)  (547 281)  routing T_11_17.glb_netwk_4 <X> T_11_17.glb2local_1
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_v_t_14 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_v_t_14 <X> T_11_17.lc_trk_g3_3


LogicTile_12_17

 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_b_0
 (2 8)  (602 280)  (602 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_17

 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (2 12)  (710 284)  (710 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g3_7


LogicTile_15_17

 (4 0)  (766 272)  (766 272)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_v_b_0
 (5 0)  (767 272)  (767 272)  routing T_15_17.sp4_v_t_37 <X> T_15_17.sp4_h_r_0
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.bot_op_3 <X> T_15_17.lc_trk_g0_3
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.lc_trk_g0_2
 (25 1)  (787 273)  (787 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.lc_trk_g0_2
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.sp4_h_l_9 <X> T_15_17.lc_trk_g0_4
 (14 3)  (776 275)  (776 275)  routing T_15_17.sp4_h_l_9 <X> T_15_17.lc_trk_g0_4
 (15 3)  (777 275)  (777 275)  routing T_15_17.sp4_h_l_9 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_h_l_9 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (4 4)  (766 276)  (766 276)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_v_b_3
 (6 4)  (768 276)  (768 276)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_v_b_3
 (5 5)  (767 277)  (767 277)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_v_b_3
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 282)  (796 282)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (39 10)  (801 282)  (801 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (45 10)  (807 282)  (807 282)  LC_5 Logic Functioning bit
 (26 11)  (788 283)  (788 283)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (39 11)  (801 283)  (801 283)  LC_5 Logic Functioning bit
 (40 11)  (802 283)  (802 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (42 11)  (804 283)  (804 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (45 11)  (807 283)  (807 283)  LC_5 Logic Functioning bit
 (52 11)  (814 283)  (814 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g3_5
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r


LogicTile_16_17

 (3 0)  (819 272)  (819 272)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (3 1)  (819 273)  (819 273)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp12_h_r_8 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp4_v_b_5 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 278)  (834 278)  routing T_16_17.sp4_v_b_5 <X> T_16_17.lc_trk_g1_5
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (46 14)  (862 286)  (862 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (4 0)  (878 272)  (878 272)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_v_b_0
 (12 0)  (886 272)  (886 272)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_h_l_46 <X> T_17_17.sp4_h_r_2
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (0 5)  (874 277)  (874 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (3 5)  (877 277)  (877 277)  routing T_17_17.sp12_h_l_23 <X> T_17_17.sp12_h_r_0
 (10 5)  (884 277)  (884 277)  routing T_17_17.sp4_h_r_11 <X> T_17_17.sp4_v_b_4
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp4_v_b_11 <X> T_17_17.lc_trk_g1_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (52 6)  (926 278)  (926 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (44 7)  (918 279)  (918 279)  LC_3 Logic Functioning bit
 (8 9)  (882 281)  (882 281)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_v_b_7
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_v_b_9
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (37 0)  (965 272)  (965 272)  LC_0 Logic Functioning bit
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (3 1)  (931 273)  (931 273)  routing T_18_17.sp12_h_l_23 <X> T_18_17.sp12_v_b_0
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (961 273)  (961 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.input_2_0
 (34 1)  (962 273)  (962 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.input_2_0
 (35 1)  (963 273)  (963 273)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.input_2_0
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (40 1)  (968 273)  (968 273)  LC_0 Logic Functioning bit
 (41 1)  (969 273)  (969 273)  LC_0 Logic Functioning bit
 (42 1)  (970 273)  (970 273)  LC_0 Logic Functioning bit
 (2 4)  (930 276)  (930 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 8)  (949 280)  (949 280)  routing T_18_17.sp12_v_t_0 <X> T_18_17.lc_trk_g2_3
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (952 280)  (952 280)  routing T_18_17.sp12_v_t_0 <X> T_18_17.lc_trk_g2_3
 (6 9)  (934 281)  (934 281)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_h_r_6
 (21 9)  (949 281)  (949 281)  routing T_18_17.sp12_v_t_0 <X> T_18_17.lc_trk_g2_3
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (2 12)  (930 284)  (930 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (5 14)  (933 286)  (933 286)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_h_l_44
 (15 14)  (943 286)  (943 286)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g3_5
 (16 14)  (944 286)  (944 286)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.sp4_h_l_24 <X> T_18_17.lc_trk_g3_5
 (4 15)  (932 287)  (932 287)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_h_l_44


LogicTile_19_17

 (0 0)  (982 272)  (982 272)  Negative Clock bit

 (11 0)  (993 272)  (993 272)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_b_2
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (997 274)  (997 274)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g0_5
 (16 2)  (998 274)  (998 274)  routing T_19_17.sp4_v_b_21 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_1 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (13 3)  (995 275)  (995 275)  routing T_19_17.sp4_v_b_9 <X> T_19_17.sp4_h_l_39
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 276)  (1006 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (14 6)  (996 278)  (996 278)  routing T_19_17.sp12_h_l_3 <X> T_19_17.lc_trk_g1_4
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 7)  (996 279)  (996 279)  routing T_19_17.sp12_h_l_3 <X> T_19_17.lc_trk_g1_4
 (15 7)  (997 279)  (997 279)  routing T_19_17.sp12_h_l_3 <X> T_19_17.lc_trk_g1_4
 (17 7)  (999 279)  (999 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 286)  (1017 286)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.input_2_7
 (36 14)  (1018 286)  (1018 286)  LC_7 Logic Functioning bit
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g1_4 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (38 15)  (1020 287)  (1020 287)  LC_7 Logic Functioning bit
 (51 15)  (1033 287)  (1033 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_17

 (0 0)  (1036 272)  (1036 272)  Negative Clock bit

 (3 0)  (1039 272)  (1039 272)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_b_0
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (3 1)  (1039 273)  (1039 273)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_b_0
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_1 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 277)  (1036 277)  routing T_20_17.glb_netwk_3 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g1_4
 (14 7)  (1050 279)  (1050 279)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g1_4
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.sp12_h_l_3 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (41 12)  (1077 284)  (1077 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (45 12)  (1081 284)  (1081 284)  LC_6 Logic Functioning bit
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (38 13)  (1074 285)  (1074 285)  LC_6 Logic Functioning bit
 (40 13)  (1076 285)  (1076 285)  LC_6 Logic Functioning bit
 (42 13)  (1078 285)  (1078 285)  LC_6 Logic Functioning bit
 (51 13)  (1087 285)  (1087 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1036 286)  (1036 286)  routing T_20_17.glb_netwk_4 <X> T_20_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 286)  (1037 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_21_17

 (0 0)  (1090 272)  (1090 272)  Negative Clock bit

 (22 0)  (1112 272)  (1112 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1116 272)  (1116 272)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 272)  (1121 272)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 272)  (1123 272)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 272)  (1124 272)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 272)  (1126 272)  LC_0 Logic Functioning bit
 (38 0)  (1128 272)  (1128 272)  LC_0 Logic Functioning bit
 (45 0)  (1135 272)  (1135 272)  LC_0 Logic Functioning bit
 (11 1)  (1101 273)  (1101 273)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_h_r_2
 (21 1)  (1111 273)  (1111 273)  routing T_21_17.sp4_r_v_b_32 <X> T_21_17.lc_trk_g0_3
 (26 1)  (1116 273)  (1116 273)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g0_3 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g3_6 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (37 1)  (1127 273)  (1127 273)  LC_0 Logic Functioning bit
 (38 1)  (1128 273)  (1128 273)  LC_0 Logic Functioning bit
 (39 1)  (1129 273)  (1129 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (43 1)  (1133 273)  (1133 273)  LC_0 Logic Functioning bit
 (48 1)  (1138 273)  (1138 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 275)  (1090 275)  routing T_21_17.glb_netwk_1 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 277)  (1090 277)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (21 6)  (1111 278)  (1111 278)  routing T_21_17.sp12_h_l_4 <X> T_21_17.lc_trk_g1_7
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1114 278)  (1114 278)  routing T_21_17.sp12_h_l_4 <X> T_21_17.lc_trk_g1_7
 (21 7)  (1111 279)  (1111 279)  routing T_21_17.sp12_h_l_4 <X> T_21_17.lc_trk_g1_7
 (0 14)  (1090 286)  (1090 286)  routing T_21_17.glb_netwk_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1115 286)  (1115 286)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g3_6
 (22 15)  (1112 287)  (1112 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 287)  (1113 287)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g3_6
 (25 15)  (1115 287)  (1115 287)  routing T_21_17.sp4_v_b_38 <X> T_21_17.lc_trk_g3_6


LogicTile_23_17

 (11 0)  (1209 272)  (1209 272)  routing T_23_17.sp4_v_t_43 <X> T_23_17.sp4_v_b_2
 (13 0)  (1211 272)  (1211 272)  routing T_23_17.sp4_v_t_43 <X> T_23_17.sp4_v_b_2
 (4 8)  (1202 280)  (1202 280)  routing T_23_17.sp4_v_t_43 <X> T_23_17.sp4_v_b_6
 (8 9)  (1206 281)  (1206 281)  routing T_23_17.sp4_h_r_7 <X> T_23_17.sp4_v_b_7
 (4 15)  (1202 287)  (1202 287)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_h_l_44
 (6 15)  (1204 287)  (1204 287)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_h_l_44


LogicTile_24_17

 (3 0)  (1255 272)  (1255 272)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_b_0
 (3 1)  (1255 273)  (1255 273)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_v_b_0
 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (2 4)  (1254 276)  (1254 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 13)  (1271 285)  (1271 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_17

 (4 0)  (1310 272)  (1310 272)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_v_b_0
 (6 0)  (1312 272)  (1312 272)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_v_b_0
 (11 8)  (1317 280)  (1317 280)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_v_b_8
 (13 8)  (1319 280)  (1319 280)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_v_b_8
 (8 12)  (1314 284)  (1314 284)  routing T_25_17.sp4_h_l_39 <X> T_25_17.sp4_h_r_10
 (10 12)  (1316 284)  (1316 284)  routing T_25_17.sp4_h_l_39 <X> T_25_17.sp4_h_r_10


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 6)  (1459 278)  (1459 278)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_v_t_23
 (3 7)  (1459 279)  (1459 279)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_v_t_23


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6
 (6 9)  (1516 281)  (1516 281)  routing T_29_17.sp4_h_l_47 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23


LogicTile_32_17

 (3 2)  (1675 274)  (1675 274)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (3 3)  (1675 275)  (1675 275)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 2)  (0 258)  (0 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (4 14)  (13 270)  (13 270)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit
 (4 15)  (13 271)  (13 271)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (5 15)  (12 271)  (12 271)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (3 14)  (183 270)  (183 270)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22
 (3 15)  (183 271)  (183 271)  routing T_4_16.sp12_h_r_1 <X> T_4_16.sp12_v_t_22


LogicTile_6_16

 (3 14)  (291 270)  (291 270)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22
 (3 15)  (291 271)  (291 271)  routing T_6_16.sp12_h_r_1 <X> T_6_16.sp12_v_t_22


RAM_Tile_8_16

 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_h_l_23 <X> T_8_16.sp12_h_r_0


LogicTile_9_16

 (3 10)  (441 266)  (441 266)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22
 (3 11)  (441 267)  (441 267)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22


LogicTile_14_16

 (15 2)  (723 258)  (723 258)  routing T_14_16.sp12_h_r_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.sp12_h_r_5 <X> T_14_16.lc_trk_g0_5
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (18 3)  (726 259)  (726 259)  routing T_14_16.sp12_h_r_5 <X> T_14_16.lc_trk_g0_5
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (35 3)  (743 259)  (743 259)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.input_2_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (46 3)  (754 259)  (754 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g1_3
 (21 5)  (729 261)  (729 261)  routing T_14_16.top_op_3 <X> T_14_16.lc_trk_g1_3
 (26 6)  (734 262)  (734 262)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 262)  (743 262)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_3
 (39 6)  (747 262)  (747 262)  LC_3 Logic Functioning bit
 (40 6)  (748 262)  (748 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (52 6)  (760 262)  (760 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (736 263)  (736 263)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 263)  (740 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.sp4_r_v_b_34 <X> T_14_16.lc_trk_g2_2
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 12)  (733 268)  (733 268)  routing T_14_16.sp4_v_t_23 <X> T_14_16.lc_trk_g3_2
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_v_t_23 <X> T_14_16.lc_trk_g3_2
 (25 13)  (733 269)  (733 269)  routing T_14_16.sp4_v_t_23 <X> T_14_16.lc_trk_g3_2


LogicTile_15_16

 (21 0)  (783 256)  (783 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 256)  (787 256)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g0_2
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (47 0)  (809 256)  (809 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (44 1)  (806 257)  (806 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.bnr_op_5 <X> T_15_16.lc_trk_g0_5
 (15 3)  (777 259)  (777 259)  routing T_15_16.bot_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (780 259)  (780 259)  routing T_15_16.bnr_op_5 <X> T_15_16.lc_trk_g0_5
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.input_2_2
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 262)  (785 262)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.sp4_v_b_23 <X> T_15_16.lc_trk_g1_7
 (25 6)  (787 262)  (787 262)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g1_6
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.input_2_3
 (36 6)  (798 262)  (798 262)  LC_3 Logic Functioning bit
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g1_6
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.input_2_3
 (34 7)  (796 263)  (796 263)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (25 8)  (787 264)  (787 264)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g2_2
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (45 8)  (807 264)  (807 264)  LC_4 Logic Functioning bit
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g2_2
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (42 9)  (804 265)  (804 265)  LC_4 Logic Functioning bit
 (52 9)  (814 265)  (814 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (776 266)  (776 266)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g2_4
 (15 10)  (777 266)  (777 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (19 10)  (781 266)  (781 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g2_6
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (48 10)  (810 266)  (810 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (44 11)  (806 267)  (806 267)  LC_5 Logic Functioning bit
 (15 12)  (777 268)  (777 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (26 12)  (788 268)  (788 268)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (40 12)  (802 268)  (802 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (795 269)  (795 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_6
 (34 13)  (796 269)  (796 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_6
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (44 13)  (806 269)  (806 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 270)  (776 270)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g3_5
 (21 14)  (783 270)  (783 270)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g3_7
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g3_7
 (25 14)  (787 270)  (787 270)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g3_6
 (15 15)  (777 271)  (777 271)  routing T_15_16.rgt_op_4 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 271)  (786 271)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g3_6


LogicTile_16_16

 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.bot_op_3 <X> T_16_16.lc_trk_g0_3
 (25 0)  (841 256)  (841 256)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g0_2
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 257)  (840 257)  routing T_16_16.lft_op_2 <X> T_16_16.lc_trk_g0_2
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 257)  (849 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_0
 (34 1)  (850 257)  (850 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_0
 (35 1)  (851 257)  (851 257)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.input_2_0
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (46 1)  (862 257)  (862 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.sp4_v_t_1 <X> T_16_16.lc_trk_g0_4
 (21 2)  (837 258)  (837 258)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g0_7
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 258)  (839 258)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g0_7
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (40 2)  (856 258)  (856 258)  LC_1 Logic Functioning bit
 (42 2)  (858 258)  (858 258)  LC_1 Logic Functioning bit
 (14 3)  (830 259)  (830 259)  routing T_16_16.sp4_v_t_1 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp4_v_t_1 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (837 259)  (837 259)  routing T_16_16.sp4_v_b_15 <X> T_16_16.lc_trk_g0_7
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.bot_op_6 <X> T_16_16.lc_trk_g0_6
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (41 3)  (857 259)  (857 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (40 4)  (856 260)  (856 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (50 4)  (866 260)  (866 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 261)  (840 261)  routing T_16_16.bot_op_2 <X> T_16_16.lc_trk_g1_2
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.bot_op_7 <X> T_16_16.lc_trk_g1_7
 (25 6)  (841 262)  (841 262)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (47 6)  (863 262)  (863 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (22 7)  (838 263)  (838 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 263)  (840 263)  routing T_16_16.lft_op_6 <X> T_16_16.lc_trk_g1_6
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (2 8)  (818 264)  (818 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (5 8)  (821 264)  (821 264)  routing T_16_16.sp4_v_b_0 <X> T_16_16.sp4_h_r_6
 (21 8)  (837 264)  (837 264)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g2_3
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g2_3
 (26 8)  (842 264)  (842 264)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (4 9)  (820 265)  (820 265)  routing T_16_16.sp4_v_b_0 <X> T_16_16.sp4_h_r_6
 (6 9)  (822 265)  (822 265)  routing T_16_16.sp4_v_b_0 <X> T_16_16.sp4_h_r_6
 (21 9)  (837 265)  (837 265)  routing T_16_16.sp12_v_t_0 <X> T_16_16.lc_trk_g2_3
 (26 9)  (842 265)  (842 265)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 265)  (851 265)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.input_2_4
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (841 266)  (841 266)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g2_6
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (3 11)  (819 267)  (819 267)  routing T_16_16.sp12_v_b_1 <X> T_16_16.sp12_h_l_22
 (18 11)  (834 267)  (834 267)  routing T_16_16.sp4_r_v_b_37 <X> T_16_16.lc_trk_g2_5
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g1_6 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (21 12)  (837 268)  (837 268)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (868 268)  (868 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (837 269)  (837 269)  routing T_16_16.sp4_h_r_43 <X> T_16_16.lc_trk_g3_3
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp12_v_t_9 <X> T_16_16.lc_trk_g3_2
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (25 14)  (841 270)  (841 270)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (15 0)  (889 256)  (889 256)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g0_1
 (16 0)  (890 256)  (890 256)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g0_1
 (17 0)  (891 256)  (891 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (892 256)  (892 256)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g0_1
 (18 1)  (892 257)  (892 257)  routing T_17_16.sp4_h_l_4 <X> T_17_16.lc_trk_g0_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 258)  (904 258)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (39 2)  (913 258)  (913 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (47 2)  (921 258)  (921 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (888 259)  (888 259)  routing T_17_16.sp4_r_v_b_28 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (901 259)  (901 259)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (8 4)  (882 260)  (882 260)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_r_4
 (9 4)  (883 260)  (883 260)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_r_4
 (10 4)  (884 260)  (884 260)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_h_r_4
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (897 262)  (897 262)  routing T_17_16.sp4_v_b_23 <X> T_17_16.lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.sp4_v_b_23 <X> T_17_16.lc_trk_g1_7
 (25 6)  (899 262)  (899 262)  routing T_17_16.sp4_v_t_3 <X> T_17_16.lc_trk_g1_6
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_3
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (40 6)  (914 262)  (914 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (889 263)  (889 263)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g1_4
 (16 7)  (890 263)  (890 263)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 263)  (897 263)  routing T_17_16.sp4_v_t_3 <X> T_17_16.lc_trk_g1_6
 (25 7)  (899 263)  (899 263)  routing T_17_16.sp4_v_t_3 <X> T_17_16.lc_trk_g1_6
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_3
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_8
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g2_3
 (21 9)  (895 265)  (895 265)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g2_3
 (5 10)  (879 266)  (879 266)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_h_l_43
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 266)  (905 266)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (4 11)  (878 267)  (878 267)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_h_l_43
 (18 11)  (892 267)  (892 267)  routing T_17_16.sp4_r_v_b_37 <X> T_17_16.lc_trk_g2_5
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (897 267)  (897 267)  routing T_17_16.sp12_v_b_14 <X> T_17_16.lc_trk_g2_6
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 267)  (906 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (907 267)  (907 267)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_5
 (35 11)  (909 267)  (909 267)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_5
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (14 12)  (888 268)  (888 268)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g3_0
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (40 12)  (914 268)  (914 268)  LC_6 Logic Functioning bit
 (50 12)  (924 268)  (924 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (926 268)  (926 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (889 269)  (889 269)  routing T_17_16.rgt_op_0 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (40 13)  (914 269)  (914 269)  LC_6 Logic Functioning bit
 (41 13)  (915 269)  (915 269)  LC_6 Logic Functioning bit
 (21 14)  (895 270)  (895 270)  routing T_17_16.sp4_h_r_39 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_r_39 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_r_39 <X> T_17_16.lc_trk_g3_7
 (13 15)  (887 271)  (887 271)  routing T_17_16.sp4_v_b_6 <X> T_17_16.sp4_h_l_46


LogicTile_18_16

 (14 0)  (942 256)  (942 256)  routing T_18_16.bnr_op_0 <X> T_18_16.lc_trk_g0_0
 (15 0)  (943 256)  (943 256)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (16 0)  (944 256)  (944 256)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (946 256)  (946 256)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_0 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (14 1)  (942 257)  (942 257)  routing T_18_16.bnr_op_0 <X> T_18_16.lc_trk_g0_0
 (17 1)  (945 257)  (945 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (946 257)  (946 257)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g0_1
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (950 258)  (950 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 258)  (951 258)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g0_7
 (24 2)  (952 258)  (952 258)  routing T_18_16.sp4_v_b_23 <X> T_18_16.lc_trk_g0_7
 (28 2)  (956 258)  (956 258)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 258)  (959 258)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 258)  (961 258)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g3_5 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (40 2)  (968 258)  (968 258)  LC_1 Logic Functioning bit
 (50 2)  (978 258)  (978 258)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 258)  (980 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 259)  (958 259)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 259)  (964 259)  LC_1 Logic Functioning bit
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (38 3)  (966 259)  (966 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (40 3)  (968 259)  (968 259)  LC_1 Logic Functioning bit
 (41 3)  (969 259)  (969 259)  LC_1 Logic Functioning bit
 (17 4)  (945 260)  (945 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (949 260)  (949 260)  routing T_18_16.sp4_v_b_11 <X> T_18_16.lc_trk_g1_3
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (951 260)  (951 260)  routing T_18_16.sp4_v_b_11 <X> T_18_16.lc_trk_g1_3
 (14 5)  (942 261)  (942 261)  routing T_18_16.top_op_0 <X> T_18_16.lc_trk_g1_0
 (15 5)  (943 261)  (943 261)  routing T_18_16.top_op_0 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (949 261)  (949 261)  routing T_18_16.sp4_v_b_11 <X> T_18_16.lc_trk_g1_3
 (21 6)  (949 262)  (949 262)  routing T_18_16.sp4_v_b_15 <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (951 262)  (951 262)  routing T_18_16.sp4_v_b_15 <X> T_18_16.lc_trk_g1_7
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (41 6)  (969 262)  (969 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (21 7)  (949 263)  (949 263)  routing T_18_16.sp4_v_b_15 <X> T_18_16.lc_trk_g1_7
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (38 7)  (966 263)  (966 263)  LC_3 Logic Functioning bit
 (39 7)  (967 263)  (967 263)  LC_3 Logic Functioning bit
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (41 7)  (969 263)  (969 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (1 8)  (929 264)  (929 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (3 8)  (931 264)  (931 264)  routing T_18_16.sp12_h_r_1 <X> T_18_16.sp12_v_b_1
 (22 8)  (950 264)  (950 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (956 264)  (956 264)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 264)  (959 264)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 264)  (961 264)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (1 9)  (929 265)  (929 265)  routing T_18_16.glb_netwk_4 <X> T_18_16.glb2local_1
 (3 9)  (931 265)  (931 265)  routing T_18_16.sp12_h_r_1 <X> T_18_16.sp12_v_b_1
 (14 9)  (942 265)  (942 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (15 9)  (943 265)  (943 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_h_r_24 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 265)  (953 265)  routing T_18_16.sp4_r_v_b_34 <X> T_18_16.lc_trk_g2_2
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 265)  (955 265)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 265)  (958 265)  routing T_18_16.lc_trk_g2_3 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 265)  (960 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (962 265)  (962 265)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.input_2_4
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (17 10)  (945 266)  (945 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (50 10)  (978 266)  (978 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (951 267)  (951 267)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g2_6
 (24 11)  (952 267)  (952 267)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g2_6
 (25 11)  (953 267)  (953 267)  routing T_18_16.sp4_h_r_30 <X> T_18_16.lc_trk_g2_6
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 267)  (964 267)  LC_5 Logic Functioning bit
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (38 11)  (966 267)  (966 267)  LC_5 Logic Functioning bit
 (12 12)  (940 268)  (940 268)  routing T_18_16.sp4_v_b_11 <X> T_18_16.sp4_h_r_11
 (14 12)  (942 268)  (942 268)  routing T_18_16.sp4_h_r_40 <X> T_18_16.lc_trk_g3_0
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 268)  (951 268)  routing T_18_16.sp12_v_b_11 <X> T_18_16.lc_trk_g3_3
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (11 13)  (939 269)  (939 269)  routing T_18_16.sp4_v_b_11 <X> T_18_16.sp4_h_r_11
 (14 13)  (942 269)  (942 269)  routing T_18_16.sp4_h_r_40 <X> T_18_16.lc_trk_g3_0
 (15 13)  (943 269)  (943 269)  routing T_18_16.sp4_h_r_40 <X> T_18_16.lc_trk_g3_0
 (16 13)  (944 269)  (944 269)  routing T_18_16.sp4_h_r_40 <X> T_18_16.lc_trk_g3_0
 (17 13)  (945 269)  (945 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 269)  (956 269)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (15 14)  (943 270)  (943 270)  routing T_18_16.sp4_v_t_32 <X> T_18_16.lc_trk_g3_5
 (16 14)  (944 270)  (944 270)  routing T_18_16.sp4_v_t_32 <X> T_18_16.lc_trk_g3_5
 (17 14)  (945 270)  (945 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (949 270)  (949 270)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 270)  (954 270)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 270)  (955 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 270)  (956 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 270)  (958 270)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 270)  (961 270)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 270)  (964 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (43 14)  (971 270)  (971 270)  LC_7 Logic Functioning bit
 (45 14)  (973 270)  (973 270)  LC_7 Logic Functioning bit
 (50 14)  (978 270)  (978 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 270)  (979 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (931 271)  (931 271)  routing T_18_16.sp12_h_l_22 <X> T_18_16.sp12_v_t_22
 (26 15)  (954 271)  (954 271)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 271)  (956 271)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 271)  (958 271)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (38 15)  (966 271)  (966 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (41 15)  (969 271)  (969 271)  LC_7 Logic Functioning bit
 (42 15)  (970 271)  (970 271)  LC_7 Logic Functioning bit
 (43 15)  (971 271)  (971 271)  LC_7 Logic Functioning bit
 (46 15)  (974 271)  (974 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_16

 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 257)  (1013 257)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 257)  (1015 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (35 1)  (1017 257)  (1017 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.input_2_0
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 258)  (997 258)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g0_5
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 258)  (1000 258)  routing T_19_16.lft_op_5 <X> T_19_16.lc_trk_g0_5
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (40 2)  (1022 258)  (1022 258)  LC_1 Logic Functioning bit
 (42 2)  (1024 258)  (1024 258)  LC_1 Logic Functioning bit
 (43 2)  (1025 258)  (1025 258)  LC_1 Logic Functioning bit
 (50 2)  (1032 258)  (1032 258)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (1003 259)  (1003 259)  routing T_19_16.sp4_r_v_b_31 <X> T_19_16.lc_trk_g0_7
 (37 3)  (1019 259)  (1019 259)  LC_1 Logic Functioning bit
 (39 3)  (1021 259)  (1021 259)  LC_1 Logic Functioning bit
 (40 3)  (1022 259)  (1022 259)  LC_1 Logic Functioning bit
 (42 3)  (1024 259)  (1024 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (16 4)  (998 260)  (998 260)  routing T_19_16.sp4_v_b_1 <X> T_19_16.lc_trk_g1_1
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1000 260)  (1000 260)  routing T_19_16.sp4_v_b_1 <X> T_19_16.lc_trk_g1_1
 (21 4)  (1003 260)  (1003 260)  routing T_19_16.sp4_h_r_11 <X> T_19_16.lc_trk_g1_3
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 260)  (1005 260)  routing T_19_16.sp4_h_r_11 <X> T_19_16.lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.sp4_h_r_11 <X> T_19_16.lc_trk_g1_3
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 260)  (1012 260)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g2_5 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (43 4)  (1025 260)  (1025 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (50 4)  (1032 260)  (1032 260)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (999 261)  (999 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (40 5)  (1022 261)  (1022 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (48 5)  (1030 261)  (1030 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (994 262)  (994 262)  routing T_19_16.sp4_v_b_5 <X> T_19_16.sp4_h_l_40
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp4_v_b_13 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 262)  (1000 262)  routing T_19_16.sp4_v_b_13 <X> T_19_16.lc_trk_g1_5
 (21 6)  (1003 262)  (1003 262)  routing T_19_16.wire_logic_cluster/lc_7/out <X> T_19_16.lc_trk_g1_7
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 262)  (1007 262)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (18 7)  (1000 263)  (1000 263)  routing T_19_16.sp4_v_b_13 <X> T_19_16.lc_trk_g1_5
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1005 263)  (1005 263)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (24 7)  (1006 263)  (1006 263)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (25 7)  (1007 263)  (1007 263)  routing T_19_16.sp4_h_l_11 <X> T_19_16.lc_trk_g1_6
 (21 8)  (1003 264)  (1003 264)  routing T_19_16.sp12_v_t_0 <X> T_19_16.lc_trk_g2_3
 (22 8)  (1004 264)  (1004 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1006 264)  (1006 264)  routing T_19_16.sp12_v_t_0 <X> T_19_16.lc_trk_g2_3
 (25 8)  (1007 264)  (1007 264)  routing T_19_16.wire_logic_cluster/lc_2/out <X> T_19_16.lc_trk_g2_2
 (21 9)  (1003 265)  (1003 265)  routing T_19_16.sp12_v_t_0 <X> T_19_16.lc_trk_g2_3
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (14 10)  (996 266)  (996 266)  routing T_19_16.sp12_v_t_3 <X> T_19_16.lc_trk_g2_4
 (17 10)  (999 266)  (999 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 266)  (1000 266)  routing T_19_16.wire_logic_cluster/lc_5/out <X> T_19_16.lc_trk_g2_5
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 266)  (1013 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 266)  (1015 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 266)  (1017 266)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.input_2_5
 (14 11)  (996 267)  (996 267)  routing T_19_16.sp12_v_t_3 <X> T_19_16.lc_trk_g2_4
 (15 11)  (997 267)  (997 267)  routing T_19_16.sp12_v_t_3 <X> T_19_16.lc_trk_g2_4
 (17 11)  (999 267)  (999 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 267)  (1014 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 267)  (1016 267)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.input_2_5
 (35 11)  (1017 267)  (1017 267)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.input_2_5
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (4 12)  (986 268)  (986 268)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9
 (12 12)  (994 268)  (994 268)  routing T_19_16.sp4_v_b_5 <X> T_19_16.sp4_h_r_11
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1008 268)  (1008 268)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 268)  (1010 268)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 268)  (1015 268)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (42 12)  (1024 268)  (1024 268)  LC_6 Logic Functioning bit
 (43 12)  (1025 268)  (1025 268)  LC_6 Logic Functioning bit
 (50 12)  (1032 268)  (1032 268)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (987 269)  (987 269)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_v_b_9
 (11 13)  (993 269)  (993 269)  routing T_19_16.sp4_v_b_5 <X> T_19_16.sp4_h_r_11
 (13 13)  (995 269)  (995 269)  routing T_19_16.sp4_v_b_5 <X> T_19_16.sp4_h_r_11
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1003 269)  (1003 269)  routing T_19_16.sp4_r_v_b_43 <X> T_19_16.lc_trk_g3_3
 (27 13)  (1009 269)  (1009 269)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 269)  (1010 269)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 269)  (1011 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 269)  (1013 269)  routing T_19_16.lc_trk_g2_3 <X> T_19_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 269)  (1018 269)  LC_6 Logic Functioning bit
 (37 13)  (1019 269)  (1019 269)  LC_6 Logic Functioning bit
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_4 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 270)  (1013 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 270)  (1016 270)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (50 14)  (1032 270)  (1032 270)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1034 270)  (1034 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (38 15)  (1020 271)  (1020 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (43 15)  (1025 271)  (1025 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (17 0)  (1053 256)  (1053 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (1054 257)  (1054 257)  routing T_20_16.sp4_r_v_b_34 <X> T_20_16.lc_trk_g0_1
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_7 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_7 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_7 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 261)  (1036 261)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (8 6)  (1044 262)  (1044 262)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_h_l_41
 (9 6)  (1045 262)  (1045 262)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_h_l_41
 (10 6)  (1046 262)  (1046 262)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_h_l_41
 (26 8)  (1062 264)  (1062 264)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 264)  (1067 264)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 264)  (1070 264)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 264)  (1072 264)  LC_4 Logic Functioning bit
 (38 8)  (1074 264)  (1074 264)  LC_4 Logic Functioning bit
 (41 8)  (1077 264)  (1077 264)  LC_4 Logic Functioning bit
 (43 8)  (1079 264)  (1079 264)  LC_4 Logic Functioning bit
 (45 8)  (1081 264)  (1081 264)  LC_4 Logic Functioning bit
 (51 8)  (1087 264)  (1087 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (28 9)  (1064 265)  (1064 265)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 265)  (1067 265)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 265)  (1073 265)  LC_4 Logic Functioning bit
 (39 9)  (1075 265)  (1075 265)  LC_4 Logic Functioning bit
 (41 9)  (1077 265)  (1077 265)  LC_4 Logic Functioning bit
 (43 9)  (1079 265)  (1079 265)  LC_4 Logic Functioning bit
 (14 11)  (1050 267)  (1050 267)  routing T_20_16.sp4_r_v_b_36 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1036 270)  (1036 270)  routing T_20_16.glb_netwk_4 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_16

 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1113 256)  (1113 256)  routing T_21_16.sp12_h_r_11 <X> T_21_16.lc_trk_g0_3
 (26 0)  (1116 256)  (1116 256)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (1121 256)  (1121 256)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 256)  (1123 256)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (37 0)  (1127 256)  (1127 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (45 0)  (1135 256)  (1135 256)  LC_0 Logic Functioning bit
 (48 0)  (1138 256)  (1138 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (1117 257)  (1117 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 257)  (1118 257)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 257)  (1124 257)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_0
 (35 1)  (1125 257)  (1125 257)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_0
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (37 1)  (1127 257)  (1127 257)  LC_0 Logic Functioning bit
 (40 1)  (1130 257)  (1130 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 259)  (1090 259)  routing T_21_16.glb_netwk_7 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 260)  (1091 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1113 260)  (1113 260)  routing T_21_16.sp4_h_r_3 <X> T_21_16.lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.sp4_h_r_3 <X> T_21_16.lc_trk_g1_3
 (0 5)  (1090 261)  (1090 261)  routing T_21_16.glb_netwk_3 <X> T_21_16.wire_logic_cluster/lc_7/cen
 (21 5)  (1111 261)  (1111 261)  routing T_21_16.sp4_h_r_3 <X> T_21_16.lc_trk_g1_3
 (4 6)  (1094 262)  (1094 262)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (5 7)  (1095 263)  (1095 263)  routing T_21_16.sp4_h_r_3 <X> T_21_16.sp4_v_t_38
 (8 9)  (1098 265)  (1098 265)  routing T_21_16.sp4_h_r_7 <X> T_21_16.sp4_v_b_7
 (14 10)  (1104 266)  (1104 266)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g2_4
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (1104 267)  (1104 267)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g2_4
 (16 11)  (1106 267)  (1106 267)  routing T_21_16.sp4_v_b_36 <X> T_21_16.lc_trk_g2_4
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1108 267)  (1108 267)  routing T_21_16.sp4_r_v_b_37 <X> T_21_16.lc_trk_g2_5
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 268)  (1113 268)  routing T_21_16.sp4_v_t_30 <X> T_21_16.lc_trk_g3_3
 (24 12)  (1114 268)  (1114 268)  routing T_21_16.sp4_v_t_30 <X> T_21_16.lc_trk_g3_3
 (28 12)  (1118 268)  (1118 268)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (37 12)  (1127 268)  (1127 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (45 12)  (1135 268)  (1135 268)  LC_6 Logic Functioning bit
 (51 12)  (1141 268)  (1141 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 269)  (1118 269)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 269)  (1127 269)  LC_6 Logic Functioning bit
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (0 14)  (1090 270)  (1090 270)  routing T_21_16.glb_netwk_4 <X> T_21_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 270)  (1091 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 270)  (1125 270)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_7
 (36 14)  (1126 270)  (1126 270)  LC_7 Logic Functioning bit
 (38 14)  (1128 270)  (1128 270)  LC_7 Logic Functioning bit
 (39 14)  (1129 270)  (1129 270)  LC_7 Logic Functioning bit
 (43 14)  (1133 270)  (1133 270)  LC_7 Logic Functioning bit
 (45 14)  (1135 270)  (1135 270)  LC_7 Logic Functioning bit
 (47 14)  (1137 270)  (1137 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (3 15)  (1093 271)  (1093 271)  routing T_21_16.sp12_h_l_22 <X> T_21_16.sp12_v_t_22
 (18 15)  (1108 271)  (1108 271)  routing T_21_16.sp4_r_v_b_45 <X> T_21_16.lc_trk_g3_5
 (26 15)  (1116 271)  (1116 271)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 271)  (1122 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1123 271)  (1123 271)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_7
 (37 15)  (1127 271)  (1127 271)  LC_7 Logic Functioning bit
 (38 15)  (1128 271)  (1128 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (42 15)  (1132 271)  (1132 271)  LC_7 Logic Functioning bit


LogicTile_22_16

 (2 4)  (1146 260)  (1146 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 15)  (1163 271)  (1163 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_16

 (3 7)  (1201 263)  (1201 263)  routing T_23_16.sp12_h_l_23 <X> T_23_16.sp12_v_t_23
 (11 12)  (1209 268)  (1209 268)  routing T_23_16.sp4_v_t_45 <X> T_23_16.sp4_v_b_11
 (12 13)  (1210 269)  (1210 269)  routing T_23_16.sp4_v_t_45 <X> T_23_16.sp4_v_b_11


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_6_15

 (3 4)  (291 244)  (291 244)  routing T_6_15.sp12_v_t_23 <X> T_6_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_11_15

 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_r_0
 (2 8)  (548 248)  (548 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_15

 (2 4)  (656 244)  (656 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 12)  (656 252)  (656 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_15

 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (53 0)  (761 240)  (761 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (44 1)  (752 241)  (752 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 5)  (719 245)  (719 245)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_h_r_5
 (13 5)  (721 245)  (721 245)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_h_r_5
 (14 5)  (722 245)  (722 245)  routing T_14_15.sp12_h_r_16 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp12_h_r_16 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (3 8)  (711 248)  (711 248)  routing T_14_15.sp12_v_t_22 <X> T_14_15.sp12_v_b_1
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_15

 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g0_5
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (39 3)  (801 243)  (801 243)  LC_1 Logic Functioning bit
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (25 7)  (787 247)  (787 247)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g1_6
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (15 10)  (777 250)  (777 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (25 10)  (787 250)  (787 250)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g2_6
 (27 11)  (789 251)  (789 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (14 12)  (776 252)  (776 252)  routing T_15_15.sp4_v_t_21 <X> T_15_15.lc_trk_g3_0
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g3_1
 (14 13)  (776 253)  (776 253)  routing T_15_15.sp4_v_t_21 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_v_t_21 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 14)  (783 254)  (783 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7


LogicTile_16_15

 (14 0)  (830 240)  (830 240)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.bnr_op_1 <X> T_16_15.lc_trk_g0_1
 (25 0)  (841 240)  (841 240)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g0_2
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (8 1)  (824 241)  (824 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (9 1)  (825 241)  (825 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (10 1)  (826 241)  (826 241)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_b_1
 (15 1)  (831 241)  (831 241)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (834 241)  (834 241)  routing T_16_15.bnr_op_1 <X> T_16_15.lc_trk_g0_1
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 241)  (839 241)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.sp4_h_r_10 <X> T_16_15.lc_trk_g0_2
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.bot_op_7 <X> T_16_15.lc_trk_g0_7
 (26 2)  (842 242)  (842 242)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (41 2)  (857 242)  (857 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (50 2)  (866 242)  (866 242)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (831 243)  (831 243)  routing T_16_15.bot_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.top_op_6 <X> T_16_15.lc_trk_g0_6
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (53 3)  (869 243)  (869 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (830 244)  (830 244)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 244)  (849 244)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (40 4)  (856 244)  (856 244)  LC_2 Logic Functioning bit
 (42 4)  (858 244)  (858 244)  LC_2 Logic Functioning bit
 (14 5)  (830 245)  (830 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.sp12_h_r_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (21 6)  (837 246)  (837 246)  routing T_16_15.bnr_op_7 <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (50 6)  (866 246)  (866 246)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (869 246)  (869 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (837 247)  (837 247)  routing T_16_15.bnr_op_7 <X> T_16_15.lc_trk_g1_7
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (1 8)  (817 248)  (817 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (21 8)  (837 248)  (837 248)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (1 9)  (817 249)  (817 249)  routing T_16_15.glb_netwk_4 <X> T_16_15.glb2local_1
 (21 9)  (837 249)  (837 249)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g2_3
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (48 9)  (864 249)  (864 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g2_5
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (26 12)  (842 252)  (842 252)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (40 12)  (856 252)  (856 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (26 13)  (842 253)  (842 253)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (14 14)  (830 254)  (830 254)  routing T_16_15.sp12_v_t_3 <X> T_16_15.lc_trk_g3_4
 (21 14)  (837 254)  (837 254)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (50 14)  (866 254)  (866 254)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (828 255)  (828 255)  routing T_16_15.sp4_h_l_46 <X> T_16_15.sp4_v_t_46
 (14 15)  (830 255)  (830 255)  routing T_16_15.sp12_v_t_3 <X> T_16_15.lc_trk_g3_4
 (15 15)  (831 255)  (831 255)  routing T_16_15.sp12_v_t_3 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (40 0)  (914 240)  (914 240)  LC_0 Logic Functioning bit
 (42 0)  (916 240)  (916 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (53 0)  (927 240)  (927 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 242)  (878 242)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_v_t_37
 (6 2)  (880 242)  (880 242)  routing T_17_15.sp4_v_b_4 <X> T_17_15.sp4_v_t_37
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 245)  (874 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (3 8)  (877 248)  (877 248)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_v_b_1
 (8 8)  (882 248)  (882 248)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_h_r_7
 (9 8)  (883 248)  (883 248)  routing T_17_15.sp4_v_b_7 <X> T_17_15.sp4_h_r_7
 (16 8)  (890 248)  (890 248)  routing T_17_15.sp4_v_t_12 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.sp4_v_t_12 <X> T_17_15.lc_trk_g2_1
 (14 10)  (888 250)  (888 250)  routing T_17_15.sp4_v_t_17 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_v_t_17 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (14 12)  (888 252)  (888 252)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.tnr_op_3 <X> T_17_15.lc_trk_g3_3
 (14 13)  (888 253)  (888 253)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (15 13)  (889 253)  (889 253)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (16 13)  (890 253)  (890 253)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (12 0)  (940 240)  (940 240)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_h_r_2
 (31 0)  (959 240)  (959 240)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 240)  (964 240)  LC_0 Logic Functioning bit
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (38 0)  (966 240)  (966 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (45 0)  (973 240)  (973 240)  LC_0 Logic Functioning bit
 (11 1)  (939 241)  (939 241)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_h_r_2
 (13 1)  (941 241)  (941 241)  routing T_18_15.sp4_v_b_8 <X> T_18_15.sp4_h_r_2
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (38 1)  (966 241)  (966 241)  LC_0 Logic Functioning bit
 (39 1)  (967 241)  (967 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 242)  (961 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (47 3)  (975 243)  (975 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 244)  (961 244)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (31 5)  (959 245)  (959 245)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 245)  (964 245)  LC_2 Logic Functioning bit
 (37 5)  (965 245)  (965 245)  LC_2 Logic Functioning bit
 (38 5)  (966 245)  (966 245)  LC_2 Logic Functioning bit
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (26 6)  (954 246)  (954 246)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (41 6)  (969 246)  (969 246)  LC_3 Logic Functioning bit
 (43 6)  (971 246)  (971 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (46 6)  (974 246)  (974 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (942 247)  (942 247)  routing T_18_15.sp12_h_r_20 <X> T_18_15.lc_trk_g1_4
 (16 7)  (944 247)  (944 247)  routing T_18_15.sp12_h_r_20 <X> T_18_15.lc_trk_g1_4
 (17 7)  (945 247)  (945 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (955 247)  (955 247)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 247)  (956 247)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 248)  (951 248)  routing T_18_15.sp12_v_b_11 <X> T_18_15.lc_trk_g2_3
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp12_v_b_20 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (11 12)  (939 252)  (939 252)  routing T_18_15.sp4_h_r_6 <X> T_18_15.sp4_v_b_11
 (12 12)  (940 252)  (940 252)  routing T_18_15.sp4_v_t_46 <X> T_18_15.sp4_h_r_11
 (21 12)  (949 252)  (949 252)  routing T_18_15.sp4_v_t_22 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_v_t_22 <X> T_18_15.lc_trk_g3_3
 (21 13)  (949 253)  (949 253)  routing T_18_15.sp4_v_t_22 <X> T_18_15.lc_trk_g3_3
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 15)  (938 255)  (938 255)  routing T_18_15.sp4_h_l_40 <X> T_18_15.sp4_v_t_47
 (14 15)  (942 255)  (942 255)  routing T_18_15.sp4_r_v_b_44 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_15

 (11 0)  (993 240)  (993 240)  routing T_19_15.sp4_v_t_43 <X> T_19_15.sp4_v_b_2
 (13 0)  (995 240)  (995 240)  routing T_19_15.sp4_v_t_43 <X> T_19_15.sp4_v_b_2
 (15 0)  (997 240)  (997 240)  routing T_19_15.bot_op_1 <X> T_19_15.lc_trk_g0_1
 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 240)  (1020 240)  LC_0 Logic Functioning bit
 (15 1)  (997 241)  (997 241)  routing T_19_15.bot_op_0 <X> T_19_15.lc_trk_g0_0
 (17 1)  (999 241)  (999 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 241)  (1013 241)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 241)  (1015 241)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_0
 (35 1)  (1017 241)  (1017 241)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.input_2_0
 (21 2)  (1003 242)  (1003 242)  routing T_19_15.sp4_h_l_2 <X> T_19_15.lc_trk_g0_7
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1005 242)  (1005 242)  routing T_19_15.sp4_h_l_2 <X> T_19_15.lc_trk_g0_7
 (24 2)  (1006 242)  (1006 242)  routing T_19_15.sp4_h_l_2 <X> T_19_15.lc_trk_g0_7
 (15 3)  (997 243)  (997 243)  routing T_19_15.sp4_v_t_9 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_v_t_9 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 4)  (996 244)  (996 244)  routing T_19_15.lft_op_0 <X> T_19_15.lc_trk_g1_0
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (41 4)  (1023 244)  (1023 244)  LC_2 Logic Functioning bit
 (43 4)  (1025 244)  (1025 244)  LC_2 Logic Functioning bit
 (15 5)  (997 245)  (997 245)  routing T_19_15.lft_op_0 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (41 5)  (1023 245)  (1023 245)  LC_2 Logic Functioning bit
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (25 6)  (1007 246)  (1007 246)  routing T_19_15.sp4_v_t_3 <X> T_19_15.lc_trk_g1_6
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 247)  (1005 247)  routing T_19_15.sp4_v_t_3 <X> T_19_15.lc_trk_g1_6
 (25 7)  (1007 247)  (1007 247)  routing T_19_15.sp4_v_t_3 <X> T_19_15.lc_trk_g1_6
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 249)  (1007 249)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2


LogicTile_20_15

 (26 0)  (1062 240)  (1062 240)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 240)  (1064 240)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 240)  (1066 240)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (42 0)  (1078 240)  (1078 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (51 0)  (1087 240)  (1087 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (1058 241)  (1058 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1059 241)  (1059 241)  routing T_20_15.sp4_h_r_2 <X> T_20_15.lc_trk_g0_2
 (24 1)  (1060 241)  (1060 241)  routing T_20_15.sp4_h_r_2 <X> T_20_15.lc_trk_g0_2
 (25 1)  (1061 241)  (1061 241)  routing T_20_15.sp4_h_r_2 <X> T_20_15.lc_trk_g0_2
 (28 1)  (1064 241)  (1064 241)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 241)  (1066 241)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 241)  (1067 241)  routing T_20_15.lc_trk_g2_3 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 241)  (1068 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1069 241)  (1069 241)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_0
 (35 1)  (1071 241)  (1071 241)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.input_2_0
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 4)  (1049 244)  (1049 244)  routing T_20_15.sp4_v_t_40 <X> T_20_15.sp4_v_b_5
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.lft_op_2 <X> T_20_15.lc_trk_g1_2
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 244)  (1064 244)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 244)  (1066 244)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 244)  (1067 244)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 244)  (1077 244)  LC_2 Logic Functioning bit
 (43 4)  (1079 244)  (1079 244)  LC_2 Logic Functioning bit
 (45 4)  (1081 244)  (1081 244)  LC_2 Logic Functioning bit
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1060 245)  (1060 245)  routing T_20_15.lft_op_2 <X> T_20_15.lc_trk_g1_2
 (28 5)  (1064 245)  (1064 245)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 245)  (1072 245)  LC_2 Logic Functioning bit
 (38 5)  (1074 245)  (1074 245)  LC_2 Logic Functioning bit
 (41 5)  (1077 245)  (1077 245)  LC_2 Logic Functioning bit
 (43 5)  (1079 245)  (1079 245)  LC_2 Logic Functioning bit
 (48 5)  (1084 245)  (1084 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (1039 246)  (1039 246)  routing T_20_15.sp12_v_b_0 <X> T_20_15.sp12_v_t_23
 (19 8)  (1055 248)  (1055 248)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (1057 248)  (1057 248)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g2_3
 (22 8)  (1058 248)  (1058 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 248)  (1059 248)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g2_3
 (24 8)  (1060 248)  (1060 248)  routing T_20_15.sp4_h_r_35 <X> T_20_15.lc_trk_g2_3
 (25 8)  (1061 248)  (1061 248)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (8 9)  (1044 249)  (1044 249)  routing T_20_15.sp4_v_t_41 <X> T_20_15.sp4_v_b_7
 (10 9)  (1046 249)  (1046 249)  routing T_20_15.sp4_v_t_41 <X> T_20_15.sp4_v_b_7
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 249)  (1059 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (24 9)  (1060 249)  (1060 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (6 10)  (1042 250)  (1042 250)  routing T_20_15.sp4_v_b_3 <X> T_20_15.sp4_v_t_43
 (21 10)  (1057 250)  (1057 250)  routing T_20_15.sp12_v_b_7 <X> T_20_15.lc_trk_g2_7
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1060 250)  (1060 250)  routing T_20_15.sp12_v_b_7 <X> T_20_15.lc_trk_g2_7
 (25 10)  (1061 250)  (1061 250)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (5 11)  (1041 251)  (1041 251)  routing T_20_15.sp4_v_b_3 <X> T_20_15.sp4_v_t_43
 (14 11)  (1050 251)  (1050 251)  routing T_20_15.sp4_h_l_17 <X> T_20_15.lc_trk_g2_4
 (15 11)  (1051 251)  (1051 251)  routing T_20_15.sp4_h_l_17 <X> T_20_15.lc_trk_g2_4
 (16 11)  (1052 251)  (1052 251)  routing T_20_15.sp4_h_l_17 <X> T_20_15.lc_trk_g2_4
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1057 251)  (1057 251)  routing T_20_15.sp12_v_b_7 <X> T_20_15.lc_trk_g2_7
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 251)  (1059 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (24 11)  (1060 251)  (1060 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (25 11)  (1061 251)  (1061 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (1067 252)  (1067 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 252)  (1070 252)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 252)  (1071 252)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_6
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (42 12)  (1078 252)  (1078 252)  LC_6 Logic Functioning bit
 (43 12)  (1079 252)  (1079 252)  LC_6 Logic Functioning bit
 (12 13)  (1048 253)  (1048 253)  routing T_20_15.sp4_h_r_11 <X> T_20_15.sp4_v_b_11
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp4_r_v_b_43 <X> T_20_15.lc_trk_g3_3
 (26 13)  (1062 253)  (1062 253)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 253)  (1064 253)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 253)  (1067 253)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 253)  (1068 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1069 253)  (1069 253)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_6
 (35 13)  (1071 253)  (1071 253)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_6
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (42 13)  (1078 253)  (1078 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (14 14)  (1050 254)  (1050 254)  routing T_20_15.sp12_v_t_3 <X> T_20_15.lc_trk_g3_4
 (28 14)  (1064 254)  (1064 254)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 254)  (1065 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 254)  (1068 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 254)  (1071 254)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_7
 (36 14)  (1072 254)  (1072 254)  LC_7 Logic Functioning bit
 (38 14)  (1074 254)  (1074 254)  LC_7 Logic Functioning bit
 (39 14)  (1075 254)  (1075 254)  LC_7 Logic Functioning bit
 (41 14)  (1077 254)  (1077 254)  LC_7 Logic Functioning bit
 (43 14)  (1079 254)  (1079 254)  LC_7 Logic Functioning bit
 (14 15)  (1050 255)  (1050 255)  routing T_20_15.sp12_v_t_3 <X> T_20_15.lc_trk_g3_4
 (15 15)  (1051 255)  (1051 255)  routing T_20_15.sp12_v_t_3 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1062 255)  (1062 255)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 255)  (1063 255)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 255)  (1065 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 255)  (1066 255)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 255)  (1067 255)  routing T_20_15.lc_trk_g0_2 <X> T_20_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 255)  (1068 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1069 255)  (1069 255)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_7
 (34 15)  (1070 255)  (1070 255)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_7
 (35 15)  (1071 255)  (1071 255)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_7
 (37 15)  (1073 255)  (1073 255)  LC_7 Logic Functioning bit
 (39 15)  (1075 255)  (1075 255)  LC_7 Logic Functioning bit
 (42 15)  (1078 255)  (1078 255)  LC_7 Logic Functioning bit
 (52 15)  (1088 255)  (1088 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_21_15

 (0 0)  (1090 240)  (1090 240)  Negative Clock bit

 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 241)  (1113 241)  routing T_21_15.sp4_v_b_18 <X> T_21_15.lc_trk_g0_2
 (24 1)  (1114 241)  (1114 241)  routing T_21_15.sp4_v_b_18 <X> T_21_15.lc_trk_g0_2
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 242)  (1112 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1113 242)  (1113 242)  routing T_21_15.sp12_h_l_12 <X> T_21_15.lc_trk_g0_7
 (0 3)  (1090 243)  (1090 243)  routing T_21_15.glb_netwk_1 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (8 3)  (1098 243)  (1098 243)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_36
 (9 3)  (1099 243)  (1099 243)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_t_36
 (1 4)  (1091 244)  (1091 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 244)  (1104 244)  routing T_21_15.sp4_h_l_5 <X> T_21_15.lc_trk_g1_0
 (0 5)  (1090 245)  (1090 245)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/cen
 (14 5)  (1104 245)  (1104 245)  routing T_21_15.sp4_h_l_5 <X> T_21_15.lc_trk_g1_0
 (15 5)  (1105 245)  (1105 245)  routing T_21_15.sp4_h_l_5 <X> T_21_15.lc_trk_g1_0
 (16 5)  (1106 245)  (1106 245)  routing T_21_15.sp4_h_l_5 <X> T_21_15.lc_trk_g1_0
 (17 5)  (1107 245)  (1107 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 8)  (1117 248)  (1117 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 248)  (1118 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 248)  (1121 248)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (37 8)  (1127 248)  (1127 248)  LC_4 Logic Functioning bit
 (38 8)  (1128 248)  (1128 248)  LC_4 Logic Functioning bit
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (41 8)  (1131 248)  (1131 248)  LC_4 Logic Functioning bit
 (43 8)  (1133 248)  (1133 248)  LC_4 Logic Functioning bit
 (45 8)  (1135 248)  (1135 248)  LC_4 Logic Functioning bit
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 249)  (1120 249)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 249)  (1127 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (48 9)  (1138 249)  (1138 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (2 12)  (1092 252)  (1092 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (1094 252)  (1094 252)  routing T_21_15.sp4_v_t_44 <X> T_21_15.sp4_v_b_9
 (27 12)  (1117 252)  (1117 252)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 252)  (1118 252)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 252)  (1120 252)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 252)  (1124 252)  routing T_21_15.lc_trk_g1_0 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 252)  (1126 252)  LC_6 Logic Functioning bit
 (38 12)  (1128 252)  (1128 252)  LC_6 Logic Functioning bit
 (45 12)  (1135 252)  (1135 252)  LC_6 Logic Functioning bit
 (26 13)  (1116 253)  (1116 253)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 253)  (1120 253)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (37 13)  (1127 253)  (1127 253)  LC_6 Logic Functioning bit
 (38 13)  (1128 253)  (1128 253)  LC_6 Logic Functioning bit
 (39 13)  (1129 253)  (1129 253)  LC_6 Logic Functioning bit
 (40 13)  (1130 253)  (1130 253)  LC_6 Logic Functioning bit
 (42 13)  (1132 253)  (1132 253)  LC_6 Logic Functioning bit
 (0 14)  (1090 254)  (1090 254)  routing T_21_15.glb_netwk_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (1115 254)  (1115 254)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 255)  (1113 255)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6
 (24 15)  (1114 255)  (1114 255)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g3_6


LogicTile_22_15

 (0 0)  (1144 240)  (1144 240)  Negative Clock bit

 (14 1)  (1158 241)  (1158 241)  routing T_22_15.sp4_h_r_0 <X> T_22_15.lc_trk_g0_0
 (15 1)  (1159 241)  (1159 241)  routing T_22_15.sp4_h_r_0 <X> T_22_15.lc_trk_g0_0
 (16 1)  (1160 241)  (1160 241)  routing T_22_15.sp4_h_r_0 <X> T_22_15.lc_trk_g0_0
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 242)  (1148 242)  routing T_22_15.sp4_h_r_0 <X> T_22_15.sp4_v_t_37
 (0 3)  (1144 243)  (1144 243)  routing T_22_15.glb_netwk_1 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (5 3)  (1149 243)  (1149 243)  routing T_22_15.sp4_h_r_0 <X> T_22_15.sp4_v_t_37
 (1 4)  (1145 244)  (1145 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (1175 244)  (1175 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 244)  (1180 244)  LC_2 Logic Functioning bit
 (38 4)  (1182 244)  (1182 244)  LC_2 Logic Functioning bit
 (39 4)  (1183 244)  (1183 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (45 4)  (1189 244)  (1189 244)  LC_2 Logic Functioning bit
 (47 4)  (1191 244)  (1191 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1144 245)  (1144 245)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/cen
 (16 5)  (1160 245)  (1160 245)  routing T_22_15.sp12_h_r_8 <X> T_22_15.lc_trk_g1_0
 (17 5)  (1161 245)  (1161 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (28 5)  (1172 245)  (1172 245)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (1181 245)  (1181 245)  LC_2 Logic Functioning bit
 (38 5)  (1182 245)  (1182 245)  LC_2 Logic Functioning bit
 (39 5)  (1183 245)  (1183 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (5 6)  (1149 246)  (1149 246)  routing T_22_15.sp4_h_r_0 <X> T_22_15.sp4_h_l_38
 (8 6)  (1152 246)  (1152 246)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_41
 (9 6)  (1153 246)  (1153 246)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_41
 (10 6)  (1154 246)  (1154 246)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_41
 (26 6)  (1170 246)  (1170 246)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (38 6)  (1182 246)  (1182 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (41 6)  (1185 246)  (1185 246)  LC_3 Logic Functioning bit
 (43 6)  (1187 246)  (1187 246)  LC_3 Logic Functioning bit
 (45 6)  (1189 246)  (1189 246)  LC_3 Logic Functioning bit
 (4 7)  (1148 247)  (1148 247)  routing T_22_15.sp4_h_r_0 <X> T_22_15.sp4_h_l_38
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 247)  (1172 247)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (39 7)  (1183 247)  (1183 247)  LC_3 Logic Functioning bit
 (51 7)  (1195 247)  (1195 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (31 8)  (1175 248)  (1175 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 248)  (1178 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (39 8)  (1183 248)  (1183 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (45 8)  (1189 248)  (1189 248)  LC_4 Logic Functioning bit
 (14 9)  (1158 249)  (1158 249)  routing T_22_15.sp12_v_b_16 <X> T_22_15.lc_trk_g2_0
 (16 9)  (1160 249)  (1160 249)  routing T_22_15.sp12_v_b_16 <X> T_22_15.lc_trk_g2_0
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (1170 249)  (1170 249)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 249)  (1175 249)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 249)  (1176 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (38 9)  (1182 249)  (1182 249)  LC_4 Logic Functioning bit
 (39 9)  (1183 249)  (1183 249)  LC_4 Logic Functioning bit
 (42 9)  (1186 249)  (1186 249)  LC_4 Logic Functioning bit
 (5 10)  (1149 250)  (1149 250)  routing T_22_15.sp4_v_t_37 <X> T_22_15.sp4_h_l_43
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 250)  (1177 250)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (37 10)  (1181 250)  (1181 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (39 10)  (1183 250)  (1183 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (45 10)  (1189 250)  (1189 250)  LC_5 Logic Functioning bit
 (46 10)  (1190 250)  (1190 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (1148 251)  (1148 251)  routing T_22_15.sp4_v_t_37 <X> T_22_15.sp4_h_l_43
 (6 11)  (1150 251)  (1150 251)  routing T_22_15.sp4_v_t_37 <X> T_22_15.sp4_h_l_43
 (27 11)  (1171 251)  (1171 251)  routing T_22_15.lc_trk_g1_0 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (1181 251)  (1181 251)  LC_5 Logic Functioning bit
 (39 11)  (1183 251)  (1183 251)  LC_5 Logic Functioning bit
 (11 12)  (1155 252)  (1155 252)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_v_b_11
 (12 13)  (1156 253)  (1156 253)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_v_b_11
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (1144 254)  (1144 254)  routing T_22_15.glb_netwk_4 <X> T_22_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 254)  (1145 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp12_v_b_12 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_23_15

 (0 0)  (1198 240)  (1198 240)  Negative Clock bit

 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (1213 242)  (1213 242)  routing T_23_15.sp4_h_r_13 <X> T_23_15.lc_trk_g0_5
 (16 2)  (1214 242)  (1214 242)  routing T_23_15.sp4_h_r_13 <X> T_23_15.lc_trk_g0_5
 (17 2)  (1215 242)  (1215 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1216 242)  (1216 242)  routing T_23_15.sp4_h_r_13 <X> T_23_15.lc_trk_g0_5
 (0 3)  (1198 243)  (1198 243)  routing T_23_15.glb_netwk_1 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (22 3)  (1220 243)  (1220 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1221 243)  (1221 243)  routing T_23_15.sp4_v_b_22 <X> T_23_15.lc_trk_g0_6
 (24 3)  (1222 243)  (1222 243)  routing T_23_15.sp4_v_b_22 <X> T_23_15.lc_trk_g0_6
 (1 4)  (1199 244)  (1199 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1224 244)  (1224 244)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 244)  (1227 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 244)  (1228 244)  routing T_23_15.lc_trk_g0_5 <X> T_23_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 244)  (1231 244)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 244)  (1232 244)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 244)  (1234 244)  LC_2 Logic Functioning bit
 (37 4)  (1235 244)  (1235 244)  LC_2 Logic Functioning bit
 (38 4)  (1236 244)  (1236 244)  LC_2 Logic Functioning bit
 (39 4)  (1237 244)  (1237 244)  LC_2 Logic Functioning bit
 (41 4)  (1239 244)  (1239 244)  LC_2 Logic Functioning bit
 (43 4)  (1241 244)  (1241 244)  LC_2 Logic Functioning bit
 (45 4)  (1243 244)  (1243 244)  LC_2 Logic Functioning bit
 (0 5)  (1198 245)  (1198 245)  routing T_23_15.glb_netwk_3 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (26 5)  (1224 245)  (1224 245)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 245)  (1227 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 245)  (1235 245)  LC_2 Logic Functioning bit
 (39 5)  (1237 245)  (1237 245)  LC_2 Logic Functioning bit
 (51 5)  (1249 245)  (1249 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 12)  (1212 252)  (1212 252)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g3_0
 (14 13)  (1212 253)  (1212 253)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g3_0
 (15 13)  (1213 253)  (1213 253)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g3_0
 (16 13)  (1214 253)  (1214 253)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g3_0
 (17 13)  (1215 253)  (1215 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (1198 254)  (1198 254)  routing T_23_15.glb_netwk_4 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 254)  (1199 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_15

 (3 0)  (1255 240)  (1255 240)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_v_b_0
 (15 0)  (1267 240)  (1267 240)  routing T_24_15.sp4_h_r_9 <X> T_24_15.lc_trk_g0_1
 (16 0)  (1268 240)  (1268 240)  routing T_24_15.sp4_h_r_9 <X> T_24_15.lc_trk_g0_1
 (17 0)  (1269 240)  (1269 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1270 240)  (1270 240)  routing T_24_15.sp4_h_r_9 <X> T_24_15.lc_trk_g0_1
 (26 0)  (1278 240)  (1278 240)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 240)  (1285 240)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 240)  (1286 240)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (41 0)  (1293 240)  (1293 240)  LC_0 Logic Functioning bit
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (45 0)  (1297 240)  (1297 240)  LC_0 Logic Functioning bit
 (48 0)  (1300 240)  (1300 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (3 1)  (1255 241)  (1255 241)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_v_b_0
 (27 1)  (1279 241)  (1279 241)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 241)  (1280 241)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 241)  (1289 241)  LC_0 Logic Functioning bit
 (39 1)  (1291 241)  (1291 241)  LC_0 Logic Functioning bit
 (41 1)  (1293 241)  (1293 241)  LC_0 Logic Functioning bit
 (43 1)  (1295 241)  (1295 241)  LC_0 Logic Functioning bit
 (48 1)  (1300 241)  (1300 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1252 242)  (1252 242)  routing T_24_15.glb_netwk_7 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 242)  (1253 242)  routing T_24_15.glb_netwk_7 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 243)  (1252 243)  routing T_24_15.glb_netwk_7 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (1 4)  (1253 244)  (1253 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1252 245)  (1252 245)  routing T_24_15.glb_netwk_3 <X> T_24_15.wire_logic_cluster/lc_7/cen
 (11 7)  (1263 247)  (1263 247)  routing T_24_15.sp4_h_r_9 <X> T_24_15.sp4_h_l_40
 (13 7)  (1265 247)  (1265 247)  routing T_24_15.sp4_h_r_9 <X> T_24_15.sp4_h_l_40
 (14 13)  (1266 253)  (1266 253)  routing T_24_15.sp4_h_r_24 <X> T_24_15.lc_trk_g3_0
 (15 13)  (1267 253)  (1267 253)  routing T_24_15.sp4_h_r_24 <X> T_24_15.lc_trk_g3_0
 (16 13)  (1268 253)  (1268 253)  routing T_24_15.sp4_h_r_24 <X> T_24_15.lc_trk_g3_0
 (17 13)  (1269 253)  (1269 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (1252 254)  (1252 254)  routing T_24_15.glb_netwk_4 <X> T_24_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 254)  (1253 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1270 255)  (1270 255)  routing T_24_15.sp4_r_v_b_45 <X> T_24_15.lc_trk_g3_5


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (4 3)  (1352 243)  (1352 243)  routing T_26_15.sp4_h_r_4 <X> T_26_15.sp4_h_l_37
 (6 3)  (1354 243)  (1354 243)  routing T_26_15.sp4_h_r_4 <X> T_26_15.sp4_h_l_37


LogicTile_28_15

 (5 14)  (1461 254)  (1461 254)  routing T_28_15.sp4_v_t_44 <X> T_28_15.sp4_h_l_44
 (6 15)  (1462 255)  (1462 255)  routing T_28_15.sp4_v_t_44 <X> T_28_15.sp4_h_l_44


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23
 (8 6)  (1572 246)  (1572 246)  routing T_30_15.sp4_v_t_47 <X> T_30_15.sp4_h_l_41
 (9 6)  (1573 246)  (1573 246)  routing T_30_15.sp4_v_t_47 <X> T_30_15.sp4_h_l_41
 (10 6)  (1574 246)  (1574 246)  routing T_30_15.sp4_v_t_47 <X> T_30_15.sp4_h_l_41


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_10_14

 (3 8)  (495 232)  (495 232)  routing T_10_14.sp12_h_r_1 <X> T_10_14.sp12_v_b_1
 (3 9)  (495 233)  (495 233)  routing T_10_14.sp12_h_r_1 <X> T_10_14.sp12_v_b_1


LogicTile_14_14

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (44 5)  (752 229)  (752 229)  LC_2 Logic Functioning bit
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_r_v_b_38 <X> T_14_14.lc_trk_g2_6
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_14

 (25 0)  (787 224)  (787 224)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g0_2
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (44 7)  (806 231)  (806 231)  LC_3 Logic Functioning bit
 (48 7)  (810 231)  (810 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (815 231)  (815 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (770 239)  (770 239)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_47
 (9 15)  (771 239)  (771 239)  routing T_15_14.sp4_h_r_10 <X> T_15_14.sp4_v_t_47


LogicTile_16_14

 (25 0)  (841 224)  (841 224)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g0_2
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 226)  (830 226)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g0_4
 (27 2)  (843 226)  (843 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (14 3)  (830 227)  (830 227)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g0_4
 (15 3)  (831 227)  (831 227)  routing T_16_14.sp12_h_l_3 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 227)  (853 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (16 4)  (832 228)  (832 228)  routing T_16_14.sp12_h_r_9 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (837 228)  (837 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 228)  (840 228)  routing T_16_14.lft_op_3 <X> T_16_14.lc_trk_g1_3
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (50 4)  (866 228)  (866 228)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 229)  (841 229)  routing T_16_14.sp4_r_v_b_26 <X> T_16_14.lc_trk_g1_2
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (51 5)  (867 229)  (867 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (830 230)  (830 230)  routing T_16_14.sp4_v_t_1 <X> T_16_14.lc_trk_g1_4
 (16 6)  (832 230)  (832 230)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (27 6)  (843 230)  (843 230)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (14 7)  (830 231)  (830 231)  routing T_16_14.sp4_v_t_1 <X> T_16_14.lc_trk_g1_4
 (16 7)  (832 231)  (832 231)  routing T_16_14.sp4_v_t_1 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (834 231)  (834 231)  routing T_16_14.sp4_v_b_13 <X> T_16_14.lc_trk_g1_5
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (844 232)  (844 232)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 232)  (853 232)  LC_4 Logic Functioning bit
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (40 8)  (856 232)  (856 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (42 8)  (858 232)  (858 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (37 9)  (853 233)  (853 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (41 9)  (857 233)  (857 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (43 9)  (859 233)  (859 233)  LC_4 Logic Functioning bit
 (51 9)  (867 233)  (867 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (837 234)  (837 234)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (21 11)  (837 235)  (837 235)  routing T_16_14.sp12_v_b_7 <X> T_16_14.lc_trk_g2_7
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g3_1
 (25 12)  (841 236)  (841 236)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g3_2
 (18 13)  (834 237)  (834 237)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g3_1
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g3_2
 (21 14)  (837 238)  (837 238)  routing T_16_14.rgt_op_7 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.rgt_op_7 <X> T_16_14.lc_trk_g3_7
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (52 14)  (868 238)  (868 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (30 15)  (846 239)  (846 239)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit
 (48 15)  (864 239)  (864 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_14

 (11 0)  (885 224)  (885 224)  routing T_17_14.sp4_h_r_9 <X> T_17_14.sp4_v_b_2
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 224)  (892 224)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g0_1
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 224)  (909 224)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_0
 (36 0)  (910 224)  (910 224)  LC_0 Logic Functioning bit
 (38 0)  (912 224)  (912 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (13 1)  (887 225)  (887 225)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_r_2
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 225)  (904 225)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_0
 (38 1)  (912 225)  (912 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (48 1)  (922 225)  (922 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 226)  (892 226)  routing T_17_14.bnr_op_5 <X> T_17_14.lc_trk_g0_5
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 226)  (910 226)  LC_1 Logic Functioning bit
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (41 2)  (915 226)  (915 226)  LC_1 Logic Functioning bit
 (42 2)  (916 226)  (916 226)  LC_1 Logic Functioning bit
 (43 2)  (917 226)  (917 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (46 2)  (920 226)  (920 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (921 226)  (921 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (926 226)  (926 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (892 227)  (892 227)  routing T_17_14.bnr_op_5 <X> T_17_14.lc_trk_g0_5
 (26 3)  (900 227)  (900 227)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (42 3)  (916 227)  (916 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (47 3)  (921 227)  (921 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (922 227)  (922 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (926 227)  (926 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (888 228)  (888 228)  routing T_17_14.wire_logic_cluster/lc_0/out <X> T_17_14.lc_trk_g1_0
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 228)  (892 228)  routing T_17_14.bnr_op_1 <X> T_17_14.lc_trk_g1_1
 (21 4)  (895 228)  (895 228)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 229)  (892 229)  routing T_17_14.bnr_op_1 <X> T_17_14.lc_trk_g1_1
 (14 6)  (888 230)  (888 230)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g1_4
 (15 6)  (889 230)  (889 230)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g1_5
 (16 6)  (890 230)  (890 230)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (895 230)  (895 230)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g1_7
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 230)  (909 230)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_3
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (47 6)  (921 230)  (921 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 231)  (892 231)  routing T_17_14.sp4_h_r_5 <X> T_17_14.lc_trk_g1_5
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 231)  (907 231)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_3
 (34 7)  (908 231)  (908 231)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.input_2_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (41 7)  (915 231)  (915 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (43 7)  (917 231)  (917 231)  LC_3 Logic Functioning bit
 (44 7)  (918 231)  (918 231)  LC_3 Logic Functioning bit
 (51 7)  (925 231)  (925 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (927 231)  (927 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (895 232)  (895 232)  routing T_17_14.rgt_op_3 <X> T_17_14.lc_trk_g2_3
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 232)  (898 232)  routing T_17_14.rgt_op_3 <X> T_17_14.lc_trk_g2_3
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 232)  (908 232)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 232)  (909 232)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.input_2_4
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (52 8)  (926 232)  (926 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (897 233)  (897 233)  routing T_17_14.sp12_v_t_9 <X> T_17_14.lc_trk_g2_2
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 233)  (906 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (908 233)  (908 233)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.input_2_4
 (35 9)  (909 233)  (909 233)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.input_2_4
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (39 9)  (913 233)  (913 233)  LC_4 Logic Functioning bit
 (41 9)  (915 233)  (915 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (44 9)  (918 233)  (918 233)  LC_4 Logic Functioning bit
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g2_5
 (25 10)  (899 234)  (899 234)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g2_6
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (41 10)  (915 234)  (915 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (47 10)  (921 234)  (921 234)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 235)  (898 235)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g2_6
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 235)  (907 235)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.input_2_5
 (34 11)  (908 235)  (908 235)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.input_2_5
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (39 11)  (913 235)  (913 235)  LC_5 Logic Functioning bit
 (40 11)  (914 235)  (914 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (44 11)  (918 235)  (918 235)  LC_5 Logic Functioning bit
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g3_3
 (14 13)  (888 237)  (888 237)  routing T_17_14.tnl_op_0 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.tnl_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g3_3
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 238)  (888 238)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (39 14)  (913 238)  (913 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (52 14)  (926 238)  (926 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (888 239)  (888 239)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (15 15)  (889 239)  (889 239)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (16 15)  (890 239)  (890 239)  routing T_17_14.sp4_h_r_44 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (892 239)  (892 239)  routing T_17_14.sp4_v_b_37 <X> T_17_14.lc_trk_g3_5
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (905 239)  (905 239)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (44 15)  (918 239)  (918 239)  LC_7 Logic Functioning bit
 (51 15)  (925 239)  (925 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (927 239)  (927 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_14

 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 225)  (951 225)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.sp4_v_b_18 <X> T_18_14.lc_trk_g0_2
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (19 2)  (947 226)  (947 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (949 226)  (949 226)  routing T_18_14.bnr_op_7 <X> T_18_14.lc_trk_g0_7
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (21 3)  (949 227)  (949 227)  routing T_18_14.bnr_op_7 <X> T_18_14.lc_trk_g0_7
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 227)  (960 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (962 227)  (962 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_1
 (35 3)  (963 227)  (963 227)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.input_2_1
 (39 3)  (967 227)  (967 227)  LC_1 Logic Functioning bit
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 228)  (943 228)  routing T_18_14.lft_op_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 228)  (946 228)  routing T_18_14.lft_op_1 <X> T_18_14.lc_trk_g1_1
 (25 4)  (953 228)  (953 228)  routing T_18_14.wire_logic_cluster/lc_2/out <X> T_18_14.lc_trk_g1_2
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (46 4)  (974 228)  (974 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (978 228)  (978 228)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (981 228)  (981 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (15 5)  (943 229)  (943 229)  routing T_18_14.bot_op_0 <X> T_18_14.lc_trk_g1_0
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (52 5)  (980 229)  (980 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (981 229)  (981 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 230)  (964 230)  LC_3 Logic Functioning bit
 (37 6)  (965 230)  (965 230)  LC_3 Logic Functioning bit
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (39 6)  (967 230)  (967 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (14 7)  (942 231)  (942 231)  routing T_18_14.sp12_h_r_20 <X> T_18_14.lc_trk_g1_4
 (16 7)  (944 231)  (944 231)  routing T_18_14.sp12_h_r_20 <X> T_18_14.lc_trk_g1_4
 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (954 231)  (954 231)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 231)  (964 231)  LC_3 Logic Functioning bit
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (38 7)  (966 231)  (966 231)  LC_3 Logic Functioning bit
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (1 8)  (929 232)  (929 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 232)  (956 232)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (50 8)  (978 232)  (978 232)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (929 233)  (929 233)  routing T_18_14.glb_netwk_4 <X> T_18_14.glb2local_1
 (14 9)  (942 233)  (942 233)  routing T_18_14.tnl_op_0 <X> T_18_14.lc_trk_g2_0
 (15 9)  (943 233)  (943 233)  routing T_18_14.tnl_op_0 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 233)  (951 233)  routing T_18_14.sp4_v_b_42 <X> T_18_14.lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.sp4_v_b_42 <X> T_18_14.lc_trk_g2_2
 (27 9)  (955 233)  (955 233)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 233)  (959 233)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (39 9)  (967 233)  (967 233)  LC_4 Logic Functioning bit
 (53 9)  (981 233)  (981 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (953 234)  (953 234)  routing T_18_14.rgt_op_6 <X> T_18_14.lc_trk_g2_6
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 235)  (952 235)  routing T_18_14.rgt_op_6 <X> T_18_14.lc_trk_g2_6
 (14 12)  (942 236)  (942 236)  routing T_18_14.rgt_op_0 <X> T_18_14.lc_trk_g3_0
 (15 12)  (943 236)  (943 236)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.rgt_op_1 <X> T_18_14.lc_trk_g3_1
 (25 12)  (953 236)  (953 236)  routing T_18_14.sp4_h_r_34 <X> T_18_14.lc_trk_g3_2
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (15 13)  (943 237)  (943 237)  routing T_18_14.rgt_op_0 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 237)  (951 237)  routing T_18_14.sp4_h_r_34 <X> T_18_14.lc_trk_g3_2
 (24 13)  (952 237)  (952 237)  routing T_18_14.sp4_h_r_34 <X> T_18_14.lc_trk_g3_2
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (961 237)  (961 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.input_2_6
 (34 13)  (962 237)  (962 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.input_2_6
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (42 14)  (970 238)  (970 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (47 14)  (975 238)  (975 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (978 238)  (978 238)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (979 238)  (979 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (934 239)  (934 239)  routing T_18_14.sp4_h_r_9 <X> T_18_14.sp4_h_l_44
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (40 15)  (968 239)  (968 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit
 (51 15)  (979 239)  (979 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_14

 (26 0)  (1008 224)  (1008 224)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 224)  (1012 224)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 224)  (1014 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 224)  (1016 224)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 224)  (1017 224)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.input_2_0
 (36 0)  (1018 224)  (1018 224)  LC_0 Logic Functioning bit
 (37 0)  (1019 224)  (1019 224)  LC_0 Logic Functioning bit
 (38 0)  (1020 224)  (1020 224)  LC_0 Logic Functioning bit
 (39 0)  (1021 224)  (1021 224)  LC_0 Logic Functioning bit
 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 225)  (1006 225)  routing T_19_14.bot_op_2 <X> T_19_14.lc_trk_g0_2
 (26 1)  (1008 225)  (1008 225)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 225)  (1011 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 225)  (1013 225)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 225)  (1014 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1015 225)  (1015 225)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.input_2_0
 (36 1)  (1018 225)  (1018 225)  LC_0 Logic Functioning bit
 (37 1)  (1019 225)  (1019 225)  LC_0 Logic Functioning bit
 (38 1)  (1020 225)  (1020 225)  LC_0 Logic Functioning bit
 (39 1)  (1021 225)  (1021 225)  LC_0 Logic Functioning bit
 (41 1)  (1023 225)  (1023 225)  LC_0 Logic Functioning bit
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 2)  (983 226)  (983 226)  routing T_19_14.glb_netwk_6 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.bnr_op_6 <X> T_19_14.lc_trk_g0_6
 (26 2)  (1008 226)  (1008 226)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 226)  (1012 226)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 226)  (1022 226)  LC_1 Logic Functioning bit
 (42 2)  (1024 226)  (1024 226)  LC_1 Logic Functioning bit
 (51 2)  (1033 226)  (1033 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.bnr_op_6 <X> T_19_14.lc_trk_g0_6
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 227)  (1010 227)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 227)  (1012 227)  routing T_19_14.lc_trk_g2_6 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 227)  (1013 227)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (51 3)  (1033 227)  (1033 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (25 4)  (1007 228)  (1007 228)  routing T_19_14.bnr_op_2 <X> T_19_14.lc_trk_g1_2
 (28 4)  (1010 228)  (1010 228)  routing T_19_14.lc_trk_g2_1 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 228)  (1016 228)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (42 4)  (1024 228)  (1024 228)  LC_2 Logic Functioning bit
 (46 4)  (1028 228)  (1028 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1032 228)  (1032 228)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1007 229)  (1007 229)  routing T_19_14.bnr_op_2 <X> T_19_14.lc_trk_g1_2
 (42 5)  (1024 229)  (1024 229)  LC_2 Logic Functioning bit
 (2 6)  (984 230)  (984 230)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (26 6)  (1008 230)  (1008 230)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 230)  (1015 230)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (1023 230)  (1023 230)  LC_3 Logic Functioning bit
 (43 6)  (1025 230)  (1025 230)  LC_3 Logic Functioning bit
 (15 7)  (997 231)  (997 231)  routing T_19_14.sp4_v_t_9 <X> T_19_14.lc_trk_g1_4
 (16 7)  (998 231)  (998 231)  routing T_19_14.sp4_v_t_9 <X> T_19_14.lc_trk_g1_4
 (17 7)  (999 231)  (999 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (1009 231)  (1009 231)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 231)  (1010 231)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 231)  (1013 231)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (1022 231)  (1022 231)  LC_3 Logic Functioning bit
 (42 7)  (1024 231)  (1024 231)  LC_3 Logic Functioning bit
 (15 8)  (997 232)  (997 232)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g2_1
 (16 8)  (998 232)  (998 232)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g2_1
 (17 8)  (999 232)  (999 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1000 232)  (1000 232)  routing T_19_14.sp4_h_r_33 <X> T_19_14.lc_trk_g2_1
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1005 232)  (1005 232)  routing T_19_14.sp12_v_b_19 <X> T_19_14.lc_trk_g2_3
 (25 8)  (1007 232)  (1007 232)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 232)  (1010 232)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 232)  (1013 232)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 232)  (1015 232)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 232)  (1016 232)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (45 8)  (1027 232)  (1027 232)  LC_4 Logic Functioning bit
 (50 8)  (1032 232)  (1032 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (996 233)  (996 233)  routing T_19_14.sp4_r_v_b_32 <X> T_19_14.lc_trk_g2_0
 (17 9)  (999 233)  (999 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (1003 233)  (1003 233)  routing T_19_14.sp12_v_b_19 <X> T_19_14.lc_trk_g2_3
 (22 9)  (1004 233)  (1004 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 233)  (1005 233)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (24 9)  (1006 233)  (1006 233)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (25 9)  (1007 233)  (1007 233)  routing T_19_14.sp4_h_r_42 <X> T_19_14.lc_trk_g2_2
 (26 9)  (1008 233)  (1008 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 233)  (1009 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 233)  (1010 233)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 233)  (1012 233)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 233)  (1013 233)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 233)  (1019 233)  LC_4 Logic Functioning bit
 (40 9)  (1022 233)  (1022 233)  LC_4 Logic Functioning bit
 (42 9)  (1024 233)  (1024 233)  LC_4 Logic Functioning bit
 (14 10)  (996 234)  (996 234)  routing T_19_14.sp12_v_t_3 <X> T_19_14.lc_trk_g2_4
 (21 10)  (1003 234)  (1003 234)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g2_7
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1005 234)  (1005 234)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g2_7
 (24 10)  (1006 234)  (1006 234)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g2_7
 (14 11)  (996 235)  (996 235)  routing T_19_14.sp12_v_t_3 <X> T_19_14.lc_trk_g2_4
 (15 11)  (997 235)  (997 235)  routing T_19_14.sp12_v_t_3 <X> T_19_14.lc_trk_g2_4
 (17 11)  (999 235)  (999 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (21 11)  (1003 235)  (1003 235)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g2_7
 (22 11)  (1004 235)  (1004 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_v_t_14 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_v_t_14 <X> T_19_14.lc_trk_g3_3
 (26 12)  (1008 236)  (1008 236)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 236)  (1009 236)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g3_4 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 236)  (1017 236)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.input_2_6
 (22 13)  (1004 237)  (1004 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1006 237)  (1006 237)  routing T_19_14.tnl_op_2 <X> T_19_14.lc_trk_g3_2
 (25 13)  (1007 237)  (1007 237)  routing T_19_14.tnl_op_2 <X> T_19_14.lc_trk_g3_2
 (26 13)  (1008 237)  (1008 237)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 237)  (1014 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1015 237)  (1015 237)  routing T_19_14.lc_trk_g2_4 <X> T_19_14.input_2_6
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (14 14)  (996 238)  (996 238)  routing T_19_14.wire_logic_cluster/lc_4/out <X> T_19_14.lc_trk_g3_4
 (21 14)  (1003 238)  (1003 238)  routing T_19_14.sp4_v_t_26 <X> T_19_14.lc_trk_g3_7
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 238)  (1005 238)  routing T_19_14.sp4_v_t_26 <X> T_19_14.lc_trk_g3_7
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 238)  (1015 238)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (38 14)  (1020 238)  (1020 238)  LC_7 Logic Functioning bit
 (41 14)  (1023 238)  (1023 238)  LC_7 Logic Functioning bit
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (8 15)  (990 239)  (990 239)  routing T_19_14.sp4_h_l_47 <X> T_19_14.sp4_v_t_47
 (17 15)  (999 239)  (999 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (1003 239)  (1003 239)  routing T_19_14.sp4_v_t_26 <X> T_19_14.lc_trk_g3_7
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1008 239)  (1008 239)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 239)  (1009 239)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 239)  (1010 239)  routing T_19_14.lc_trk_g3_2 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 239)  (1013 239)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 239)  (1018 239)  LC_7 Logic Functioning bit
 (38 15)  (1020 239)  (1020 239)  LC_7 Logic Functioning bit
 (40 15)  (1022 239)  (1022 239)  LC_7 Logic Functioning bit
 (42 15)  (1024 239)  (1024 239)  LC_7 Logic Functioning bit
 (53 15)  (1035 239)  (1035 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_14

 (16 0)  (1052 224)  (1052 224)  routing T_20_14.sp12_h_l_14 <X> T_20_14.lc_trk_g0_1
 (17 0)  (1053 224)  (1053 224)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (14 1)  (1050 225)  (1050 225)  routing T_20_14.sp4_r_v_b_35 <X> T_20_14.lc_trk_g0_0
 (17 1)  (1053 225)  (1053 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1054 225)  (1054 225)  routing T_20_14.sp12_h_l_14 <X> T_20_14.lc_trk_g0_1
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1059 225)  (1059 225)  routing T_20_14.sp12_h_r_10 <X> T_20_14.lc_trk_g0_2
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 226)  (1050 226)  routing T_20_14.sp4_h_l_1 <X> T_20_14.lc_trk_g0_4
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 226)  (1067 226)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (37 2)  (1073 226)  (1073 226)  LC_1 Logic Functioning bit
 (38 2)  (1074 226)  (1074 226)  LC_1 Logic Functioning bit
 (39 2)  (1075 226)  (1075 226)  LC_1 Logic Functioning bit
 (41 2)  (1077 226)  (1077 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (3 3)  (1039 227)  (1039 227)  routing T_20_14.sp12_v_b_0 <X> T_20_14.sp12_h_l_23
 (15 3)  (1051 227)  (1051 227)  routing T_20_14.sp4_h_l_1 <X> T_20_14.lc_trk_g0_4
 (16 3)  (1052 227)  (1052 227)  routing T_20_14.sp4_h_l_1 <X> T_20_14.lc_trk_g0_4
 (17 3)  (1053 227)  (1053 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 228)  (1072 228)  LC_2 Logic Functioning bit
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 229)  (1040 229)  routing T_20_14.sp4_h_l_42 <X> T_20_14.sp4_h_r_3
 (6 5)  (1042 229)  (1042 229)  routing T_20_14.sp4_h_l_42 <X> T_20_14.sp4_h_r_3
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 229)  (1066 229)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 230)  (1067 230)  routing T_20_14.lc_trk_g0_4 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 230)  (1072 230)  LC_3 Logic Functioning bit
 (37 6)  (1073 230)  (1073 230)  LC_3 Logic Functioning bit
 (39 6)  (1075 230)  (1075 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (50 6)  (1086 230)  (1086 230)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 231)  (1072 231)  LC_3 Logic Functioning bit
 (37 7)  (1073 231)  (1073 231)  LC_3 Logic Functioning bit
 (42 7)  (1078 231)  (1078 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (51 7)  (1087 231)  (1087 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1059 232)  (1059 232)  routing T_20_14.sp12_v_b_19 <X> T_20_14.lc_trk_g2_3
 (31 8)  (1067 232)  (1067 232)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 232)  (1070 232)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (45 8)  (1081 232)  (1081 232)  LC_4 Logic Functioning bit
 (21 9)  (1057 233)  (1057 233)  routing T_20_14.sp12_v_b_19 <X> T_20_14.lc_trk_g2_3
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (14 10)  (1050 234)  (1050 234)  routing T_20_14.wire_logic_cluster/lc_4/out <X> T_20_14.lc_trk_g2_4
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 234)  (1054 234)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g2_5
 (31 10)  (1067 234)  (1067 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 234)  (1070 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (37 10)  (1073 234)  (1073 234)  LC_5 Logic Functioning bit
 (38 10)  (1074 234)  (1074 234)  LC_5 Logic Functioning bit
 (39 10)  (1075 234)  (1075 234)  LC_5 Logic Functioning bit
 (45 10)  (1081 234)  (1081 234)  LC_5 Logic Functioning bit
 (8 11)  (1044 235)  (1044 235)  routing T_20_14.sp4_h_l_42 <X> T_20_14.sp4_v_t_42
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 235)  (1072 235)  LC_5 Logic Functioning bit
 (37 11)  (1073 235)  (1073 235)  LC_5 Logic Functioning bit
 (38 11)  (1074 235)  (1074 235)  LC_5 Logic Functioning bit
 (39 11)  (1075 235)  (1075 235)  LC_5 Logic Functioning bit
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (1045 238)  (1045 238)  routing T_20_14.sp4_v_b_10 <X> T_20_14.sp4_h_l_47
 (21 14)  (1057 238)  (1057 238)  routing T_20_14.sp4_h_r_39 <X> T_20_14.lc_trk_g3_7
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 238)  (1059 238)  routing T_20_14.sp4_h_r_39 <X> T_20_14.lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp4_h_r_39 <X> T_20_14.lc_trk_g3_7
 (16 15)  (1052 239)  (1052 239)  routing T_20_14.sp12_v_b_12 <X> T_20_14.lc_trk_g3_4
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_21_14

 (22 3)  (1112 227)  (1112 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1114 227)  (1114 227)  routing T_21_14.top_op_6 <X> T_21_14.lc_trk_g0_6
 (25 3)  (1115 227)  (1115 227)  routing T_21_14.top_op_6 <X> T_21_14.lc_trk_g0_6
 (4 4)  (1094 228)  (1094 228)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_3
 (6 4)  (1096 228)  (1096 228)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_3
 (15 4)  (1105 228)  (1105 228)  routing T_21_14.lft_op_1 <X> T_21_14.lc_trk_g1_1
 (17 4)  (1107 228)  (1107 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1108 228)  (1108 228)  routing T_21_14.lft_op_1 <X> T_21_14.lc_trk_g1_1
 (5 5)  (1095 229)  (1095 229)  routing T_21_14.sp4_h_l_44 <X> T_21_14.sp4_v_b_3
 (22 5)  (1112 229)  (1112 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1113 229)  (1113 229)  routing T_21_14.sp12_h_l_17 <X> T_21_14.lc_trk_g1_2
 (25 5)  (1115 229)  (1115 229)  routing T_21_14.sp12_h_l_17 <X> T_21_14.lc_trk_g1_2
 (12 6)  (1102 230)  (1102 230)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (11 7)  (1101 231)  (1101 231)  routing T_21_14.sp4_v_t_40 <X> T_21_14.sp4_h_l_40
 (21 8)  (1111 232)  (1111 232)  routing T_21_14.sp4_v_t_22 <X> T_21_14.lc_trk_g2_3
 (22 8)  (1112 232)  (1112 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1113 232)  (1113 232)  routing T_21_14.sp4_v_t_22 <X> T_21_14.lc_trk_g2_3
 (21 9)  (1111 233)  (1111 233)  routing T_21_14.sp4_v_t_22 <X> T_21_14.lc_trk_g2_3
 (4 10)  (1094 234)  (1094 234)  routing T_21_14.sp4_v_b_10 <X> T_21_14.sp4_v_t_43
 (6 10)  (1096 234)  (1096 234)  routing T_21_14.sp4_v_b_10 <X> T_21_14.sp4_v_t_43
 (28 10)  (1118 234)  (1118 234)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 234)  (1120 234)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 234)  (1121 234)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (39 10)  (1129 234)  (1129 234)  LC_5 Logic Functioning bit
 (41 10)  (1131 234)  (1131 234)  LC_5 Logic Functioning bit
 (43 10)  (1133 234)  (1133 234)  LC_5 Logic Functioning bit
 (15 11)  (1105 235)  (1105 235)  routing T_21_14.tnr_op_4 <X> T_21_14.lc_trk_g2_4
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1114 235)  (1114 235)  routing T_21_14.tnl_op_6 <X> T_21_14.lc_trk_g2_6
 (25 11)  (1115 235)  (1115 235)  routing T_21_14.tnl_op_6 <X> T_21_14.lc_trk_g2_6
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 235)  (1117 235)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 235)  (1120 235)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 235)  (1121 235)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 235)  (1122 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1123 235)  (1123 235)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.input_2_5
 (35 11)  (1125 235)  (1125 235)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.input_2_5
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (38 11)  (1128 235)  (1128 235)  LC_5 Logic Functioning bit
 (43 11)  (1133 235)  (1133 235)  LC_5 Logic Functioning bit
 (9 12)  (1099 236)  (1099 236)  routing T_21_14.sp4_v_t_47 <X> T_21_14.sp4_h_r_10
 (27 14)  (1117 238)  (1117 238)  routing T_21_14.lc_trk_g1_1 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 238)  (1119 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 238)  (1121 238)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 238)  (1123 238)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 238)  (1126 238)  LC_7 Logic Functioning bit
 (38 14)  (1128 238)  (1128 238)  LC_7 Logic Functioning bit
 (39 14)  (1129 238)  (1129 238)  LC_7 Logic Functioning bit
 (41 14)  (1131 238)  (1131 238)  LC_7 Logic Functioning bit
 (43 14)  (1133 238)  (1133 238)  LC_7 Logic Functioning bit
 (26 15)  (1116 239)  (1116 239)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 239)  (1117 239)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 239)  (1122 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 239)  (1123 239)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.input_2_7
 (35 15)  (1125 239)  (1125 239)  routing T_21_14.lc_trk_g2_3 <X> T_21_14.input_2_7
 (36 15)  (1126 239)  (1126 239)  LC_7 Logic Functioning bit
 (38 15)  (1128 239)  (1128 239)  LC_7 Logic Functioning bit
 (43 15)  (1133 239)  (1133 239)  LC_7 Logic Functioning bit


LogicTile_22_14

 (4 0)  (1148 224)  (1148 224)  routing T_22_14.sp4_h_l_43 <X> T_22_14.sp4_v_b_0
 (6 0)  (1150 224)  (1150 224)  routing T_22_14.sp4_h_l_43 <X> T_22_14.sp4_v_b_0
 (27 0)  (1171 224)  (1171 224)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 224)  (1175 224)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 224)  (1177 224)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (45 0)  (1189 224)  (1189 224)  LC_0 Logic Functioning bit
 (5 1)  (1149 225)  (1149 225)  routing T_22_14.sp4_h_l_43 <X> T_22_14.sp4_v_b_0
 (26 1)  (1170 225)  (1170 225)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 225)  (1171 225)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 225)  (1172 225)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 225)  (1174 225)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 225)  (1175 225)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (37 1)  (1181 225)  (1181 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (39 1)  (1183 225)  (1183 225)  LC_0 Logic Functioning bit
 (40 1)  (1184 225)  (1184 225)  LC_0 Logic Functioning bit
 (42 1)  (1186 225)  (1186 225)  LC_0 Logic Functioning bit
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1144 227)  (1144 227)  routing T_22_14.glb_netwk_7 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (22 3)  (1166 227)  (1166 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1167 227)  (1167 227)  routing T_22_14.sp4_v_b_22 <X> T_22_14.lc_trk_g0_6
 (24 3)  (1168 227)  (1168 227)  routing T_22_14.sp4_v_b_22 <X> T_22_14.lc_trk_g0_6
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1144 229)  (1144 229)  routing T_22_14.glb_netwk_3 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1167 232)  (1167 232)  routing T_22_14.sp12_v_b_19 <X> T_22_14.lc_trk_g2_3
 (26 8)  (1170 232)  (1170 232)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 232)  (1171 232)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 232)  (1172 232)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 232)  (1180 232)  LC_4 Logic Functioning bit
 (37 8)  (1181 232)  (1181 232)  LC_4 Logic Functioning bit
 (38 8)  (1182 232)  (1182 232)  LC_4 Logic Functioning bit
 (39 8)  (1183 232)  (1183 232)  LC_4 Logic Functioning bit
 (41 8)  (1185 232)  (1185 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (45 8)  (1189 232)  (1189 232)  LC_4 Logic Functioning bit
 (48 8)  (1192 232)  (1192 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (1165 233)  (1165 233)  routing T_22_14.sp12_v_b_19 <X> T_22_14.lc_trk_g2_3
 (26 9)  (1170 233)  (1170 233)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 233)  (1174 233)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 233)  (1175 233)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 233)  (1181 233)  LC_4 Logic Functioning bit
 (39 9)  (1183 233)  (1183 233)  LC_4 Logic Functioning bit
 (22 10)  (1166 234)  (1166 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1167 234)  (1167 234)  routing T_22_14.sp12_v_t_12 <X> T_22_14.lc_trk_g2_7
 (11 12)  (1155 236)  (1155 236)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_v_b_11
 (13 12)  (1157 236)  (1157 236)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_v_b_11
 (22 12)  (1166 236)  (1166 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1165 237)  (1165 237)  routing T_22_14.sp4_r_v_b_43 <X> T_22_14.lc_trk_g3_3
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 237)  (1169 237)  routing T_22_14.sp4_r_v_b_42 <X> T_22_14.lc_trk_g3_2
 (0 14)  (1144 238)  (1144 238)  routing T_22_14.glb_netwk_4 <X> T_22_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 238)  (1145 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_23_14

 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_7 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_7 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 226)  (1206 226)  routing T_23_14.sp4_v_t_36 <X> T_23_14.sp4_h_l_36
 (9 2)  (1207 226)  (1207 226)  routing T_23_14.sp4_v_t_36 <X> T_23_14.sp4_h_l_36
 (0 3)  (1198 227)  (1198 227)  routing T_23_14.glb_netwk_7 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1199 228)  (1199 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 228)  (1219 228)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (22 4)  (1220 228)  (1220 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1222 228)  (1222 228)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (0 5)  (1198 229)  (1198 229)  routing T_23_14.glb_netwk_3 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 229)  (1219 229)  routing T_23_14.sp12_h_r_3 <X> T_23_14.lc_trk_g1_3
 (27 6)  (1225 230)  (1225 230)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 230)  (1227 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 230)  (1230 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 230)  (1231 230)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 230)  (1234 230)  LC_3 Logic Functioning bit
 (38 6)  (1236 230)  (1236 230)  LC_3 Logic Functioning bit
 (45 6)  (1243 230)  (1243 230)  LC_3 Logic Functioning bit
 (26 7)  (1224 231)  (1224 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 231)  (1225 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 231)  (1226 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 231)  (1227 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 231)  (1228 231)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 231)  (1229 231)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 231)  (1234 231)  LC_3 Logic Functioning bit
 (37 7)  (1235 231)  (1235 231)  LC_3 Logic Functioning bit
 (38 7)  (1236 231)  (1236 231)  LC_3 Logic Functioning bit
 (39 7)  (1237 231)  (1237 231)  LC_3 Logic Functioning bit
 (41 7)  (1239 231)  (1239 231)  LC_3 Logic Functioning bit
 (43 7)  (1241 231)  (1241 231)  LC_3 Logic Functioning bit
 (48 7)  (1246 231)  (1246 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (1223 232)  (1223 232)  routing T_23_14.sp4_h_r_34 <X> T_23_14.lc_trk_g2_2
 (22 9)  (1220 233)  (1220 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1221 233)  (1221 233)  routing T_23_14.sp4_h_r_34 <X> T_23_14.lc_trk_g2_2
 (24 9)  (1222 233)  (1222 233)  routing T_23_14.sp4_h_r_34 <X> T_23_14.lc_trk_g2_2
 (21 10)  (1219 234)  (1219 234)  routing T_23_14.sp4_v_t_26 <X> T_23_14.lc_trk_g2_7
 (22 10)  (1220 234)  (1220 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1221 234)  (1221 234)  routing T_23_14.sp4_v_t_26 <X> T_23_14.lc_trk_g2_7
 (21 11)  (1219 235)  (1219 235)  routing T_23_14.sp4_v_t_26 <X> T_23_14.lc_trk_g2_7
 (21 12)  (1219 236)  (1219 236)  routing T_23_14.sp4_v_t_22 <X> T_23_14.lc_trk_g3_3
 (22 12)  (1220 236)  (1220 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1221 236)  (1221 236)  routing T_23_14.sp4_v_t_22 <X> T_23_14.lc_trk_g3_3
 (27 12)  (1225 236)  (1225 236)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 236)  (1226 236)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 236)  (1229 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 236)  (1231 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (45 12)  (1243 236)  (1243 236)  LC_6 Logic Functioning bit
 (21 13)  (1219 237)  (1219 237)  routing T_23_14.sp4_v_t_22 <X> T_23_14.lc_trk_g3_3
 (22 13)  (1220 237)  (1220 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1221 237)  (1221 237)  routing T_23_14.sp4_v_b_42 <X> T_23_14.lc_trk_g3_2
 (24 13)  (1222 237)  (1222 237)  routing T_23_14.sp4_v_b_42 <X> T_23_14.lc_trk_g3_2
 (26 13)  (1224 237)  (1224 237)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 237)  (1225 237)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 237)  (1226 237)  routing T_23_14.lc_trk_g3_3 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 237)  (1227 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 237)  (1228 237)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 237)  (1229 237)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (38 13)  (1236 237)  (1236 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (40 13)  (1238 237)  (1238 237)  LC_6 Logic Functioning bit
 (42 13)  (1240 237)  (1240 237)  LC_6 Logic Functioning bit
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.glb_netwk_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_14

 (0 2)  (1252 226)  (1252 226)  routing T_24_14.glb_netwk_7 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 226)  (1253 226)  routing T_24_14.glb_netwk_7 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 227)  (1252 227)  routing T_24_14.glb_netwk_7 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1253 228)  (1253 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1256 228)  (1256 228)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_v_b_3
 (0 5)  (1252 229)  (1252 229)  routing T_24_14.glb_netwk_3 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (5 5)  (1257 229)  (1257 229)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_v_b_3
 (17 10)  (1269 234)  (1269 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1270 235)  (1270 235)  routing T_24_14.sp4_r_v_b_37 <X> T_24_14.lc_trk_g2_5
 (22 11)  (1274 235)  (1274 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 235)  (1277 235)  routing T_24_14.sp4_r_v_b_38 <X> T_24_14.lc_trk_g2_6
 (0 14)  (1252 238)  (1252 238)  routing T_24_14.glb_netwk_4 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 238)  (1253 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (1269 238)  (1269 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1278 238)  (1278 238)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (1280 238)  (1280 238)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 238)  (1281 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 238)  (1282 238)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 238)  (1283 238)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 238)  (1284 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 238)  (1285 238)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 238)  (1286 238)  routing T_24_14.lc_trk_g3_5 <X> T_24_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 238)  (1288 238)  LC_7 Logic Functioning bit
 (38 14)  (1290 238)  (1290 238)  LC_7 Logic Functioning bit
 (45 14)  (1297 238)  (1297 238)  LC_7 Logic Functioning bit
 (52 14)  (1304 238)  (1304 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (1270 239)  (1270 239)  routing T_24_14.sp4_r_v_b_45 <X> T_24_14.lc_trk_g3_5
 (28 15)  (1280 239)  (1280 239)  routing T_24_14.lc_trk_g2_5 <X> T_24_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 239)  (1281 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 239)  (1282 239)  routing T_24_14.lc_trk_g2_6 <X> T_24_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 239)  (1288 239)  LC_7 Logic Functioning bit
 (37 15)  (1289 239)  (1289 239)  LC_7 Logic Functioning bit
 (38 15)  (1290 239)  (1290 239)  LC_7 Logic Functioning bit
 (39 15)  (1291 239)  (1291 239)  LC_7 Logic Functioning bit
 (40 15)  (1292 239)  (1292 239)  LC_7 Logic Functioning bit
 (42 15)  (1294 239)  (1294 239)  LC_7 Logic Functioning bit


RAM_Tile_25_14

 (5 1)  (1311 225)  (1311 225)  routing T_25_14.sp4_h_r_0 <X> T_25_14.sp4_v_b_0


LogicTile_28_14

 (3 15)  (1459 239)  (1459 239)  routing T_28_14.sp12_h_l_22 <X> T_28_14.sp12_v_t_22


LogicTile_29_14

 (5 2)  (1515 226)  (1515 226)  routing T_29_14.sp4_h_r_9 <X> T_29_14.sp4_h_l_37
 (4 3)  (1514 227)  (1514 227)  routing T_29_14.sp4_h_r_9 <X> T_29_14.sp4_h_l_37


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (0 11)  (1726 235)  (1726 235)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0


LogicTile_11_13

 (3 0)  (549 208)  (549 208)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_b_0
 (3 1)  (549 209)  (549 209)  routing T_11_13.sp12_h_r_0 <X> T_11_13.sp12_v_b_0


LogicTile_14_13

 (15 2)  (723 210)  (723 210)  routing T_14_13.bot_op_5 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (748 212)  (748 212)  LC_2 Logic Functioning bit
 (42 4)  (750 212)  (750 212)  LC_2 Logic Functioning bit
 (46 4)  (754 212)  (754 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.bot_op_6 <X> T_14_13.lc_trk_g1_6
 (5 12)  (713 220)  (713 220)  routing T_14_13.sp4_v_b_3 <X> T_14_13.sp4_h_r_9
 (4 13)  (712 221)  (712 221)  routing T_14_13.sp4_v_b_3 <X> T_14_13.sp4_h_r_9
 (6 13)  (714 221)  (714 221)  routing T_14_13.sp4_v_b_3 <X> T_14_13.sp4_h_r_9


LogicTile_15_13

 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 208)  (785 208)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (47 0)  (809 208)  (809 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (783 209)  (783 209)  routing T_15_13.sp4_h_r_3 <X> T_15_13.lc_trk_g0_3
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 209)  (789 209)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (44 1)  (806 209)  (806 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 212)  (776 212)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g1_0
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (52 4)  (814 212)  (814 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (44 5)  (806 213)  (806 213)  LC_2 Logic Functioning bit
 (48 5)  (810 213)  (810 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 214)  (785 214)  routing T_15_13.sp12_h_l_12 <X> T_15_13.lc_trk_g1_7
 (15 8)  (777 216)  (777 216)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g2_1
 (16 8)  (778 216)  (778 216)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (11 10)  (773 218)  (773 218)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_45
 (13 10)  (775 218)  (775 218)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_45
 (12 11)  (774 219)  (774 219)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_45
 (12 12)  (774 220)  (774 220)  routing T_15_13.sp4_v_b_5 <X> T_15_13.sp4_h_r_11
 (11 13)  (773 221)  (773 221)  routing T_15_13.sp4_v_b_5 <X> T_15_13.sp4_h_r_11
 (13 13)  (775 221)  (775 221)  routing T_15_13.sp4_v_b_5 <X> T_15_13.sp4_h_r_11
 (0 14)  (762 222)  (762 222)  routing T_15_13.glb_netwk_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_13

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 212)  (816 212)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (21 5)  (837 213)  (837 213)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g1_3
 (11 6)  (827 214)  (827 214)  routing T_16_13.sp4_v_b_9 <X> T_16_13.sp4_v_t_40
 (13 6)  (829 214)  (829 214)  routing T_16_13.sp4_v_b_9 <X> T_16_13.sp4_v_t_40
 (2 8)  (818 216)  (818 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (830 216)  (830 216)  routing T_16_13.sp4_v_t_21 <X> T_16_13.lc_trk_g2_0
 (9 9)  (825 217)  (825 217)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_v_b_7
 (10 9)  (826 217)  (826 217)  routing T_16_13.sp4_v_t_46 <X> T_16_13.sp4_v_b_7
 (12 9)  (828 217)  (828 217)  routing T_16_13.sp4_h_r_8 <X> T_16_13.sp4_v_b_8
 (14 9)  (830 217)  (830 217)  routing T_16_13.sp4_v_t_21 <X> T_16_13.lc_trk_g2_0
 (16 9)  (832 217)  (832 217)  routing T_16_13.sp4_v_t_21 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (839 218)  (839 218)  routing T_16_13.sp4_h_r_31 <X> T_16_13.lc_trk_g2_7
 (24 10)  (840 218)  (840 218)  routing T_16_13.sp4_h_r_31 <X> T_16_13.lc_trk_g2_7
 (21 11)  (837 219)  (837 219)  routing T_16_13.sp4_h_r_31 <X> T_16_13.lc_trk_g2_7
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g3_3
 (24 12)  (840 220)  (840 220)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g3_3
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp4_r_v_b_40 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (837 221)  (837 221)  routing T_16_13.sp4_h_r_27 <X> T_16_13.lc_trk_g3_3
 (0 14)  (816 222)  (816 222)  routing T_16_13.glb_netwk_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 222)  (842 222)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 222)  (849 222)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (40 14)  (856 222)  (856 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (52 14)  (868 222)  (868 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (842 223)  (842 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 223)  (848 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (849 223)  (849 223)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_7
 (34 15)  (850 223)  (850 223)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_7
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (41 15)  (857 223)  (857 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (882 211)  (882 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36
 (9 3)  (883 211)  (883 211)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_t_36
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (11 5)  (885 213)  (885 213)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_h_r_5
 (13 5)  (887 213)  (887 213)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_h_r_5
 (6 8)  (880 216)  (880 216)  routing T_17_13.sp4_h_r_1 <X> T_17_13.sp4_v_b_6
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (9 9)  (883 217)  (883 217)  routing T_17_13.sp4_v_t_42 <X> T_17_13.sp4_v_b_7
 (26 9)  (900 217)  (900 217)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (48 9)  (922 217)  (922 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (8 12)  (882 220)  (882 220)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_h_r_10
 (9 12)  (883 220)  (883 220)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_h_r_10
 (10 12)  (884 220)  (884 220)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_h_r_10
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_r_v_b_43 <X> T_17_13.lc_trk_g3_3
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (38 14)  (912 222)  (912 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (8 15)  (882 223)  (882 223)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_t_47
 (9 15)  (883 223)  (883 223)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_t_47
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (40 15)  (914 223)  (914 223)  LC_7 Logic Functioning bit
 (42 15)  (916 223)  (916 223)  LC_7 Logic Functioning bit
 (48 15)  (922 223)  (922 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_13

 (21 0)  (949 208)  (949 208)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g0_3
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (955 208)  (955 208)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 208)  (956 208)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 208)  (958 208)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (969 208)  (969 208)  LC_0 Logic Functioning bit
 (43 0)  (971 208)  (971 208)  LC_0 Logic Functioning bit
 (52 0)  (980 208)  (980 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (10 1)  (938 209)  (938 209)  routing T_18_13.sp4_h_r_8 <X> T_18_13.sp4_v_b_1
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (43 1)  (971 209)  (971 209)  LC_0 Logic Functioning bit
 (47 1)  (975 209)  (975 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (979 209)  (979 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 210)  (942 210)  routing T_18_13.sp4_h_l_1 <X> T_18_13.lc_trk_g0_4
 (19 2)  (947 210)  (947 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (43 2)  (971 210)  (971 210)  LC_1 Logic Functioning bit
 (50 2)  (978 210)  (978 210)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (939 211)  (939 211)  routing T_18_13.sp4_h_r_2 <X> T_18_13.sp4_h_l_39
 (15 3)  (943 211)  (943 211)  routing T_18_13.sp4_h_l_1 <X> T_18_13.lc_trk_g0_4
 (16 3)  (944 211)  (944 211)  routing T_18_13.sp4_h_l_1 <X> T_18_13.lc_trk_g0_4
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 211)  (959 211)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (42 3)  (970 211)  (970 211)  LC_1 Logic Functioning bit
 (17 4)  (945 212)  (945 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (946 212)  (946 212)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g1_1
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g1_4 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (50 4)  (978 212)  (978 212)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.top_op_2 <X> T_18_13.lc_trk_g1_2
 (25 5)  (953 213)  (953 213)  routing T_18_13.top_op_2 <X> T_18_13.lc_trk_g1_2
 (28 5)  (956 213)  (956 213)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 213)  (964 213)  LC_2 Logic Functioning bit
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (43 5)  (971 213)  (971 213)  LC_2 Logic Functioning bit
 (25 6)  (953 214)  (953 214)  routing T_18_13.bnr_op_6 <X> T_18_13.lc_trk_g1_6
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 214)  (958 214)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (4 7)  (932 215)  (932 215)  routing T_18_13.sp4_v_b_10 <X> T_18_13.sp4_h_l_38
 (14 7)  (942 215)  (942 215)  routing T_18_13.top_op_4 <X> T_18_13.lc_trk_g1_4
 (15 7)  (943 215)  (943 215)  routing T_18_13.top_op_4 <X> T_18_13.lc_trk_g1_4
 (17 7)  (945 215)  (945 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (953 215)  (953 215)  routing T_18_13.bnr_op_6 <X> T_18_13.lc_trk_g1_6
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (962 215)  (962 215)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.input_2_3
 (47 7)  (975 215)  (975 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (933 216)  (933 216)  routing T_18_13.sp4_h_l_38 <X> T_18_13.sp4_h_r_6
 (14 8)  (942 216)  (942 216)  routing T_18_13.wire_logic_cluster/lc_0/out <X> T_18_13.lc_trk_g2_0
 (15 8)  (943 216)  (943 216)  routing T_18_13.tnr_op_1 <X> T_18_13.lc_trk_g2_1
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (19 8)  (947 216)  (947 216)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (953 216)  (953 216)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g2_2
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 216)  (958 216)  routing T_18_13.lc_trk_g2_5 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 216)  (961 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (37 8)  (965 216)  (965 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (42 8)  (970 216)  (970 216)  LC_4 Logic Functioning bit
 (43 8)  (971 216)  (971 216)  LC_4 Logic Functioning bit
 (50 8)  (978 216)  (978 216)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (932 217)  (932 217)  routing T_18_13.sp4_h_l_38 <X> T_18_13.sp4_h_r_6
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (950 217)  (950 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 217)  (952 217)  routing T_18_13.rgt_op_2 <X> T_18_13.lc_trk_g2_2
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (43 9)  (971 217)  (971 217)  LC_4 Logic Functioning bit
 (9 10)  (937 218)  (937 218)  routing T_18_13.sp4_h_r_4 <X> T_18_13.sp4_h_l_42
 (10 10)  (938 218)  (938 218)  routing T_18_13.sp4_h_r_4 <X> T_18_13.sp4_h_l_42
 (14 10)  (942 218)  (942 218)  routing T_18_13.sp4_h_r_44 <X> T_18_13.lc_trk_g2_4
 (15 10)  (943 218)  (943 218)  routing T_18_13.sp4_h_l_16 <X> T_18_13.lc_trk_g2_5
 (16 10)  (944 218)  (944 218)  routing T_18_13.sp4_h_l_16 <X> T_18_13.lc_trk_g2_5
 (17 10)  (945 218)  (945 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (949 218)  (949 218)  routing T_18_13.sp4_h_r_39 <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 218)  (951 218)  routing T_18_13.sp4_h_r_39 <X> T_18_13.lc_trk_g2_7
 (24 10)  (952 218)  (952 218)  routing T_18_13.sp4_h_r_39 <X> T_18_13.lc_trk_g2_7
 (25 10)  (953 218)  (953 218)  routing T_18_13.wire_logic_cluster/lc_6/out <X> T_18_13.lc_trk_g2_6
 (27 10)  (955 218)  (955 218)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (42 10)  (970 218)  (970 218)  LC_5 Logic Functioning bit
 (43 10)  (971 218)  (971 218)  LC_5 Logic Functioning bit
 (50 10)  (978 218)  (978 218)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (938 219)  (938 219)  routing T_18_13.sp4_h_l_39 <X> T_18_13.sp4_v_t_42
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_h_r_44 <X> T_18_13.lc_trk_g2_4
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp4_h_r_44 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_h_r_44 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (946 219)  (946 219)  routing T_18_13.sp4_h_l_16 <X> T_18_13.lc_trk_g2_5
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (42 11)  (970 219)  (970 219)  LC_5 Logic Functioning bit
 (43 11)  (971 219)  (971 219)  LC_5 Logic Functioning bit
 (3 12)  (931 220)  (931 220)  routing T_18_13.sp12_v_t_22 <X> T_18_13.sp12_h_r_1
 (15 12)  (943 220)  (943 220)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g3_1
 (16 12)  (944 220)  (944 220)  routing T_18_13.sp4_v_t_28 <X> T_18_13.lc_trk_g3_1
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (954 220)  (954 220)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 220)  (956 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 220)  (957 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 220)  (958 220)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 220)  (960 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 220)  (963 220)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_6
 (43 12)  (971 220)  (971 220)  LC_6 Logic Functioning bit
 (45 12)  (973 220)  (973 220)  LC_6 Logic Functioning bit
 (47 12)  (975 220)  (975 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (980 220)  (980 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (934 221)  (934 221)  routing T_18_13.sp4_h_l_44 <X> T_18_13.sp4_h_r_9
 (28 13)  (956 221)  (956 221)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 221)  (957 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 221)  (958 221)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 221)  (959 221)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 221)  (960 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 221)  (961 221)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_6
 (35 13)  (963 221)  (963 221)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_6
 (36 13)  (964 221)  (964 221)  LC_6 Logic Functioning bit
 (38 13)  (966 221)  (966 221)  LC_6 Logic Functioning bit
 (43 13)  (971 221)  (971 221)  LC_6 Logic Functioning bit
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 222)  (956 222)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (41 14)  (969 222)  (969 222)  LC_7 Logic Functioning bit
 (43 14)  (971 222)  (971 222)  LC_7 Logic Functioning bit
 (51 14)  (979 222)  (979 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g2_2 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (41 15)  (969 223)  (969 223)  LC_7 Logic Functioning bit
 (43 15)  (971 223)  (971 223)  LC_7 Logic Functioning bit
 (51 15)  (979 223)  (979 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_13

 (13 0)  (995 208)  (995 208)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_v_b_2
 (17 0)  (999 208)  (999 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 208)  (1000 208)  routing T_19_13.bnr_op_1 <X> T_19_13.lc_trk_g0_1
 (25 0)  (1007 208)  (1007 208)  routing T_19_13.wire_logic_cluster/lc_2/out <X> T_19_13.lc_trk_g0_2
 (18 1)  (1000 209)  (1000 209)  routing T_19_13.bnr_op_1 <X> T_19_13.lc_trk_g0_1
 (22 1)  (1004 209)  (1004 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 210)  (994 210)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_h_l_39
 (11 3)  (993 211)  (993 211)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_h_l_39
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 211)  (1005 211)  routing T_19_13.sp4_v_b_22 <X> T_19_13.lc_trk_g0_6
 (24 3)  (1006 211)  (1006 211)  routing T_19_13.sp4_v_b_22 <X> T_19_13.lc_trk_g0_6
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (993 212)  (993 212)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_v_b_5
 (15 4)  (997 212)  (997 212)  routing T_19_13.top_op_1 <X> T_19_13.lc_trk_g1_1
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.bnr_op_3 <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (1007 212)  (1007 212)  routing T_19_13.sp4_v_b_10 <X> T_19_13.lc_trk_g1_2
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 212)  (1016 212)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (42 4)  (1024 212)  (1024 212)  LC_2 Logic Functioning bit
 (43 4)  (1025 212)  (1025 212)  LC_2 Logic Functioning bit
 (45 4)  (1027 212)  (1027 212)  LC_2 Logic Functioning bit
 (53 4)  (1035 212)  (1035 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (12 5)  (994 213)  (994 213)  routing T_19_13.sp4_v_t_39 <X> T_19_13.sp4_v_b_5
 (13 5)  (995 213)  (995 213)  routing T_19_13.sp4_v_t_37 <X> T_19_13.sp4_h_r_5
 (18 5)  (1000 213)  (1000 213)  routing T_19_13.top_op_1 <X> T_19_13.lc_trk_g1_1
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.bnr_op_3 <X> T_19_13.lc_trk_g1_3
 (22 5)  (1004 213)  (1004 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 213)  (1005 213)  routing T_19_13.sp4_v_b_10 <X> T_19_13.lc_trk_g1_2
 (25 5)  (1007 213)  (1007 213)  routing T_19_13.sp4_v_b_10 <X> T_19_13.lc_trk_g1_2
 (27 5)  (1009 213)  (1009 213)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 213)  (1010 213)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g1_2 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 213)  (1014 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1015 213)  (1015 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_2
 (34 5)  (1016 213)  (1016 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_2
 (35 5)  (1017 213)  (1017 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.input_2_2
 (36 5)  (1018 213)  (1018 213)  LC_2 Logic Functioning bit
 (37 5)  (1019 213)  (1019 213)  LC_2 Logic Functioning bit
 (38 5)  (1020 213)  (1020 213)  LC_2 Logic Functioning bit
 (39 5)  (1021 213)  (1021 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (53 5)  (1035 213)  (1035 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (997 214)  (997 214)  routing T_19_13.bot_op_5 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (1008 214)  (1008 214)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 214)  (1009 214)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 214)  (1011 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 214)  (1016 214)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (48 6)  (1030 214)  (1030 214)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (1010 215)  (1010 215)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 215)  (1014 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1015 215)  (1015 215)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.input_2_3
 (34 7)  (1016 215)  (1016 215)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.input_2_3
 (35 7)  (1017 215)  (1017 215)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.input_2_3
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (8 8)  (990 216)  (990 216)  routing T_19_13.sp4_h_l_46 <X> T_19_13.sp4_h_r_7
 (10 8)  (992 216)  (992 216)  routing T_19_13.sp4_h_l_46 <X> T_19_13.sp4_h_r_7
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 216)  (1000 216)  routing T_19_13.bnl_op_1 <X> T_19_13.lc_trk_g2_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 216)  (1015 216)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 216)  (1016 216)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (18 9)  (1000 217)  (1000 217)  routing T_19_13.bnl_op_1 <X> T_19_13.lc_trk_g2_1
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g0_2 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 217)  (1013 217)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 217)  (1014 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1016 217)  (1016 217)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.input_2_4
 (35 9)  (1017 217)  (1017 217)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.input_2_4
 (39 9)  (1021 217)  (1021 217)  LC_4 Logic Functioning bit
 (41 9)  (1023 217)  (1023 217)  LC_4 Logic Functioning bit
 (43 9)  (1025 217)  (1025 217)  LC_4 Logic Functioning bit
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 218)  (1000 218)  routing T_19_13.wire_logic_cluster/lc_5/out <X> T_19_13.lc_trk_g2_5
 (21 10)  (1003 218)  (1003 218)  routing T_19_13.rgt_op_7 <X> T_19_13.lc_trk_g2_7
 (22 10)  (1004 218)  (1004 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 218)  (1006 218)  routing T_19_13.rgt_op_7 <X> T_19_13.lc_trk_g2_7
 (31 10)  (1013 218)  (1013 218)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 218)  (1014 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (42 10)  (1024 218)  (1024 218)  LC_5 Logic Functioning bit
 (43 10)  (1025 218)  (1025 218)  LC_5 Logic Functioning bit
 (50 10)  (1032 218)  (1032 218)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (1013 219)  (1013 219)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_5/in_3
 (42 11)  (1024 219)  (1024 219)  LC_5 Logic Functioning bit
 (43 11)  (1025 219)  (1025 219)  LC_5 Logic Functioning bit
 (15 12)  (997 220)  (997 220)  routing T_19_13.rgt_op_1 <X> T_19_13.lc_trk_g3_1
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.rgt_op_1 <X> T_19_13.lc_trk_g3_1
 (21 12)  (1003 220)  (1003 220)  routing T_19_13.sp4_h_r_35 <X> T_19_13.lc_trk_g3_3
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp4_h_r_35 <X> T_19_13.lc_trk_g3_3
 (24 12)  (1006 220)  (1006 220)  routing T_19_13.sp4_h_r_35 <X> T_19_13.lc_trk_g3_3
 (26 12)  (1008 220)  (1008 220)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (43 12)  (1025 220)  (1025 220)  LC_6 Logic Functioning bit
 (50 12)  (1032 220)  (1032 220)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1006 221)  (1006 221)  routing T_19_13.tnl_op_2 <X> T_19_13.lc_trk_g3_2
 (25 13)  (1007 221)  (1007 221)  routing T_19_13.tnl_op_2 <X> T_19_13.lc_trk_g3_2
 (27 13)  (1009 221)  (1009 221)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g2_7 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 221)  (1018 221)  LC_6 Logic Functioning bit
 (37 13)  (1019 221)  (1019 221)  LC_6 Logic Functioning bit
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 222)  (1018 222)  LC_7 Logic Functioning bit
 (38 14)  (1020 222)  (1020 222)  LC_7 Logic Functioning bit
 (30 15)  (1012 223)  (1012 223)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 223)  (1013 223)  routing T_19_13.lc_trk_g0_2 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 223)  (1018 223)  LC_7 Logic Functioning bit
 (38 15)  (1020 223)  (1020 223)  LC_7 Logic Functioning bit


LogicTile_20_13

 (14 0)  (1050 208)  (1050 208)  routing T_20_13.sp4_v_b_8 <X> T_20_13.lc_trk_g0_0
 (31 0)  (1067 208)  (1067 208)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 208)  (1069 208)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 208)  (1072 208)  LC_0 Logic Functioning bit
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (45 0)  (1081 208)  (1081 208)  LC_0 Logic Functioning bit
 (14 1)  (1050 209)  (1050 209)  routing T_20_13.sp4_v_b_8 <X> T_20_13.lc_trk_g0_0
 (16 1)  (1052 209)  (1052 209)  routing T_20_13.sp4_v_b_8 <X> T_20_13.lc_trk_g0_0
 (17 1)  (1053 209)  (1053 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (28 1)  (1064 209)  (1064 209)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (1073 209)  (1073 209)  LC_0 Logic Functioning bit
 (39 1)  (1075 209)  (1075 209)  LC_0 Logic Functioning bit
 (47 1)  (1083 209)  (1083 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (1084 209)  (1084 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 210)  (1070 210)  routing T_20_13.lc_trk_g1_1 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (27 3)  (1063 211)  (1063 211)  routing T_20_13.lc_trk_g1_0 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (41 3)  (1077 211)  (1077 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (5 4)  (1041 212)  (1041 212)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_r_3
 (14 4)  (1050 212)  (1050 212)  routing T_20_13.sp4_h_l_5 <X> T_20_13.lc_trk_g1_0
 (15 4)  (1051 212)  (1051 212)  routing T_20_13.bot_op_1 <X> T_20_13.lc_trk_g1_1
 (17 4)  (1053 212)  (1053 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (1061 212)  (1061 212)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 212)  (1063 212)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (45 4)  (1081 212)  (1081 212)  LC_2 Logic Functioning bit
 (14 5)  (1050 213)  (1050 213)  routing T_20_13.sp4_h_l_5 <X> T_20_13.lc_trk_g1_0
 (15 5)  (1051 213)  (1051 213)  routing T_20_13.sp4_h_l_5 <X> T_20_13.lc_trk_g1_0
 (16 5)  (1052 213)  (1052 213)  routing T_20_13.sp4_h_l_5 <X> T_20_13.lc_trk_g1_0
 (17 5)  (1053 213)  (1053 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1058 213)  (1058 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 213)  (1059 213)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (24 5)  (1060 213)  (1060 213)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (25 5)  (1061 213)  (1061 213)  routing T_20_13.sp4_h_l_7 <X> T_20_13.lc_trk_g1_2
 (27 5)  (1063 213)  (1063 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 213)  (1064 213)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 213)  (1066 213)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 213)  (1067 213)  routing T_20_13.lc_trk_g2_7 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 213)  (1068 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1069 213)  (1069 213)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.input_2_2
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (42 5)  (1078 213)  (1078 213)  LC_2 Logic Functioning bit
 (43 5)  (1079 213)  (1079 213)  LC_2 Logic Functioning bit
 (47 5)  (1083 213)  (1083 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (1048 214)  (1048 214)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_h_l_40
 (13 6)  (1049 214)  (1049 214)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_v_t_40
 (28 6)  (1064 214)  (1064 214)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 214)  (1065 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 214)  (1066 214)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 214)  (1067 214)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 214)  (1069 214)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 214)  (1076 214)  LC_3 Logic Functioning bit
 (42 6)  (1078 214)  (1078 214)  LC_3 Logic Functioning bit
 (30 7)  (1066 215)  (1066 215)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (1076 215)  (1076 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (4 8)  (1040 216)  (1040 216)  routing T_20_13.sp4_v_t_47 <X> T_20_13.sp4_v_b_6
 (6 8)  (1042 216)  (1042 216)  routing T_20_13.sp4_v_t_47 <X> T_20_13.sp4_v_b_6
 (15 8)  (1051 216)  (1051 216)  routing T_20_13.tnl_op_1 <X> T_20_13.lc_trk_g2_1
 (17 8)  (1053 216)  (1053 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (27 8)  (1063 216)  (1063 216)  routing T_20_13.lc_trk_g1_0 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_1 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 216)  (1073 216)  LC_4 Logic Functioning bit
 (50 8)  (1086 216)  (1086 216)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (1052 217)  (1052 217)  routing T_20_13.sp12_v_b_8 <X> T_20_13.lc_trk_g2_0
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (1054 217)  (1054 217)  routing T_20_13.tnl_op_1 <X> T_20_13.lc_trk_g2_1
 (29 9)  (1065 217)  (1065 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 217)  (1073 217)  LC_4 Logic Functioning bit
 (39 9)  (1075 217)  (1075 217)  LC_4 Logic Functioning bit
 (21 10)  (1057 218)  (1057 218)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g2_7
 (22 10)  (1058 218)  (1058 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 218)  (1059 218)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g2_7
 (24 10)  (1060 218)  (1060 218)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g2_7
 (25 10)  (1061 218)  (1061 218)  routing T_20_13.wire_logic_cluster/lc_6/out <X> T_20_13.lc_trk_g2_6
 (31 10)  (1067 218)  (1067 218)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 218)  (1069 218)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 218)  (1070 218)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 218)  (1072 218)  LC_5 Logic Functioning bit
 (38 10)  (1074 218)  (1074 218)  LC_5 Logic Functioning bit
 (39 10)  (1075 218)  (1075 218)  LC_5 Logic Functioning bit
 (40 10)  (1076 218)  (1076 218)  LC_5 Logic Functioning bit
 (41 10)  (1077 218)  (1077 218)  LC_5 Logic Functioning bit
 (42 10)  (1078 218)  (1078 218)  LC_5 Logic Functioning bit
 (43 10)  (1079 218)  (1079 218)  LC_5 Logic Functioning bit
 (46 10)  (1082 218)  (1082 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1086 218)  (1086 218)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1048 219)  (1048 219)  routing T_20_13.sp4_h_l_45 <X> T_20_13.sp4_v_t_45
 (14 11)  (1050 219)  (1050 219)  routing T_20_13.tnl_op_4 <X> T_20_13.lc_trk_g2_4
 (15 11)  (1051 219)  (1051 219)  routing T_20_13.tnl_op_4 <X> T_20_13.lc_trk_g2_4
 (17 11)  (1053 219)  (1053 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (1057 219)  (1057 219)  routing T_20_13.sp4_h_l_34 <X> T_20_13.lc_trk_g2_7
 (22 11)  (1058 219)  (1058 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1062 219)  (1062 219)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 219)  (1063 219)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 219)  (1064 219)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 219)  (1065 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 219)  (1067 219)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 219)  (1073 219)  LC_5 Logic Functioning bit
 (38 11)  (1074 219)  (1074 219)  LC_5 Logic Functioning bit
 (39 11)  (1075 219)  (1075 219)  LC_5 Logic Functioning bit
 (40 11)  (1076 219)  (1076 219)  LC_5 Logic Functioning bit
 (41 11)  (1077 219)  (1077 219)  LC_5 Logic Functioning bit
 (42 11)  (1078 219)  (1078 219)  LC_5 Logic Functioning bit
 (43 11)  (1079 219)  (1079 219)  LC_5 Logic Functioning bit
 (48 11)  (1084 219)  (1084 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (1089 219)  (1089 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1050 220)  (1050 220)  routing T_20_13.sp4_h_r_40 <X> T_20_13.lc_trk_g3_0
 (15 12)  (1051 220)  (1051 220)  routing T_20_13.sp4_h_r_33 <X> T_20_13.lc_trk_g3_1
 (16 12)  (1052 220)  (1052 220)  routing T_20_13.sp4_h_r_33 <X> T_20_13.lc_trk_g3_1
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 220)  (1054 220)  routing T_20_13.sp4_h_r_33 <X> T_20_13.lc_trk_g3_1
 (25 12)  (1061 220)  (1061 220)  routing T_20_13.wire_logic_cluster/lc_2/out <X> T_20_13.lc_trk_g3_2
 (27 12)  (1063 220)  (1063 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 220)  (1070 220)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 220)  (1072 220)  LC_6 Logic Functioning bit
 (37 12)  (1073 220)  (1073 220)  LC_6 Logic Functioning bit
 (42 12)  (1078 220)  (1078 220)  LC_6 Logic Functioning bit
 (43 12)  (1079 220)  (1079 220)  LC_6 Logic Functioning bit
 (45 12)  (1081 220)  (1081 220)  LC_6 Logic Functioning bit
 (14 13)  (1050 221)  (1050 221)  routing T_20_13.sp4_h_r_40 <X> T_20_13.lc_trk_g3_0
 (15 13)  (1051 221)  (1051 221)  routing T_20_13.sp4_h_r_40 <X> T_20_13.lc_trk_g3_0
 (16 13)  (1052 221)  (1052 221)  routing T_20_13.sp4_h_r_40 <X> T_20_13.lc_trk_g3_0
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1058 221)  (1058 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 221)  (1067 221)  routing T_20_13.lc_trk_g1_2 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 221)  (1068 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1069 221)  (1069 221)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.input_2_6
 (36 13)  (1072 221)  (1072 221)  LC_6 Logic Functioning bit
 (37 13)  (1073 221)  (1073 221)  LC_6 Logic Functioning bit
 (42 13)  (1078 221)  (1078 221)  LC_6 Logic Functioning bit
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1057 222)  (1057 222)  routing T_20_13.bnl_op_7 <X> T_20_13.lc_trk_g3_7
 (22 14)  (1058 222)  (1058 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (1064 222)  (1064 222)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 222)  (1066 222)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 222)  (1067 222)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 222)  (1069 222)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (15 15)  (1051 223)  (1051 223)  routing T_20_13.sp4_v_t_33 <X> T_20_13.lc_trk_g3_4
 (16 15)  (1052 223)  (1052 223)  routing T_20_13.sp4_v_t_33 <X> T_20_13.lc_trk_g3_4
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1054 223)  (1054 223)  routing T_20_13.sp4_r_v_b_45 <X> T_20_13.lc_trk_g3_5
 (21 15)  (1057 223)  (1057 223)  routing T_20_13.bnl_op_7 <X> T_20_13.lc_trk_g3_7
 (28 15)  (1064 223)  (1064 223)  routing T_20_13.lc_trk_g2_1 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 223)  (1066 223)  routing T_20_13.lc_trk_g2_6 <X> T_20_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 223)  (1067 223)  routing T_20_13.lc_trk_g3_7 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 223)  (1068 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1069 223)  (1069 223)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.input_2_7
 (34 15)  (1070 223)  (1070 223)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.input_2_7
 (35 15)  (1071 223)  (1071 223)  routing T_20_13.lc_trk_g3_2 <X> T_20_13.input_2_7


LogicTile_21_13

 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 212)  (1090 212)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 213)  (1091 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (22 10)  (1112 218)  (1112 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 218)  (1113 218)  routing T_21_13.sp4_v_b_47 <X> T_21_13.lc_trk_g2_7
 (24 10)  (1114 218)  (1114 218)  routing T_21_13.sp4_v_b_47 <X> T_21_13.lc_trk_g2_7
 (21 12)  (1111 220)  (1111 220)  routing T_21_13.sp4_h_r_43 <X> T_21_13.lc_trk_g3_3
 (22 12)  (1112 220)  (1112 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 220)  (1113 220)  routing T_21_13.sp4_h_r_43 <X> T_21_13.lc_trk_g3_3
 (24 12)  (1114 220)  (1114 220)  routing T_21_13.sp4_h_r_43 <X> T_21_13.lc_trk_g3_3
 (21 13)  (1111 221)  (1111 221)  routing T_21_13.sp4_h_r_43 <X> T_21_13.lc_trk_g3_3
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1101 222)  (1101 222)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_t_46
 (12 14)  (1102 222)  (1102 222)  routing T_21_13.sp4_v_b_11 <X> T_21_13.sp4_h_l_46
 (13 14)  (1103 222)  (1103 222)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_t_46
 (16 14)  (1106 222)  (1106 222)  routing T_21_13.sp4_v_b_37 <X> T_21_13.lc_trk_g3_5
 (17 14)  (1107 222)  (1107 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 222)  (1108 222)  routing T_21_13.sp4_v_b_37 <X> T_21_13.lc_trk_g3_5
 (21 14)  (1111 222)  (1111 222)  routing T_21_13.sp4_v_t_26 <X> T_21_13.lc_trk_g3_7
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1113 222)  (1113 222)  routing T_21_13.sp4_v_t_26 <X> T_21_13.lc_trk_g3_7
 (26 14)  (1116 222)  (1116 222)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 222)  (1117 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g3_5 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 222)  (1121 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 222)  (1124 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 222)  (1125 222)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.input_2_7
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (38 14)  (1128 222)  (1128 222)  LC_7 Logic Functioning bit
 (43 14)  (1133 222)  (1133 222)  LC_7 Logic Functioning bit
 (45 14)  (1135 222)  (1135 222)  LC_7 Logic Functioning bit
 (48 14)  (1138 222)  (1138 222)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (12 15)  (1102 223)  (1102 223)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_t_46
 (17 15)  (1107 223)  (1107 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1108 223)  (1108 223)  routing T_21_13.sp4_v_b_37 <X> T_21_13.lc_trk_g3_5
 (21 15)  (1111 223)  (1111 223)  routing T_21_13.sp4_v_t_26 <X> T_21_13.lc_trk_g3_7
 (27 15)  (1117 223)  (1117 223)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 223)  (1121 223)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 223)  (1122 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 223)  (1123 223)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.input_2_7
 (35 15)  (1125 223)  (1125 223)  routing T_21_13.lc_trk_g2_7 <X> T_21_13.input_2_7
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (11 1)  (1155 209)  (1155 209)  routing T_22_13.sp4_h_l_43 <X> T_22_13.sp4_h_r_2
 (13 1)  (1157 209)  (1157 209)  routing T_22_13.sp4_h_l_43 <X> T_22_13.sp4_h_r_2
 (14 1)  (1158 209)  (1158 209)  routing T_22_13.top_op_0 <X> T_22_13.lc_trk_g0_0
 (15 1)  (1159 209)  (1159 209)  routing T_22_13.top_op_0 <X> T_22_13.lc_trk_g0_0
 (17 1)  (1161 209)  (1161 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1166 209)  (1166 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1167 209)  (1167 209)  routing T_22_13.sp4_h_r_2 <X> T_22_13.lc_trk_g0_2
 (24 1)  (1168 209)  (1168 209)  routing T_22_13.sp4_h_r_2 <X> T_22_13.lc_trk_g0_2
 (25 1)  (1169 209)  (1169 209)  routing T_22_13.sp4_h_r_2 <X> T_22_13.lc_trk_g0_2
 (0 2)  (1144 210)  (1144 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 210)  (1145 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1145 212)  (1145 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 213)  (1145 213)  routing T_22_13.lc_trk_g0_2 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (9 6)  (1153 214)  (1153 214)  routing T_22_13.sp4_v_b_4 <X> T_22_13.sp4_h_l_41
 (22 6)  (1166 214)  (1166 214)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1168 214)  (1168 214)  routing T_22_13.bot_op_7 <X> T_22_13.lc_trk_g1_7
 (25 6)  (1169 214)  (1169 214)  routing T_22_13.sp4_v_b_6 <X> T_22_13.lc_trk_g1_6
 (15 7)  (1159 215)  (1159 215)  routing T_22_13.sp4_v_t_9 <X> T_22_13.lc_trk_g1_4
 (16 7)  (1160 215)  (1160 215)  routing T_22_13.sp4_v_t_9 <X> T_22_13.lc_trk_g1_4
 (17 7)  (1161 215)  (1161 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (1166 215)  (1166 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1167 215)  (1167 215)  routing T_22_13.sp4_v_b_6 <X> T_22_13.lc_trk_g1_6
 (3 9)  (1147 217)  (1147 217)  routing T_22_13.sp12_h_l_22 <X> T_22_13.sp12_v_b_1
 (6 9)  (1150 217)  (1150 217)  routing T_22_13.sp4_h_l_43 <X> T_22_13.sp4_h_r_6
 (10 9)  (1154 217)  (1154 217)  routing T_22_13.sp4_h_r_2 <X> T_22_13.sp4_v_b_7
 (26 10)  (1170 218)  (1170 218)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 218)  (1171 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 218)  (1174 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 218)  (1175 218)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 218)  (1177 218)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 218)  (1178 218)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (38 10)  (1182 218)  (1182 218)  LC_5 Logic Functioning bit
 (41 10)  (1185 218)  (1185 218)  LC_5 Logic Functioning bit
 (43 10)  (1187 218)  (1187 218)  LC_5 Logic Functioning bit
 (45 10)  (1189 218)  (1189 218)  LC_5 Logic Functioning bit
 (52 10)  (1196 218)  (1196 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (1170 219)  (1170 219)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 219)  (1171 219)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 219)  (1174 219)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (1181 219)  (1181 219)  LC_5 Logic Functioning bit
 (39 11)  (1183 219)  (1183 219)  LC_5 Logic Functioning bit
 (41 11)  (1185 219)  (1185 219)  LC_5 Logic Functioning bit
 (43 11)  (1187 219)  (1187 219)  LC_5 Logic Functioning bit
 (22 13)  (1166 221)  (1166 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1169 221)  (1169 221)  routing T_22_13.sp4_r_v_b_42 <X> T_22_13.lc_trk_g3_2
 (0 14)  (1144 222)  (1144 222)  routing T_22_13.glb_netwk_4 <X> T_22_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 222)  (1145 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (1159 222)  (1159 222)  routing T_22_13.tnl_op_5 <X> T_22_13.lc_trk_g3_5
 (17 14)  (1161 222)  (1161 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (1166 222)  (1166 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1168 222)  (1168 222)  routing T_22_13.tnl_op_7 <X> T_22_13.lc_trk_g3_7
 (26 14)  (1170 222)  (1170 222)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 222)  (1173 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 222)  (1175 222)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 222)  (1177 222)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 222)  (1178 222)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 222)  (1180 222)  LC_7 Logic Functioning bit
 (38 14)  (1182 222)  (1182 222)  LC_7 Logic Functioning bit
 (43 14)  (1187 222)  (1187 222)  LC_7 Logic Functioning bit
 (45 14)  (1189 222)  (1189 222)  LC_7 Logic Functioning bit
 (47 14)  (1191 222)  (1191 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (1162 223)  (1162 223)  routing T_22_13.tnl_op_5 <X> T_22_13.lc_trk_g3_5
 (21 15)  (1165 223)  (1165 223)  routing T_22_13.tnl_op_7 <X> T_22_13.lc_trk_g3_7
 (27 15)  (1171 223)  (1171 223)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 223)  (1173 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 223)  (1175 223)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 223)  (1176 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1177 223)  (1177 223)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.input_2_7
 (34 15)  (1178 223)  (1178 223)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.input_2_7
 (35 15)  (1179 223)  (1179 223)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.input_2_7
 (39 15)  (1183 223)  (1183 223)  LC_7 Logic Functioning bit


LogicTile_23_13

 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1213 210)  (1213 210)  routing T_23_13.sp4_v_b_21 <X> T_23_13.lc_trk_g0_5
 (16 2)  (1214 210)  (1214 210)  routing T_23_13.sp4_v_b_21 <X> T_23_13.lc_trk_g0_5
 (17 2)  (1215 210)  (1215 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 3)  (1220 211)  (1220 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1222 211)  (1222 211)  routing T_23_13.top_op_6 <X> T_23_13.lc_trk_g0_6
 (25 3)  (1223 211)  (1223 211)  routing T_23_13.top_op_6 <X> T_23_13.lc_trk_g0_6
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 212)  (1219 212)  routing T_23_13.sp4_h_r_19 <X> T_23_13.lc_trk_g1_3
 (22 4)  (1220 212)  (1220 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1221 212)  (1221 212)  routing T_23_13.sp4_h_r_19 <X> T_23_13.lc_trk_g1_3
 (24 4)  (1222 212)  (1222 212)  routing T_23_13.sp4_h_r_19 <X> T_23_13.lc_trk_g1_3
 (0 5)  (1198 213)  (1198 213)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g1_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 213)  (1219 213)  routing T_23_13.sp4_h_r_19 <X> T_23_13.lc_trk_g1_3
 (22 10)  (1220 218)  (1220 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1221 218)  (1221 218)  routing T_23_13.sp4_v_b_47 <X> T_23_13.lc_trk_g2_7
 (24 10)  (1222 218)  (1222 218)  routing T_23_13.sp4_v_b_47 <X> T_23_13.lc_trk_g2_7
 (25 10)  (1223 218)  (1223 218)  routing T_23_13.sp4_h_r_38 <X> T_23_13.lc_trk_g2_6
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1221 219)  (1221 219)  routing T_23_13.sp4_h_r_38 <X> T_23_13.lc_trk_g2_6
 (24 11)  (1222 219)  (1222 219)  routing T_23_13.sp4_h_r_38 <X> T_23_13.lc_trk_g2_6
 (0 14)  (1198 222)  (1198 222)  routing T_23_13.glb_netwk_4 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1224 222)  (1224 222)  routing T_23_13.lc_trk_g0_5 <X> T_23_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 222)  (1227 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 222)  (1228 222)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 222)  (1229 222)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 222)  (1231 222)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 222)  (1233 222)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.input_2_7
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (38 14)  (1236 222)  (1236 222)  LC_7 Logic Functioning bit
 (43 14)  (1241 222)  (1241 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (52 14)  (1250 222)  (1250 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (1227 223)  (1227 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 223)  (1228 223)  routing T_23_13.lc_trk_g0_6 <X> T_23_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 223)  (1229 223)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 223)  (1230 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1231 223)  (1231 223)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.input_2_7
 (35 15)  (1233 223)  (1233 223)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.input_2_7
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit


LogicTile_24_13

 (0 2)  (1252 210)  (1252 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 210)  (1253 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (1271 210)  (1271 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 4)  (1273 212)  (1273 212)  routing T_24_13.wire_logic_cluster/lc_3/out <X> T_24_13.lc_trk_g1_3
 (22 4)  (1274 212)  (1274 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (1278 214)  (1278 214)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (1280 214)  (1280 214)  routing T_24_13.lc_trk_g2_0 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 214)  (1283 214)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 214)  (1285 214)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (1293 214)  (1293 214)  LC_3 Logic Functioning bit
 (43 6)  (1295 214)  (1295 214)  LC_3 Logic Functioning bit
 (45 6)  (1297 214)  (1297 214)  LC_3 Logic Functioning bit
 (28 7)  (1280 215)  (1280 215)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (1288 215)  (1288 215)  LC_3 Logic Functioning bit
 (38 7)  (1290 215)  (1290 215)  LC_3 Logic Functioning bit
 (16 9)  (1268 217)  (1268 217)  routing T_24_13.sp12_v_b_8 <X> T_24_13.lc_trk_g2_0
 (17 9)  (1269 217)  (1269 217)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (14 10)  (1266 218)  (1266 218)  routing T_24_13.sp12_v_t_3 <X> T_24_13.lc_trk_g2_4
 (17 10)  (1269 218)  (1269 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (1266 219)  (1266 219)  routing T_24_13.sp12_v_t_3 <X> T_24_13.lc_trk_g2_4
 (15 11)  (1267 219)  (1267 219)  routing T_24_13.sp12_v_t_3 <X> T_24_13.lc_trk_g2_4
 (17 11)  (1269 219)  (1269 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (28 14)  (1280 222)  (1280 222)  routing T_24_13.lc_trk_g2_0 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 222)  (1281 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 222)  (1284 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 222)  (1286 222)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 222)  (1288 222)  LC_7 Logic Functioning bit
 (38 14)  (1290 222)  (1290 222)  LC_7 Logic Functioning bit
 (45 14)  (1297 222)  (1297 222)  LC_7 Logic Functioning bit
 (31 15)  (1283 223)  (1283 223)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 223)  (1288 223)  LC_7 Logic Functioning bit
 (38 15)  (1290 223)  (1290 223)  LC_7 Logic Functioning bit


RAM_Tile_25_13

 (4 6)  (1310 214)  (1310 214)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_v_t_38
 (6 6)  (1312 214)  (1312 214)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_v_t_38
 (5 7)  (1311 215)  (1311 215)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_v_t_38
 (11 7)  (1317 215)  (1317 215)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_h_l_40
 (13 7)  (1319 215)  (1319 215)  routing T_25_13.sp4_h_r_9 <X> T_25_13.sp4_h_l_40


LogicTile_26_13

 (2 8)  (1350 216)  (1350 216)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_28_13

 (3 7)  (1459 215)  (1459 215)  routing T_28_13.sp12_h_l_23 <X> T_28_13.sp12_v_t_23


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23
 (3 9)  (1567 217)  (1567 217)  routing T_30_13.sp12_h_l_22 <X> T_30_13.sp12_v_b_1


LogicTile_31_13

 (3 9)  (1621 217)  (1621 217)  routing T_31_13.sp12_h_l_22 <X> T_31_13.sp12_v_b_1


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (3 7)  (291 199)  (291 199)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_v_t_23


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_12_12

 (3 7)  (603 199)  (603 199)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_v_t_23


LogicTile_14_12

 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (45 1)  (753 193)  (753 193)  LC_0 Logic Functioning bit
 (50 1)  (758 193)  (758 193)  Carry_In_Mux bit 

 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_1 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (14 3)  (722 195)  (722 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (15 3)  (723 195)  (723 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (45 3)  (753 195)  (753 195)  LC_1 Logic Functioning bit
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 196)  (733 196)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g1_2
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (45 5)  (753 197)  (753 197)  LC_2 Logic Functioning bit
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g1_5
 (21 6)  (729 198)  (729 198)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 198)  (733 198)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g1_6
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 199)  (748 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (45 7)  (753 199)  (753 199)  LC_3 Logic Functioning bit
 (2 8)  (710 200)  (710 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (40 9)  (748 201)  (748 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (45 9)  (753 201)  (753 201)  LC_4 Logic Functioning bit
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (44 10)  (752 202)  (752 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (45 11)  (753 203)  (753 203)  LC_5 Logic Functioning bit
 (14 12)  (722 204)  (722 204)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (44 12)  (752 204)  (752 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (45 13)  (753 205)  (753 205)  LC_6 Logic Functioning bit
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 206)  (722 206)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g3_4
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit
 (45 15)  (753 207)  (753 207)  LC_7 Logic Functioning bit
 (48 15)  (756 207)  (756 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 192)  (780 192)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g0_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 192)  (797 192)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.input_2_0
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (48 1)  (810 193)  (810 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (776 194)  (776 194)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g0_4
 (15 3)  (777 195)  (777 195)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 4)  (783 196)  (783 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g1_2
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g1_2


LogicTile_16_12

 (25 0)  (841 192)  (841 192)  routing T_16_12.sp4_v_b_10 <X> T_16_12.lc_trk_g0_2
 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g0_5 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (46 0)  (862 192)  (862 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (863 192)  (863 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (869 192)  (869 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 193)  (839 193)  routing T_16_12.sp4_v_b_10 <X> T_16_12.lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.sp4_v_b_10 <X> T_16_12.lc_trk_g0_2
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 193)  (843 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.input_2_0
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 194)  (831 194)  routing T_16_12.sp4_v_b_21 <X> T_16_12.lc_trk_g0_5
 (16 2)  (832 194)  (832 194)  routing T_16_12.sp4_v_b_21 <X> T_16_12.lc_trk_g0_5
 (17 2)  (833 194)  (833 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (841 194)  (841 194)  routing T_16_12.bnr_op_6 <X> T_16_12.lc_trk_g0_6
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (841 195)  (841 195)  routing T_16_12.bnr_op_6 <X> T_16_12.lc_trk_g0_6
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (831 196)  (831 196)  routing T_16_12.sp4_h_l_4 <X> T_16_12.lc_trk_g1_1
 (16 4)  (832 196)  (832 196)  routing T_16_12.sp4_h_l_4 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (834 196)  (834 196)  routing T_16_12.sp4_h_l_4 <X> T_16_12.lc_trk_g1_1
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (18 5)  (834 197)  (834 197)  routing T_16_12.sp4_h_l_4 <X> T_16_12.lc_trk_g1_1
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 197)  (841 197)  routing T_16_12.sp4_r_v_b_26 <X> T_16_12.lc_trk_g1_2
 (25 10)  (841 202)  (841 202)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 203)  (839 203)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (25 11)  (841 203)  (841 203)  routing T_16_12.sp4_v_b_38 <X> T_16_12.lc_trk_g2_6
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (10 13)  (826 205)  (826 205)  routing T_16_12.sp4_h_r_5 <X> T_16_12.sp4_v_b_10
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 206)  (847 206)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (40 14)  (856 206)  (856 206)  LC_7 Logic Functioning bit
 (42 14)  (858 206)  (858 206)  LC_7 Logic Functioning bit
 (14 15)  (830 207)  (830 207)  routing T_16_12.sp12_v_b_20 <X> T_16_12.lc_trk_g3_4
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp12_v_b_20 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (15 0)  (889 192)  (889 192)  routing T_17_12.sp12_h_r_1 <X> T_17_12.lc_trk_g0_1
 (17 0)  (891 192)  (891 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (892 192)  (892 192)  routing T_17_12.sp12_h_r_1 <X> T_17_12.lc_trk_g0_1
 (26 0)  (900 192)  (900 192)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (31 0)  (905 192)  (905 192)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (38 0)  (912 192)  (912 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (43 0)  (917 192)  (917 192)  LC_0 Logic Functioning bit
 (46 0)  (920 192)  (920 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (892 193)  (892 193)  routing T_17_12.sp12_h_r_1 <X> T_17_12.lc_trk_g0_1
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_v_b_18 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_v_b_18 <X> T_17_12.lc_trk_g0_2
 (27 1)  (901 193)  (901 193)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 193)  (902 193)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 193)  (905 193)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (37 1)  (911 193)  (911 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (40 1)  (914 193)  (914 193)  LC_0 Logic Functioning bit
 (42 1)  (916 193)  (916 193)  LC_0 Logic Functioning bit
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (885 194)  (885 194)  routing T_17_12.sp4_h_l_44 <X> T_17_12.sp4_v_t_39
 (16 2)  (890 194)  (890 194)  routing T_17_12.sp4_v_b_13 <X> T_17_12.lc_trk_g0_5
 (17 2)  (891 194)  (891 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 194)  (892 194)  routing T_17_12.sp4_v_b_13 <X> T_17_12.lc_trk_g0_5
 (22 2)  (896 194)  (896 194)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (900 194)  (900 194)  routing T_17_12.lc_trk_g0_5 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 194)  (907 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 194)  (908 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (43 2)  (917 194)  (917 194)  LC_1 Logic Functioning bit
 (18 3)  (892 195)  (892 195)  routing T_17_12.sp4_v_b_13 <X> T_17_12.lc_trk_g0_5
 (29 3)  (903 195)  (903 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 195)  (905 195)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 195)  (911 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (28 4)  (902 196)  (902 196)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 196)  (905 196)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 196)  (908 196)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 196)  (914 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (9 5)  (883 197)  (883 197)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_v_b_4
 (10 5)  (884 197)  (884 197)  routing T_17_12.sp4_v_t_45 <X> T_17_12.sp4_v_b_4
 (26 5)  (900 197)  (900 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 197)  (901 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 197)  (902 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 197)  (906 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 197)  (907 197)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.input_2_2
 (34 5)  (908 197)  (908 197)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.input_2_2
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (11 6)  (885 198)  (885 198)  routing T_17_12.sp4_h_r_11 <X> T_17_12.sp4_v_t_40
 (13 6)  (887 198)  (887 198)  routing T_17_12.sp4_h_r_11 <X> T_17_12.sp4_v_t_40
 (25 6)  (899 198)  (899 198)  routing T_17_12.bnr_op_6 <X> T_17_12.lc_trk_g1_6
 (26 6)  (900 198)  (900 198)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (42 6)  (916 198)  (916 198)  LC_3 Logic Functioning bit
 (43 6)  (917 198)  (917 198)  LC_3 Logic Functioning bit
 (46 6)  (920 198)  (920 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (924 198)  (924 198)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (927 198)  (927 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (12 7)  (886 199)  (886 199)  routing T_17_12.sp4_h_r_11 <X> T_17_12.sp4_v_t_40
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 199)  (899 199)  routing T_17_12.bnr_op_6 <X> T_17_12.lc_trk_g1_6
 (26 7)  (900 199)  (900 199)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 199)  (910 199)  LC_3 Logic Functioning bit
 (37 7)  (911 199)  (911 199)  LC_3 Logic Functioning bit
 (39 7)  (913 199)  (913 199)  LC_3 Logic Functioning bit
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (52 7)  (926 199)  (926 199)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (26 8)  (900 200)  (900 200)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 200)  (905 200)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 200)  (907 200)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 200)  (908 200)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (15 9)  (889 201)  (889 201)  routing T_17_12.sp4_v_t_29 <X> T_17_12.lc_trk_g2_0
 (16 9)  (890 201)  (890 201)  routing T_17_12.sp4_v_t_29 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 201)  (897 201)  routing T_17_12.sp4_v_b_42 <X> T_17_12.lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.sp4_v_b_42 <X> T_17_12.lc_trk_g2_2
 (28 9)  (902 201)  (902 201)  routing T_17_12.lc_trk_g2_4 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 201)  (905 201)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (46 9)  (920 201)  (920 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (890 202)  (890 202)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 202)  (892 202)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (21 10)  (895 202)  (895 202)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g2_7
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (902 202)  (902 202)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 202)  (907 202)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 202)  (908 202)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 202)  (911 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (46 10)  (920 202)  (920 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (922 202)  (922 202)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (891 203)  (891 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (892 203)  (892 203)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (30 11)  (904 203)  (904 203)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 203)  (905 203)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 203)  (911 203)  LC_5 Logic Functioning bit
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (46 11)  (920 203)  (920 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 12)  (875 204)  (875 204)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (889 204)  (889 204)  routing T_17_12.sp4_h_r_33 <X> T_17_12.lc_trk_g3_1
 (16 12)  (890 204)  (890 204)  routing T_17_12.sp4_h_r_33 <X> T_17_12.lc_trk_g3_1
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.sp4_h_r_33 <X> T_17_12.lc_trk_g3_1
 (21 12)  (895 204)  (895 204)  routing T_17_12.rgt_op_3 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.rgt_op_3 <X> T_17_12.lc_trk_g3_3
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (41 12)  (915 204)  (915 204)  LC_6 Logic Functioning bit
 (43 12)  (917 204)  (917 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (1 13)  (875 205)  (875 205)  routing T_17_12.glb_netwk_4 <X> T_17_12.glb2local_3
 (12 13)  (886 205)  (886 205)  routing T_17_12.sp4_h_r_11 <X> T_17_12.sp4_v_b_11
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (15 14)  (889 206)  (889 206)  routing T_17_12.tnr_op_5 <X> T_17_12.lc_trk_g3_5
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (899 206)  (899 206)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g3_6
 (26 14)  (900 206)  (900 206)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 207)  (900 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 207)  (901 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 207)  (902 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 207)  (905 207)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 207)  (911 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (8 0)  (936 192)  (936 192)  routing T_18_12.sp4_v_b_1 <X> T_18_12.sp4_h_r_1
 (9 0)  (937 192)  (937 192)  routing T_18_12.sp4_v_b_1 <X> T_18_12.sp4_h_r_1
 (26 0)  (954 192)  (954 192)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 192)  (961 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 192)  (962 192)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 192)  (963 192)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_0
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (40 0)  (968 192)  (968 192)  LC_0 Logic Functioning bit
 (42 0)  (970 192)  (970 192)  LC_0 Logic Functioning bit
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 193)  (962 193)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_0
 (35 1)  (963 193)  (963 193)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.input_2_0
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (945 194)  (945 194)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (949 194)  (949 194)  routing T_18_12.bnr_op_7 <X> T_18_12.lc_trk_g0_7
 (22 2)  (950 194)  (950 194)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (953 194)  (953 194)  routing T_18_12.sp4_h_l_11 <X> T_18_12.lc_trk_g0_6
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 194)  (958 194)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 194)  (959 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g1_5 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (50 2)  (978 194)  (978 194)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (944 195)  (944 195)  routing T_18_12.sp12_h_r_12 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (949 195)  (949 195)  routing T_18_12.bnr_op_7 <X> T_18_12.lc_trk_g0_7
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (951 195)  (951 195)  routing T_18_12.sp4_h_l_11 <X> T_18_12.lc_trk_g0_6
 (24 3)  (952 195)  (952 195)  routing T_18_12.sp4_h_l_11 <X> T_18_12.lc_trk_g0_6
 (25 3)  (953 195)  (953 195)  routing T_18_12.sp4_h_l_11 <X> T_18_12.lc_trk_g0_6
 (27 3)  (955 195)  (955 195)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 195)  (956 195)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 195)  (965 195)  LC_1 Logic Functioning bit
 (39 3)  (967 195)  (967 195)  LC_1 Logic Functioning bit
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (26 4)  (954 196)  (954 196)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 197)  (952 197)  routing T_18_12.top_op_2 <X> T_18_12.lc_trk_g1_2
 (25 5)  (953 197)  (953 197)  routing T_18_12.top_op_2 <X> T_18_12.lc_trk_g1_2
 (27 5)  (955 197)  (955 197)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 197)  (959 197)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 197)  (960 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 197)  (961 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.input_2_2
 (35 5)  (963 197)  (963 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.input_2_2
 (39 5)  (967 197)  (967 197)  LC_2 Logic Functioning bit
 (9 6)  (937 198)  (937 198)  routing T_18_12.sp4_h_r_1 <X> T_18_12.sp4_h_l_41
 (10 6)  (938 198)  (938 198)  routing T_18_12.sp4_h_r_1 <X> T_18_12.sp4_h_l_41
 (17 6)  (945 198)  (945 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 198)  (946 198)  routing T_18_12.wire_logic_cluster/lc_5/out <X> T_18_12.lc_trk_g1_5
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 198)  (952 198)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g1_7
 (25 6)  (953 198)  (953 198)  routing T_18_12.bnr_op_6 <X> T_18_12.lc_trk_g1_6
 (26 6)  (954 198)  (954 198)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (40 6)  (968 198)  (968 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (46 6)  (974 198)  (974 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (978 198)  (978 198)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (949 199)  (949 199)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g1_7
 (22 7)  (950 199)  (950 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (953 199)  (953 199)  routing T_18_12.bnr_op_6 <X> T_18_12.lc_trk_g1_6
 (26 7)  (954 199)  (954 199)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 199)  (955 199)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 199)  (956 199)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (46 7)  (974 199)  (974 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (47 7)  (975 199)  (975 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (1 8)  (929 200)  (929 200)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 200)  (958 200)  routing T_18_12.lc_trk_g0_5 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 200)  (962 200)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (41 8)  (969 200)  (969 200)  LC_4 Logic Functioning bit
 (43 8)  (971 200)  (971 200)  LC_4 Logic Functioning bit
 (47 8)  (975 200)  (975 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (1 9)  (929 201)  (929 201)  routing T_18_12.glb_netwk_4 <X> T_18_12.glb2local_1
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (25 9)  (953 201)  (953 201)  routing T_18_12.sp4_h_r_42 <X> T_18_12.lc_trk_g2_2
 (31 9)  (959 201)  (959 201)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (37 9)  (965 201)  (965 201)  LC_4 Logic Functioning bit
 (38 9)  (966 201)  (966 201)  LC_4 Logic Functioning bit
 (39 9)  (967 201)  (967 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (21 10)  (949 202)  (949 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (25 10)  (953 202)  (953 202)  routing T_18_12.rgt_op_6 <X> T_18_12.lc_trk_g2_6
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (14 11)  (942 203)  (942 203)  routing T_18_12.sp4_h_l_17 <X> T_18_12.lc_trk_g2_4
 (15 11)  (943 203)  (943 203)  routing T_18_12.sp4_h_l_17 <X> T_18_12.lc_trk_g2_4
 (16 11)  (944 203)  (944 203)  routing T_18_12.sp4_h_l_17 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (950 203)  (950 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 203)  (952 203)  routing T_18_12.rgt_op_6 <X> T_18_12.lc_trk_g2_6
 (26 11)  (954 203)  (954 203)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 203)  (959 203)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 203)  (960 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 203)  (961 203)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.input_2_5
 (34 11)  (962 203)  (962 203)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.input_2_5
 (35 11)  (963 203)  (963 203)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.input_2_5
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (37 11)  (965 203)  (965 203)  LC_5 Logic Functioning bit
 (38 11)  (966 203)  (966 203)  LC_5 Logic Functioning bit
 (39 11)  (967 203)  (967 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (15 12)  (943 204)  (943 204)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.rgt_op_1 <X> T_18_12.lc_trk_g3_1
 (26 12)  (954 204)  (954 204)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 204)  (958 204)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 204)  (961 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 204)  (962 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 204)  (963 204)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.input_2_6
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 205)  (952 205)  routing T_18_12.tnr_op_2 <X> T_18_12.lc_trk_g3_2
 (27 13)  (955 205)  (955 205)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 205)  (956 205)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 205)  (957 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 205)  (958 205)  routing T_18_12.lc_trk_g1_6 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 205)  (959 205)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 205)  (960 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 205)  (961 205)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.input_2_6
 (35 13)  (963 205)  (963 205)  routing T_18_12.lc_trk_g2_6 <X> T_18_12.input_2_6
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (946 207)  (946 207)  routing T_18_12.sp4_r_v_b_45 <X> T_18_12.lc_trk_g3_5
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (952 207)  (952 207)  routing T_18_12.tnr_op_6 <X> T_18_12.lc_trk_g3_6


LogicTile_19_12

 (21 0)  (1003 192)  (1003 192)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g0_3
 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 192)  (1008 192)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 192)  (1010 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 192)  (1012 192)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 192)  (1017 192)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.input_2_0
 (36 0)  (1018 192)  (1018 192)  LC_0 Logic Functioning bit
 (37 0)  (1019 192)  (1019 192)  LC_0 Logic Functioning bit
 (38 0)  (1020 192)  (1020 192)  LC_0 Logic Functioning bit
 (39 0)  (1021 192)  (1021 192)  LC_0 Logic Functioning bit
 (43 0)  (1025 192)  (1025 192)  LC_0 Logic Functioning bit
 (11 1)  (993 193)  (993 193)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_h_r_2
 (26 1)  (1008 193)  (1008 193)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 193)  (1009 193)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 193)  (1010 193)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 193)  (1014 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 193)  (1015 193)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.input_2_0
 (34 1)  (1016 193)  (1016 193)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.input_2_0
 (36 1)  (1018 193)  (1018 193)  LC_0 Logic Functioning bit
 (37 1)  (1019 193)  (1019 193)  LC_0 Logic Functioning bit
 (38 1)  (1020 193)  (1020 193)  LC_0 Logic Functioning bit
 (39 1)  (1021 193)  (1021 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 194)  (1006 194)  routing T_19_12.top_op_7 <X> T_19_12.lc_trk_g0_7
 (25 2)  (1007 194)  (1007 194)  routing T_19_12.wire_logic_cluster/lc_6/out <X> T_19_12.lc_trk_g0_6
 (28 2)  (1010 194)  (1010 194)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 194)  (1012 194)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 194)  (1015 194)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 194)  (1016 194)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 194)  (1018 194)  LC_1 Logic Functioning bit
 (37 2)  (1019 194)  (1019 194)  LC_1 Logic Functioning bit
 (42 2)  (1024 194)  (1024 194)  LC_1 Logic Functioning bit
 (43 2)  (1025 194)  (1025 194)  LC_1 Logic Functioning bit
 (50 2)  (1032 194)  (1032 194)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (990 195)  (990 195)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_36
 (9 3)  (991 195)  (991 195)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_36
 (10 3)  (992 195)  (992 195)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_36
 (21 3)  (1003 195)  (1003 195)  routing T_19_12.top_op_7 <X> T_19_12.lc_trk_g0_7
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1008 195)  (1008 195)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 195)  (1009 195)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 195)  (1010 195)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 195)  (1013 195)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 195)  (1018 195)  LC_1 Logic Functioning bit
 (37 3)  (1019 195)  (1019 195)  LC_1 Logic Functioning bit
 (38 3)  (1020 195)  (1020 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (997 196)  (997 196)  routing T_19_12.sp4_h_r_1 <X> T_19_12.lc_trk_g1_1
 (16 4)  (998 196)  (998 196)  routing T_19_12.sp4_h_r_1 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.sp12_h_r_3 <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.sp12_h_r_3 <X> T_19_12.lc_trk_g1_3
 (26 4)  (1008 196)  (1008 196)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 196)  (1010 196)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 196)  (1013 196)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 196)  (1018 196)  LC_2 Logic Functioning bit
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (15 5)  (997 197)  (997 197)  routing T_19_12.sp4_v_t_5 <X> T_19_12.lc_trk_g1_0
 (16 5)  (998 197)  (998 197)  routing T_19_12.sp4_v_t_5 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (1000 197)  (1000 197)  routing T_19_12.sp4_h_r_1 <X> T_19_12.lc_trk_g1_1
 (21 5)  (1003 197)  (1003 197)  routing T_19_12.sp12_h_r_3 <X> T_19_12.lc_trk_g1_3
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 197)  (1006 197)  routing T_19_12.top_op_2 <X> T_19_12.lc_trk_g1_2
 (25 5)  (1007 197)  (1007 197)  routing T_19_12.top_op_2 <X> T_19_12.lc_trk_g1_2
 (27 5)  (1009 197)  (1009 197)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 197)  (1010 197)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 197)  (1013 197)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 197)  (1014 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1015 197)  (1015 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.input_2_2
 (34 5)  (1016 197)  (1016 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.input_2_2
 (35 5)  (1017 197)  (1017 197)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.input_2_2
 (36 5)  (1018 197)  (1018 197)  LC_2 Logic Functioning bit
 (8 6)  (990 198)  (990 198)  routing T_19_12.sp4_v_t_47 <X> T_19_12.sp4_h_l_41
 (9 6)  (991 198)  (991 198)  routing T_19_12.sp4_v_t_47 <X> T_19_12.sp4_h_l_41
 (10 6)  (992 198)  (992 198)  routing T_19_12.sp4_v_t_47 <X> T_19_12.sp4_h_l_41
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 198)  (1000 198)  routing T_19_12.wire_logic_cluster/lc_5/out <X> T_19_12.lc_trk_g1_5
 (21 6)  (1003 198)  (1003 198)  routing T_19_12.sp4_h_l_2 <X> T_19_12.lc_trk_g1_7
 (22 6)  (1004 198)  (1004 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1005 198)  (1005 198)  routing T_19_12.sp4_h_l_2 <X> T_19_12.lc_trk_g1_7
 (24 6)  (1006 198)  (1006 198)  routing T_19_12.sp4_h_l_2 <X> T_19_12.lc_trk_g1_7
 (26 6)  (1008 198)  (1008 198)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 198)  (1009 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 198)  (1010 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 198)  (1012 198)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 198)  (1013 198)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 198)  (1016 198)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 198)  (1018 198)  LC_3 Logic Functioning bit
 (37 6)  (1019 198)  (1019 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (41 6)  (1023 198)  (1023 198)  LC_3 Logic Functioning bit
 (43 6)  (1025 198)  (1025 198)  LC_3 Logic Functioning bit
 (50 6)  (1032 198)  (1032 198)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (987 199)  (987 199)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_t_38
 (12 7)  (994 199)  (994 199)  routing T_19_12.sp4_h_l_40 <X> T_19_12.sp4_v_t_40
 (22 7)  (1004 199)  (1004 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 199)  (1006 199)  routing T_19_12.bot_op_6 <X> T_19_12.lc_trk_g1_6
 (26 7)  (1008 199)  (1008 199)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 199)  (1009 199)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 199)  (1018 199)  LC_3 Logic Functioning bit
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (15 8)  (997 200)  (997 200)  routing T_19_12.rgt_op_1 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 200)  (1000 200)  routing T_19_12.rgt_op_1 <X> T_19_12.lc_trk_g2_1
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 200)  (1016 200)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 200)  (1017 200)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.input_2_4
 (41 8)  (1023 200)  (1023 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (47 8)  (1029 200)  (1029 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (1009 201)  (1009 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 201)  (1012 201)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 201)  (1013 201)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 201)  (1014 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1017 201)  (1017 201)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.input_2_4
 (44 9)  (1026 201)  (1026 201)  LC_4 Logic Functioning bit
 (8 10)  (990 202)  (990 202)  routing T_19_12.sp4_h_r_11 <X> T_19_12.sp4_h_l_42
 (10 10)  (992 202)  (992 202)  routing T_19_12.sp4_h_r_11 <X> T_19_12.sp4_h_l_42
 (21 10)  (1003 202)  (1003 202)  routing T_19_12.rgt_op_7 <X> T_19_12.lc_trk_g2_7
 (22 10)  (1004 202)  (1004 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 202)  (1006 202)  routing T_19_12.rgt_op_7 <X> T_19_12.lc_trk_g2_7
 (31 10)  (1013 202)  (1013 202)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 202)  (1023 202)  LC_5 Logic Functioning bit
 (43 10)  (1025 202)  (1025 202)  LC_5 Logic Functioning bit
 (15 11)  (997 203)  (997 203)  routing T_19_12.tnr_op_4 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (1009 203)  (1009 203)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (1022 203)  (1022 203)  LC_5 Logic Functioning bit
 (42 11)  (1024 203)  (1024 203)  LC_5 Logic Functioning bit
 (8 12)  (990 204)  (990 204)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_h_r_10
 (10 12)  (992 204)  (992 204)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_h_r_10
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.sp4_v_t_22 <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_v_t_22 <X> T_19_12.lc_trk_g3_3
 (27 12)  (1009 204)  (1009 204)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 204)  (1010 204)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g3_4 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 204)  (1013 204)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 204)  (1015 204)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 204)  (1017 204)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.input_2_6
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (41 12)  (1023 204)  (1023 204)  LC_6 Logic Functioning bit
 (42 12)  (1024 204)  (1024 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (51 12)  (1033 204)  (1033 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1034 204)  (1034 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (1003 205)  (1003 205)  routing T_19_12.sp4_v_t_22 <X> T_19_12.lc_trk_g3_3
 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 205)  (1006 205)  routing T_19_12.tnr_op_2 <X> T_19_12.lc_trk_g3_2
 (27 13)  (1009 205)  (1009 205)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 205)  (1013 205)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 205)  (1014 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1016 205)  (1016 205)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.input_2_6
 (35 13)  (1017 205)  (1017 205)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.input_2_6
 (36 13)  (1018 205)  (1018 205)  LC_6 Logic Functioning bit
 (37 13)  (1019 205)  (1019 205)  LC_6 Logic Functioning bit
 (38 13)  (1020 205)  (1020 205)  LC_6 Logic Functioning bit
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (40 13)  (1022 205)  (1022 205)  LC_6 Logic Functioning bit
 (41 13)  (1023 205)  (1023 205)  LC_6 Logic Functioning bit
 (42 13)  (1024 205)  (1024 205)  LC_6 Logic Functioning bit
 (43 13)  (1025 205)  (1025 205)  LC_6 Logic Functioning bit
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_4 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 206)  (987 206)  routing T_19_12.sp4_v_b_9 <X> T_19_12.sp4_h_l_44
 (13 14)  (995 206)  (995 206)  routing T_19_12.sp4_h_r_11 <X> T_19_12.sp4_v_t_46
 (14 14)  (996 206)  (996 206)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g3_4
 (15 14)  (997 206)  (997 206)  routing T_19_12.sp4_v_t_32 <X> T_19_12.lc_trk_g3_5
 (16 14)  (998 206)  (998 206)  routing T_19_12.sp4_v_t_32 <X> T_19_12.lc_trk_g3_5
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1007 206)  (1007 206)  routing T_19_12.sp12_v_b_6 <X> T_19_12.lc_trk_g3_6
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 206)  (1015 206)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 206)  (1016 206)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (50 14)  (1032 206)  (1032 206)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1033 206)  (1033 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (994 207)  (994 207)  routing T_19_12.sp4_h_r_11 <X> T_19_12.sp4_v_t_46
 (15 15)  (997 207)  (997 207)  routing T_19_12.rgt_op_4 <X> T_19_12.lc_trk_g3_4
 (17 15)  (999 207)  (999 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1006 207)  (1006 207)  routing T_19_12.sp12_v_b_6 <X> T_19_12.lc_trk_g3_6
 (25 15)  (1007 207)  (1007 207)  routing T_19_12.sp12_v_b_6 <X> T_19_12.lc_trk_g3_6
 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 207)  (1013 207)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit


LogicTile_20_12

 (22 0)  (1058 192)  (1058 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (44 0)  (1080 192)  (1080 192)  LC_0 Logic Functioning bit
 (30 1)  (1066 193)  (1066 193)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (48 1)  (1084 193)  (1084 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (1086 193)  (1086 193)  Carry_In_Mux bit 

 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 194)  (1073 194)  LC_1 Logic Functioning bit
 (39 2)  (1075 194)  (1075 194)  LC_1 Logic Functioning bit
 (44 2)  (1080 194)  (1080 194)  LC_1 Logic Functioning bit
 (45 2)  (1081 194)  (1081 194)  LC_1 Logic Functioning bit
 (46 2)  (1082 194)  (1082 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (1058 195)  (1058 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 195)  (1059 195)  routing T_20_12.sp4_v_b_22 <X> T_20_12.lc_trk_g0_6
 (24 3)  (1060 195)  (1060 195)  routing T_20_12.sp4_v_b_22 <X> T_20_12.lc_trk_g0_6
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (1077 195)  (1077 195)  LC_1 Logic Functioning bit
 (43 3)  (1079 195)  (1079 195)  LC_1 Logic Functioning bit
 (51 3)  (1087 195)  (1087 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1036 196)  (1036 196)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 196)  (1057 196)  routing T_20_12.wire_logic_cluster/lc_3/out <X> T_20_12.lc_trk_g1_3
 (22 4)  (1058 196)  (1058 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 196)  (1072 196)  LC_2 Logic Functioning bit
 (37 4)  (1073 196)  (1073 196)  LC_2 Logic Functioning bit
 (38 4)  (1074 196)  (1074 196)  LC_2 Logic Functioning bit
 (39 4)  (1075 196)  (1075 196)  LC_2 Logic Functioning bit
 (44 4)  (1080 196)  (1080 196)  LC_2 Logic Functioning bit
 (51 4)  (1087 196)  (1087 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (1036 197)  (1036 197)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 197)  (1037 197)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 197)  (1050 197)  routing T_20_12.sp12_h_r_16 <X> T_20_12.lc_trk_g1_0
 (16 5)  (1052 197)  (1052 197)  routing T_20_12.sp12_h_r_16 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (30 5)  (1066 197)  (1066 197)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (1076 197)  (1076 197)  LC_2 Logic Functioning bit
 (41 5)  (1077 197)  (1077 197)  LC_2 Logic Functioning bit
 (42 5)  (1078 197)  (1078 197)  LC_2 Logic Functioning bit
 (43 5)  (1079 197)  (1079 197)  LC_2 Logic Functioning bit
 (10 6)  (1046 198)  (1046 198)  routing T_20_12.sp4_v_b_11 <X> T_20_12.sp4_h_l_41
 (17 6)  (1053 198)  (1053 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 198)  (1054 198)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g1_5
 (21 6)  (1057 198)  (1057 198)  routing T_20_12.wire_logic_cluster/lc_7/out <X> T_20_12.lc_trk_g1_7
 (22 6)  (1058 198)  (1058 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1061 198)  (1061 198)  routing T_20_12.wire_logic_cluster/lc_6/out <X> T_20_12.lc_trk_g1_6
 (27 6)  (1063 198)  (1063 198)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 198)  (1073 198)  LC_3 Logic Functioning bit
 (39 6)  (1075 198)  (1075 198)  LC_3 Logic Functioning bit
 (44 6)  (1080 198)  (1080 198)  LC_3 Logic Functioning bit
 (45 6)  (1081 198)  (1081 198)  LC_3 Logic Functioning bit
 (46 6)  (1082 198)  (1082 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (1039 199)  (1039 199)  routing T_20_12.sp12_h_l_23 <X> T_20_12.sp12_v_t_23
 (22 7)  (1058 199)  (1058 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1064 199)  (1064 199)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 199)  (1065 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 199)  (1066 199)  routing T_20_12.lc_trk_g1_3 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (41 7)  (1077 199)  (1077 199)  LC_3 Logic Functioning bit
 (43 7)  (1079 199)  (1079 199)  LC_3 Logic Functioning bit
 (51 7)  (1087 199)  (1087 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (1044 200)  (1044 200)  routing T_20_12.sp4_h_l_46 <X> T_20_12.sp4_h_r_7
 (10 8)  (1046 200)  (1046 200)  routing T_20_12.sp4_h_l_46 <X> T_20_12.sp4_h_r_7
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1054 200)  (1054 200)  routing T_20_12.bnl_op_1 <X> T_20_12.lc_trk_g2_1
 (26 8)  (1062 200)  (1062 200)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 200)  (1064 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 200)  (1073 200)  LC_4 Logic Functioning bit
 (39 8)  (1075 200)  (1075 200)  LC_4 Logic Functioning bit
 (44 8)  (1080 200)  (1080 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (3 9)  (1039 201)  (1039 201)  routing T_20_12.sp12_h_l_22 <X> T_20_12.sp12_v_b_1
 (18 9)  (1054 201)  (1054 201)  routing T_20_12.bnl_op_1 <X> T_20_12.lc_trk_g2_1
 (26 9)  (1062 201)  (1062 201)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (27 10)  (1063 202)  (1063 202)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 202)  (1065 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 202)  (1066 202)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 202)  (1073 202)  LC_5 Logic Functioning bit
 (39 10)  (1075 202)  (1075 202)  LC_5 Logic Functioning bit
 (44 10)  (1080 202)  (1080 202)  LC_5 Logic Functioning bit
 (45 10)  (1081 202)  (1081 202)  LC_5 Logic Functioning bit
 (46 10)  (1082 202)  (1082 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (28 11)  (1064 203)  (1064 203)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 203)  (1065 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (1077 203)  (1077 203)  LC_5 Logic Functioning bit
 (43 11)  (1079 203)  (1079 203)  LC_5 Logic Functioning bit
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 204)  (1054 204)  routing T_20_12.wire_logic_cluster/lc_1/out <X> T_20_12.lc_trk_g3_1
 (21 12)  (1057 204)  (1057 204)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 204)  (1059 204)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (24 12)  (1060 204)  (1060 204)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (26 12)  (1062 204)  (1062 204)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 204)  (1063 204)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 204)  (1073 204)  LC_6 Logic Functioning bit
 (39 12)  (1075 204)  (1075 204)  LC_6 Logic Functioning bit
 (44 12)  (1080 204)  (1080 204)  LC_6 Logic Functioning bit
 (45 12)  (1081 204)  (1081 204)  LC_6 Logic Functioning bit
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1060 205)  (1060 205)  routing T_20_12.tnl_op_2 <X> T_20_12.lc_trk_g3_2
 (25 13)  (1061 205)  (1061 205)  routing T_20_12.tnl_op_2 <X> T_20_12.lc_trk_g3_2
 (26 13)  (1062 205)  (1062 205)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 205)  (1065 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 205)  (1066 205)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (41 13)  (1077 205)  (1077 205)  LC_6 Logic Functioning bit
 (43 13)  (1079 205)  (1079 205)  LC_6 Logic Functioning bit
 (46 13)  (1082 205)  (1082 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1050 206)  (1050 206)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g3_4
 (27 14)  (1063 206)  (1063 206)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 206)  (1066 206)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 206)  (1073 206)  LC_7 Logic Functioning bit
 (39 14)  (1075 206)  (1075 206)  LC_7 Logic Functioning bit
 (45 14)  (1081 206)  (1081 206)  LC_7 Logic Functioning bit
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (28 15)  (1064 207)  (1064 207)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 207)  (1065 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 207)  (1066 207)  routing T_20_12.lc_trk_g1_7 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (41 15)  (1077 207)  (1077 207)  LC_7 Logic Functioning bit
 (43 15)  (1079 207)  (1079 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (12 0)  (1102 192)  (1102 192)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_h_r_2
 (13 1)  (1103 193)  (1103 193)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_h_r_2
 (11 4)  (1101 196)  (1101 196)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_b_5
 (13 4)  (1103 196)  (1103 196)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_b_5
 (12 5)  (1102 197)  (1102 197)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_b_5
 (5 10)  (1095 202)  (1095 202)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_l_43
 (6 11)  (1096 203)  (1096 203)  routing T_21_12.sp4_v_t_43 <X> T_21_12.sp4_h_l_43
 (12 11)  (1102 203)  (1102 203)  routing T_21_12.sp4_h_l_45 <X> T_21_12.sp4_v_t_45
 (8 15)  (1098 207)  (1098 207)  routing T_21_12.sp4_h_l_47 <X> T_21_12.sp4_v_t_47
 (12 15)  (1102 207)  (1102 207)  routing T_21_12.sp4_h_l_46 <X> T_21_12.sp4_v_t_46


LogicTile_22_12

 (4 0)  (1148 192)  (1148 192)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_0
 (6 0)  (1150 192)  (1150 192)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_0
 (5 1)  (1149 193)  (1149 193)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_v_b_0
 (21 6)  (1165 198)  (1165 198)  routing T_22_12.sp4_h_l_2 <X> T_22_12.lc_trk_g1_7
 (22 6)  (1166 198)  (1166 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 198)  (1167 198)  routing T_22_12.sp4_h_l_2 <X> T_22_12.lc_trk_g1_7
 (24 6)  (1168 198)  (1168 198)  routing T_22_12.sp4_h_l_2 <X> T_22_12.lc_trk_g1_7
 (22 7)  (1166 199)  (1166 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1168 199)  (1168 199)  routing T_22_12.bot_op_6 <X> T_22_12.lc_trk_g1_6
 (14 12)  (1158 204)  (1158 204)  routing T_22_12.sp4_v_b_24 <X> T_22_12.lc_trk_g3_0
 (16 13)  (1160 205)  (1160 205)  routing T_22_12.sp4_v_b_24 <X> T_22_12.lc_trk_g3_0
 (17 13)  (1161 205)  (1161 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (15 14)  (1159 206)  (1159 206)  routing T_22_12.sp4_h_l_16 <X> T_22_12.lc_trk_g3_5
 (16 14)  (1160 206)  (1160 206)  routing T_22_12.sp4_h_l_16 <X> T_22_12.lc_trk_g3_5
 (17 14)  (1161 206)  (1161 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (1170 206)  (1170 206)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 206)  (1171 206)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 206)  (1172 206)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 206)  (1173 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 206)  (1174 206)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 206)  (1175 206)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 206)  (1176 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 206)  (1178 206)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (1182 206)  (1182 206)  LC_7 Logic Functioning bit
 (40 14)  (1184 206)  (1184 206)  LC_7 Logic Functioning bit
 (42 14)  (1186 206)  (1186 206)  LC_7 Logic Functioning bit
 (18 15)  (1162 207)  (1162 207)  routing T_22_12.sp4_h_l_16 <X> T_22_12.lc_trk_g3_5
 (26 15)  (1170 207)  (1170 207)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 207)  (1171 207)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 207)  (1173 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 207)  (1175 207)  routing T_22_12.lc_trk_g1_7 <X> T_22_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 207)  (1176 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1177 207)  (1177 207)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.input_2_7
 (34 15)  (1178 207)  (1178 207)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.input_2_7
 (41 15)  (1185 207)  (1185 207)  LC_7 Logic Functioning bit
 (43 15)  (1187 207)  (1187 207)  LC_7 Logic Functioning bit


LogicTile_23_12

 (22 0)  (1220 192)  (1220 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (22 1)  (1220 193)  (1220 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1198 194)  (1198 194)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 194)  (1199 194)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (1227 194)  (1227 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 194)  (1229 194)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 194)  (1230 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 194)  (1231 194)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (39 2)  (1237 194)  (1237 194)  LC_1 Logic Functioning bit
 (45 2)  (1243 194)  (1243 194)  LC_1 Logic Functioning bit
 (52 2)  (1250 194)  (1250 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (1224 195)  (1224 195)  routing T_23_12.lc_trk_g2_3 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 195)  (1226 195)  routing T_23_12.lc_trk_g2_3 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 195)  (1227 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 195)  (1228 195)  routing T_23_12.lc_trk_g0_2 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 195)  (1229 195)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 195)  (1230 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1233 195)  (1233 195)  routing T_23_12.lc_trk_g0_3 <X> T_23_12.input_2_1
 (36 3)  (1234 195)  (1234 195)  LC_1 Logic Functioning bit
 (38 3)  (1236 195)  (1236 195)  LC_1 Logic Functioning bit
 (43 3)  (1241 195)  (1241 195)  LC_1 Logic Functioning bit
 (0 4)  (1198 196)  (1198 196)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 196)  (1199 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1199 197)  (1199 197)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (21 8)  (1219 200)  (1219 200)  routing T_23_12.bnl_op_3 <X> T_23_12.lc_trk_g2_3
 (22 8)  (1220 200)  (1220 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1223 200)  (1223 200)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (21 9)  (1219 201)  (1219 201)  routing T_23_12.bnl_op_3 <X> T_23_12.lc_trk_g2_3
 (22 9)  (1220 201)  (1220 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 201)  (1221 201)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (24 9)  (1222 201)  (1222 201)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (25 9)  (1223 201)  (1223 201)  routing T_23_12.sp4_h_r_42 <X> T_23_12.lc_trk_g2_2
 (10 11)  (1208 203)  (1208 203)  routing T_23_12.sp4_h_l_39 <X> T_23_12.sp4_v_t_42
 (22 11)  (1220 203)  (1220 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1221 203)  (1221 203)  routing T_23_12.sp4_v_b_46 <X> T_23_12.lc_trk_g2_6
 (24 11)  (1222 203)  (1222 203)  routing T_23_12.sp4_v_b_46 <X> T_23_12.lc_trk_g2_6
 (0 14)  (1198 206)  (1198 206)  routing T_23_12.glb_netwk_4 <X> T_23_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 206)  (1199 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (1206 207)  (1206 207)  routing T_23_12.sp4_h_l_47 <X> T_23_12.sp4_v_t_47


LogicTile_24_12

 (0 2)  (1252 194)  (1252 194)  routing T_24_12.glb_netwk_6 <X> T_24_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 194)  (1253 194)  routing T_24_12.glb_netwk_6 <X> T_24_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 194)  (1254 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 6)  (1264 198)  (1264 198)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_h_l_40
 (22 6)  (1274 198)  (1274 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1276 198)  (1276 198)  routing T_24_12.top_op_7 <X> T_24_12.lc_trk_g1_7
 (27 6)  (1279 198)  (1279 198)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 198)  (1280 198)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 198)  (1281 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 198)  (1283 198)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 198)  (1286 198)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 198)  (1288 198)  LC_3 Logic Functioning bit
 (38 6)  (1290 198)  (1290 198)  LC_3 Logic Functioning bit
 (45 6)  (1297 198)  (1297 198)  LC_3 Logic Functioning bit
 (47 6)  (1299 198)  (1299 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (1263 199)  (1263 199)  routing T_24_12.sp4_v_t_40 <X> T_24_12.sp4_h_l_40
 (21 7)  (1273 199)  (1273 199)  routing T_24_12.top_op_7 <X> T_24_12.lc_trk_g1_7
 (30 7)  (1282 199)  (1282 199)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 199)  (1283 199)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 199)  (1288 199)  LC_3 Logic Functioning bit
 (38 7)  (1290 199)  (1290 199)  LC_3 Logic Functioning bit
 (22 12)  (1274 204)  (1274 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 204)  (1275 204)  routing T_24_12.sp12_v_b_11 <X> T_24_12.lc_trk_g3_3


LogicTile_31_12

 (3 1)  (1621 193)  (1621 193)  routing T_31_12.sp12_h_l_23 <X> T_31_12.sp12_v_b_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 184)  (1 184)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_2_11

 (3 5)  (75 181)  (75 181)  routing T_2_11.sp12_h_l_23 <X> T_2_11.sp12_h_r_0


LogicTile_7_11

 (3 4)  (345 180)  (345 180)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0
 (3 5)  (345 181)  (345 181)  routing T_7_11.sp12_v_b_0 <X> T_7_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_13_11

 (2 4)  (656 180)  (656 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_11

 (5 0)  (713 176)  (713 176)  routing T_14_11.sp4_v_b_6 <X> T_14_11.sp4_h_r_0
 (4 1)  (712 177)  (712 177)  routing T_14_11.sp4_v_b_6 <X> T_14_11.sp4_h_r_0
 (6 1)  (714 177)  (714 177)  routing T_14_11.sp4_v_b_6 <X> T_14_11.sp4_h_r_0
 (3 5)  (711 181)  (711 181)  routing T_14_11.sp12_h_l_23 <X> T_14_11.sp12_h_r_0


LogicTile_15_11

 (0 0)  (762 176)  (762 176)  Negative Clock bit

 (14 0)  (776 176)  (776 176)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g0_0
 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 176)  (793 176)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 176)  (799 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (42 0)  (804 176)  (804 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (52 0)  (814 176)  (814 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (789 177)  (789 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 177)  (792 177)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 177)  (793 177)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (42 1)  (804 177)  (804 177)  LC_0 Logic Functioning bit
 (53 1)  (815 177)  (815 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 178)  (762 178)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (22 2)  (784 178)  (784 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (2 3)  (764 179)  (764 179)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (21 3)  (783 179)  (783 179)  routing T_15_11.sp4_r_v_b_31 <X> T_15_11.lc_trk_g0_7
 (3 4)  (765 180)  (765 180)  routing T_15_11.sp12_v_t_23 <X> T_15_11.sp12_h_r_0
 (14 8)  (776 184)  (776 184)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g2_0
 (15 9)  (777 185)  (777 185)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g2_0
 (16 9)  (778 185)  (778 185)  routing T_15_11.sp4_h_l_21 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (12 12)  (774 188)  (774 188)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_r_11
 (15 12)  (777 188)  (777 188)  routing T_15_11.rgt_op_1 <X> T_15_11.lc_trk_g3_1
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.rgt_op_1 <X> T_15_11.lc_trk_g3_1
 (25 12)  (787 188)  (787 188)  routing T_15_11.rgt_op_2 <X> T_15_11.lc_trk_g3_2
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 189)  (786 189)  routing T_15_11.rgt_op_2 <X> T_15_11.lc_trk_g3_2
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_11

 (0 0)  (816 176)  (816 176)  Negative Clock bit

 (25 0)  (841 176)  (841 176)  routing T_16_11.wire_logic_cluster/lc_2/out <X> T_16_11.lc_trk_g0_2
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 178)  (816 178)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (6 2)  (822 178)  (822 178)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_v_t_37
 (28 2)  (844 178)  (844 178)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 178)  (845 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 178)  (846 178)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 178)  (851 178)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.input_2_1
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (2 3)  (818 179)  (818 179)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 179)  (848 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 179)  (849 179)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.input_2_1
 (35 3)  (851 179)  (851 179)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.input_2_1
 (43 3)  (859 179)  (859 179)  LC_1 Logic Functioning bit
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 180)  (849 180)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (45 4)  (861 180)  (861 180)  LC_2 Logic Functioning bit
 (28 5)  (844 181)  (844 181)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (17 6)  (833 182)  (833 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 182)  (834 182)  routing T_16_11.wire_logic_cluster/lc_5/out <X> T_16_11.lc_trk_g1_5
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (839 182)  (839 182)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (21 7)  (837 183)  (837 183)  routing T_16_11.sp4_h_r_7 <X> T_16_11.lc_trk_g1_7
 (17 8)  (833 184)  (833 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 184)  (834 184)  routing T_16_11.wire_logic_cluster/lc_1/out <X> T_16_11.lc_trk_g2_1
 (25 8)  (841 184)  (841 184)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (28 8)  (844 184)  (844 184)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 184)  (847 184)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 184)  (849 184)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (838 185)  (838 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 185)  (839 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (24 9)  (840 185)  (840 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (25 9)  (841 185)  (841 185)  routing T_16_11.sp4_h_r_42 <X> T_16_11.lc_trk_g2_2
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 185)  (852 185)  LC_4 Logic Functioning bit
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (41 9)  (857 185)  (857 185)  LC_4 Logic Functioning bit
 (43 9)  (859 185)  (859 185)  LC_4 Logic Functioning bit
 (21 10)  (837 186)  (837 186)  routing T_16_11.sp4_v_t_18 <X> T_16_11.lc_trk_g2_7
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 186)  (839 186)  routing T_16_11.sp4_v_t_18 <X> T_16_11.lc_trk_g2_7
 (28 10)  (844 186)  (844 186)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 186)  (846 186)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g1_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 186)  (852 186)  LC_5 Logic Functioning bit
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (39 10)  (855 186)  (855 186)  LC_5 Logic Functioning bit
 (40 10)  (856 186)  (856 186)  LC_5 Logic Functioning bit
 (42 10)  (858 186)  (858 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (50 10)  (866 186)  (866 186)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 186)  (868 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (832 187)  (832 187)  routing T_16_11.sp12_v_b_12 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 187)  (841 187)  routing T_16_11.sp4_r_v_b_38 <X> T_16_11.lc_trk_g2_6
 (28 11)  (844 187)  (844 187)  routing T_16_11.lc_trk_g2_1 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (40 11)  (856 187)  (856 187)  LC_5 Logic Functioning bit
 (42 11)  (858 187)  (858 187)  LC_5 Logic Functioning bit
 (26 12)  (842 188)  (842 188)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 188)  (843 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 188)  (847 188)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 188)  (850 188)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 188)  (852 188)  LC_6 Logic Functioning bit
 (38 12)  (854 188)  (854 188)  LC_6 Logic Functioning bit
 (41 12)  (857 188)  (857 188)  LC_6 Logic Functioning bit
 (43 12)  (859 188)  (859 188)  LC_6 Logic Functioning bit
 (14 13)  (830 189)  (830 189)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g3_0
 (15 13)  (831 189)  (831 189)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g3_0
 (16 13)  (832 189)  (832 189)  routing T_16_11.sp4_h_r_24 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (842 189)  (842 189)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 189)  (852 189)  LC_6 Logic Functioning bit
 (38 13)  (854 189)  (854 189)  LC_6 Logic Functioning bit
 (40 13)  (856 189)  (856 189)  LC_6 Logic Functioning bit
 (42 13)  (858 189)  (858 189)  LC_6 Logic Functioning bit
 (26 14)  (842 190)  (842 190)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 190)  (844 190)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 190)  (850 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (37 14)  (853 190)  (853 190)  LC_7 Logic Functioning bit
 (39 14)  (855 190)  (855 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (50 14)  (866 190)  (866 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (838 191)  (838 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (842 191)  (842 191)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 191)  (843 191)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 191)  (844 191)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g2_2 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 191)  (852 191)  LC_7 Logic Functioning bit
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit
 (46 15)  (862 191)  (862 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_11

 (15 0)  (889 176)  (889 176)  routing T_17_11.sp12_h_r_1 <X> T_17_11.lc_trk_g0_1
 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (892 176)  (892 176)  routing T_17_11.sp12_h_r_1 <X> T_17_11.lc_trk_g0_1
 (18 1)  (892 177)  (892 177)  routing T_17_11.sp12_h_r_1 <X> T_17_11.lc_trk_g0_1
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 177)  (897 177)  routing T_17_11.sp4_h_r_2 <X> T_17_11.lc_trk_g0_2
 (24 1)  (898 177)  (898 177)  routing T_17_11.sp4_h_r_2 <X> T_17_11.lc_trk_g0_2
 (25 1)  (899 177)  (899 177)  routing T_17_11.sp4_h_r_2 <X> T_17_11.lc_trk_g0_2
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (878 178)  (878 178)  routing T_17_11.sp4_h_r_0 <X> T_17_11.sp4_v_t_37
 (14 2)  (888 178)  (888 178)  routing T_17_11.sp12_h_l_3 <X> T_17_11.lc_trk_g0_4
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (41 2)  (915 178)  (915 178)  LC_1 Logic Functioning bit
 (43 2)  (917 178)  (917 178)  LC_1 Logic Functioning bit
 (5 3)  (879 179)  (879 179)  routing T_17_11.sp4_h_r_0 <X> T_17_11.sp4_v_t_37
 (14 3)  (888 179)  (888 179)  routing T_17_11.sp12_h_l_3 <X> T_17_11.lc_trk_g0_4
 (15 3)  (889 179)  (889 179)  routing T_17_11.sp12_h_l_3 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (900 179)  (900 179)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 179)  (902 179)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (43 3)  (917 179)  (917 179)  LC_1 Logic Functioning bit
 (15 4)  (889 180)  (889 180)  routing T_17_11.top_op_1 <X> T_17_11.lc_trk_g1_1
 (17 4)  (891 180)  (891 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 180)  (901 180)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 180)  (902 180)  routing T_17_11.lc_trk_g3_0 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (18 5)  (892 181)  (892 181)  routing T_17_11.top_op_1 <X> T_17_11.lc_trk_g1_1
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 181)  (902 181)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 181)  (905 181)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (41 5)  (915 181)  (915 181)  LC_2 Logic Functioning bit
 (43 5)  (917 181)  (917 181)  LC_2 Logic Functioning bit
 (28 6)  (902 182)  (902 182)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 182)  (910 182)  LC_3 Logic Functioning bit
 (37 6)  (911 182)  (911 182)  LC_3 Logic Functioning bit
 (39 6)  (913 182)  (913 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (50 6)  (924 182)  (924 182)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (927 182)  (927 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (883 183)  (883 183)  routing T_17_11.sp4_v_b_8 <X> T_17_11.sp4_v_t_41
 (10 7)  (884 183)  (884 183)  routing T_17_11.sp4_v_b_8 <X> T_17_11.sp4_v_t_41
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 183)  (902 183)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (37 7)  (911 183)  (911 183)  LC_3 Logic Functioning bit
 (42 7)  (916 183)  (916 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 184)  (898 184)  routing T_17_11.tnr_op_3 <X> T_17_11.lc_trk_g2_3
 (9 9)  (883 185)  (883 185)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_v_b_7
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_h_l_15 <X> T_17_11.lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp4_h_l_15 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_h_l_15 <X> T_17_11.lc_trk_g2_2
 (8 10)  (882 186)  (882 186)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_42
 (9 10)  (883 186)  (883 186)  routing T_17_11.sp4_v_t_42 <X> T_17_11.sp4_h_l_42
 (12 10)  (886 186)  (886 186)  routing T_17_11.sp4_v_b_8 <X> T_17_11.sp4_h_l_45
 (16 10)  (890 186)  (890 186)  routing T_17_11.sp12_v_b_21 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (22 10)  (896 186)  (896 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (898 186)  (898 186)  routing T_17_11.tnl_op_7 <X> T_17_11.lc_trk_g2_7
 (27 10)  (901 186)  (901 186)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 186)  (902 186)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 186)  (905 186)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (911 186)  (911 186)  LC_5 Logic Functioning bit
 (39 10)  (913 186)  (913 186)  LC_5 Logic Functioning bit
 (40 10)  (914 186)  (914 186)  LC_5 Logic Functioning bit
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (42 10)  (916 186)  (916 186)  LC_5 Logic Functioning bit
 (43 10)  (917 186)  (917 186)  LC_5 Logic Functioning bit
 (18 11)  (892 187)  (892 187)  routing T_17_11.sp12_v_b_21 <X> T_17_11.lc_trk_g2_5
 (21 11)  (895 187)  (895 187)  routing T_17_11.tnl_op_7 <X> T_17_11.lc_trk_g2_7
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 187)  (899 187)  routing T_17_11.sp4_r_v_b_38 <X> T_17_11.lc_trk_g2_6
 (30 11)  (904 187)  (904 187)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (37 11)  (911 187)  (911 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (41 11)  (915 187)  (915 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (43 11)  (917 187)  (917 187)  LC_5 Logic Functioning bit
 (3 12)  (877 188)  (877 188)  routing T_17_11.sp12_v_t_22 <X> T_17_11.sp12_h_r_1
 (14 12)  (888 188)  (888 188)  routing T_17_11.sp4_v_t_21 <X> T_17_11.lc_trk_g3_0
 (21 12)  (895 188)  (895 188)  routing T_17_11.sp4_h_r_35 <X> T_17_11.lc_trk_g3_3
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp4_h_r_35 <X> T_17_11.lc_trk_g3_3
 (24 12)  (898 188)  (898 188)  routing T_17_11.sp4_h_r_35 <X> T_17_11.lc_trk_g3_3
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 188)  (902 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 188)  (907 188)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (45 12)  (919 188)  (919 188)  LC_6 Logic Functioning bit
 (50 12)  (924 188)  (924 188)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (925 188)  (925 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (888 189)  (888 189)  routing T_17_11.sp4_v_t_21 <X> T_17_11.lc_trk_g3_0
 (16 13)  (890 189)  (890 189)  routing T_17_11.sp4_v_t_21 <X> T_17_11.lc_trk_g3_0
 (17 13)  (891 189)  (891 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (900 189)  (900 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 189)  (902 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g2_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 189)  (911 189)  LC_6 Logic Functioning bit
 (40 13)  (914 189)  (914 189)  LC_6 Logic Functioning bit
 (42 13)  (916 189)  (916 189)  LC_6 Logic Functioning bit
 (16 14)  (890 190)  (890 190)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g3_5
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 190)  (892 190)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g3_5
 (21 14)  (895 190)  (895 190)  routing T_17_11.sp4_v_t_18 <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (897 190)  (897 190)  routing T_17_11.sp4_v_t_18 <X> T_17_11.lc_trk_g3_7
 (18 15)  (892 191)  (892 191)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g3_5


LogicTile_18_11

 (2 0)  (930 176)  (930 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 177)  (951 177)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g0_2
 (24 1)  (952 177)  (952 177)  routing T_18_11.sp4_v_b_18 <X> T_18_11.lc_trk_g0_2
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 178)  (942 178)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g0_4
 (26 2)  (954 178)  (954 178)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 178)  (958 178)  routing T_18_11.lc_trk_g0_4 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 178)  (959 178)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 178)  (962 178)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 178)  (963 178)  routing T_18_11.lc_trk_g2_5 <X> T_18_11.input_2_1
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (52 2)  (980 178)  (980 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (942 179)  (942 179)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g0_4
 (15 3)  (943 179)  (943 179)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g0_4
 (16 3)  (944 179)  (944 179)  routing T_18_11.sp4_h_l_9 <X> T_18_11.lc_trk_g0_4
 (17 3)  (945 179)  (945 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (955 179)  (955 179)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 179)  (959 179)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (961 179)  (961 179)  routing T_18_11.lc_trk_g2_5 <X> T_18_11.input_2_1
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 180)  (943 180)  routing T_18_11.lft_op_1 <X> T_18_11.lc_trk_g1_1
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 180)  (946 180)  routing T_18_11.lft_op_1 <X> T_18_11.lc_trk_g1_1
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 180)  (952 180)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g1_3
 (26 4)  (954 180)  (954 180)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 180)  (958 180)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 180)  (959 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 180)  (961 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 180)  (962 180)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (43 4)  (971 180)  (971 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (51 4)  (979 180)  (979 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (21 5)  (949 181)  (949 181)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g1_3
 (27 5)  (955 181)  (955 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 181)  (956 181)  routing T_18_11.lc_trk_g3_5 <X> T_18_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 181)  (957 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 181)  (959 181)  routing T_18_11.lc_trk_g3_6 <X> T_18_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 181)  (960 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 181)  (961 181)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.input_2_2
 (35 5)  (963 181)  (963 181)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.input_2_2
 (36 5)  (964 181)  (964 181)  LC_2 Logic Functioning bit
 (38 5)  (966 181)  (966 181)  LC_2 Logic Functioning bit
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 182)  (951 182)  routing T_18_11.sp4_v_b_23 <X> T_18_11.lc_trk_g1_7
 (24 6)  (952 182)  (952 182)  routing T_18_11.sp4_v_b_23 <X> T_18_11.lc_trk_g1_7
 (26 6)  (954 182)  (954 182)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 182)  (956 182)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 182)  (962 182)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 182)  (963 182)  routing T_18_11.lc_trk_g2_5 <X> T_18_11.input_2_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (43 6)  (971 182)  (971 182)  LC_3 Logic Functioning bit
 (45 6)  (973 182)  (973 182)  LC_3 Logic Functioning bit
 (52 6)  (980 182)  (980 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (16 7)  (944 183)  (944 183)  routing T_18_11.sp12_h_r_12 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (955 183)  (955 183)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 183)  (957 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 183)  (960 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (961 183)  (961 183)  routing T_18_11.lc_trk_g2_5 <X> T_18_11.input_2_3
 (39 7)  (967 183)  (967 183)  LC_3 Logic Functioning bit
 (5 8)  (933 184)  (933 184)  routing T_18_11.sp4_v_t_43 <X> T_18_11.sp4_h_r_6
 (21 8)  (949 184)  (949 184)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g2_3
 (22 8)  (950 184)  (950 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 184)  (952 184)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g2_3
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 185)  (951 185)  routing T_18_11.sp12_v_t_9 <X> T_18_11.lc_trk_g2_2
 (14 10)  (942 186)  (942 186)  routing T_18_11.rgt_op_4 <X> T_18_11.lc_trk_g2_4
 (15 10)  (943 186)  (943 186)  routing T_18_11.tnl_op_5 <X> T_18_11.lc_trk_g2_5
 (17 10)  (945 186)  (945 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (8 11)  (936 187)  (936 187)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_v_t_42
 (9 11)  (937 187)  (937 187)  routing T_18_11.sp4_h_r_7 <X> T_18_11.sp4_v_t_42
 (15 11)  (943 187)  (943 187)  routing T_18_11.rgt_op_4 <X> T_18_11.lc_trk_g2_4
 (17 11)  (945 187)  (945 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (946 187)  (946 187)  routing T_18_11.tnl_op_5 <X> T_18_11.lc_trk_g2_5
 (21 12)  (949 188)  (949 188)  routing T_18_11.sp4_h_r_35 <X> T_18_11.lc_trk_g3_3
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (951 188)  (951 188)  routing T_18_11.sp4_h_r_35 <X> T_18_11.lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.sp4_h_r_35 <X> T_18_11.lc_trk_g3_3
 (25 12)  (953 188)  (953 188)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g3_2
 (28 12)  (956 188)  (956 188)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 188)  (961 188)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 188)  (962 188)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 188)  (963 188)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.input_2_6
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 189)  (952 189)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g3_2
 (26 13)  (954 189)  (954 189)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 189)  (955 189)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 189)  (957 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g2_3 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 189)  (959 189)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 189)  (960 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (961 189)  (961 189)  routing T_18_11.lc_trk_g2_4 <X> T_18_11.input_2_6
 (41 13)  (969 189)  (969 189)  LC_6 Logic Functioning bit
 (48 13)  (976 189)  (976 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 190)  (943 190)  routing T_18_11.tnl_op_5 <X> T_18_11.lc_trk_g3_5
 (17 14)  (945 190)  (945 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (953 190)  (953 190)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g3_6
 (18 15)  (946 191)  (946 191)  routing T_18_11.tnl_op_5 <X> T_18_11.lc_trk_g3_5
 (22 15)  (950 191)  (950 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 191)  (951 191)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g3_6
 (24 15)  (952 191)  (952 191)  routing T_18_11.sp4_h_r_38 <X> T_18_11.lc_trk_g3_6


LogicTile_19_11

 (26 0)  (1008 176)  (1008 176)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 176)  (1010 176)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 176)  (1015 176)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (27 1)  (1009 177)  (1009 177)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 177)  (1015 177)  routing T_19_11.lc_trk_g2_0 <X> T_19_11.input_2_0
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (39 1)  (1021 177)  (1021 177)  LC_0 Logic Functioning bit
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 178)  (994 178)  routing T_19_11.sp4_v_t_39 <X> T_19_11.sp4_h_l_39
 (14 2)  (996 178)  (996 178)  routing T_19_11.wire_logic_cluster/lc_4/out <X> T_19_11.lc_trk_g0_4
 (21 2)  (1003 178)  (1003 178)  routing T_19_11.sp4_h_l_2 <X> T_19_11.lc_trk_g0_7
 (22 2)  (1004 178)  (1004 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1005 178)  (1005 178)  routing T_19_11.sp4_h_l_2 <X> T_19_11.lc_trk_g0_7
 (24 2)  (1006 178)  (1006 178)  routing T_19_11.sp4_h_l_2 <X> T_19_11.lc_trk_g0_7
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 178)  (1009 178)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 178)  (1010 178)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 178)  (1013 178)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 178)  (1015 178)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 178)  (1016 178)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (39 2)  (1021 178)  (1021 178)  LC_1 Logic Functioning bit
 (40 2)  (1022 178)  (1022 178)  LC_1 Logic Functioning bit
 (41 2)  (1023 178)  (1023 178)  LC_1 Logic Functioning bit
 (46 2)  (1028 178)  (1028 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1032 178)  (1032 178)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (993 179)  (993 179)  routing T_19_11.sp4_v_t_39 <X> T_19_11.sp4_h_l_39
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 179)  (1012 179)  routing T_19_11.lc_trk_g3_3 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (38 3)  (1020 179)  (1020 179)  LC_1 Logic Functioning bit
 (41 3)  (1023 179)  (1023 179)  LC_1 Logic Functioning bit
 (51 3)  (1033 179)  (1033 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1035 179)  (1035 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (997 180)  (997 180)  routing T_19_11.top_op_1 <X> T_19_11.lc_trk_g1_1
 (17 4)  (999 180)  (999 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1003 180)  (1003 180)  routing T_19_11.wire_logic_cluster/lc_3/out <X> T_19_11.lc_trk_g1_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1009 180)  (1009 180)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 180)  (1010 180)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 180)  (1012 180)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 180)  (1015 180)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 180)  (1016 180)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (37 4)  (1019 180)  (1019 180)  LC_2 Logic Functioning bit
 (39 4)  (1021 180)  (1021 180)  LC_2 Logic Functioning bit
 (40 4)  (1022 180)  (1022 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (18 5)  (1000 181)  (1000 181)  routing T_19_11.top_op_1 <X> T_19_11.lc_trk_g1_1
 (26 5)  (1008 181)  (1008 181)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 181)  (1010 181)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 181)  (1012 181)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 181)  (1013 181)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 181)  (1014 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1016 181)  (1016 181)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.input_2_2
 (36 5)  (1018 181)  (1018 181)  LC_2 Logic Functioning bit
 (37 5)  (1019 181)  (1019 181)  LC_2 Logic Functioning bit
 (46 5)  (1028 181)  (1028 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (1030 181)  (1030 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 182)  (1000 182)  routing T_19_11.wire_logic_cluster/lc_5/out <X> T_19_11.lc_trk_g1_5
 (21 6)  (1003 182)  (1003 182)  routing T_19_11.wire_logic_cluster/lc_7/out <X> T_19_11.lc_trk_g1_7
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1008 182)  (1008 182)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 182)  (1009 182)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (37 6)  (1019 182)  (1019 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (39 6)  (1021 182)  (1021 182)  LC_3 Logic Functioning bit
 (40 6)  (1022 182)  (1022 182)  LC_3 Logic Functioning bit
 (42 6)  (1024 182)  (1024 182)  LC_3 Logic Functioning bit
 (45 6)  (1027 182)  (1027 182)  LC_3 Logic Functioning bit
 (26 7)  (1008 183)  (1008 183)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 183)  (1013 183)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 183)  (1018 183)  LC_3 Logic Functioning bit
 (38 7)  (1020 183)  (1020 183)  LC_3 Logic Functioning bit
 (46 7)  (1028 183)  (1028 183)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (12 8)  (994 184)  (994 184)  routing T_19_11.sp4_v_t_45 <X> T_19_11.sp4_h_r_8
 (15 8)  (997 184)  (997 184)  routing T_19_11.tnr_op_1 <X> T_19_11.lc_trk_g2_1
 (17 8)  (999 184)  (999 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (1004 184)  (1004 184)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1006 184)  (1006 184)  routing T_19_11.tnr_op_3 <X> T_19_11.lc_trk_g2_3
 (25 8)  (1007 184)  (1007 184)  routing T_19_11.rgt_op_2 <X> T_19_11.lc_trk_g2_2
 (27 8)  (1009 184)  (1009 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 184)  (1010 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 184)  (1012 184)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 184)  (1013 184)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 184)  (1015 184)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 184)  (1016 184)  routing T_19_11.lc_trk_g3_4 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 184)  (1017 184)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.input_2_4
 (36 8)  (1018 184)  (1018 184)  LC_4 Logic Functioning bit
 (40 8)  (1022 184)  (1022 184)  LC_4 Logic Functioning bit
 (42 8)  (1024 184)  (1024 184)  LC_4 Logic Functioning bit
 (43 8)  (1025 184)  (1025 184)  LC_4 Logic Functioning bit
 (45 8)  (1027 184)  (1027 184)  LC_4 Logic Functioning bit
 (46 8)  (1028 184)  (1028 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (996 185)  (996 185)  routing T_19_11.tnl_op_0 <X> T_19_11.lc_trk_g2_0
 (15 9)  (997 185)  (997 185)  routing T_19_11.tnl_op_0 <X> T_19_11.lc_trk_g2_0
 (17 9)  (999 185)  (999 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (1004 185)  (1004 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 185)  (1006 185)  routing T_19_11.rgt_op_2 <X> T_19_11.lc_trk_g2_2
 (27 9)  (1009 185)  (1009 185)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 185)  (1012 185)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 185)  (1014 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1019 185)  (1019 185)  LC_4 Logic Functioning bit
 (42 9)  (1024 185)  (1024 185)  LC_4 Logic Functioning bit
 (51 9)  (1033 185)  (1033 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (998 186)  (998 186)  routing T_19_11.sp4_v_t_16 <X> T_19_11.lc_trk_g2_5
 (17 10)  (999 186)  (999 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1000 186)  (1000 186)  routing T_19_11.sp4_v_t_16 <X> T_19_11.lc_trk_g2_5
 (31 10)  (1013 186)  (1013 186)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 186)  (1014 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 186)  (1016 186)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 186)  (1023 186)  LC_5 Logic Functioning bit
 (43 10)  (1025 186)  (1025 186)  LC_5 Logic Functioning bit
 (22 11)  (1004 187)  (1004 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 187)  (1006 187)  routing T_19_11.tnl_op_6 <X> T_19_11.lc_trk_g2_6
 (25 11)  (1007 187)  (1007 187)  routing T_19_11.tnl_op_6 <X> T_19_11.lc_trk_g2_6
 (27 11)  (1009 187)  (1009 187)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 187)  (1010 187)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 187)  (1011 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 187)  (1013 187)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_5/in_3
 (40 11)  (1022 187)  (1022 187)  LC_5 Logic Functioning bit
 (42 11)  (1024 187)  (1024 187)  LC_5 Logic Functioning bit
 (21 12)  (1003 188)  (1003 188)  routing T_19_11.rgt_op_3 <X> T_19_11.lc_trk_g3_3
 (22 12)  (1004 188)  (1004 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 188)  (1006 188)  routing T_19_11.rgt_op_3 <X> T_19_11.lc_trk_g3_3
 (25 12)  (1007 188)  (1007 188)  routing T_19_11.wire_logic_cluster/lc_2/out <X> T_19_11.lc_trk_g3_2
 (28 12)  (1010 188)  (1010 188)  routing T_19_11.lc_trk_g2_1 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 188)  (1015 188)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 188)  (1018 188)  LC_6 Logic Functioning bit
 (38 12)  (1020 188)  (1020 188)  LC_6 Logic Functioning bit
 (51 12)  (1033 188)  (1033 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (1034 188)  (1034 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (997 189)  (997 189)  routing T_19_11.sp4_v_t_29 <X> T_19_11.lc_trk_g3_0
 (16 13)  (998 189)  (998 189)  routing T_19_11.sp4_v_t_29 <X> T_19_11.lc_trk_g3_0
 (17 13)  (999 189)  (999 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (1004 189)  (1004 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (1013 189)  (1013 189)  routing T_19_11.lc_trk_g2_3 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 189)  (1018 189)  LC_6 Logic Functioning bit
 (38 13)  (1020 189)  (1020 189)  LC_6 Logic Functioning bit
 (14 14)  (996 190)  (996 190)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g3_4
 (15 14)  (997 190)  (997 190)  routing T_19_11.tnl_op_5 <X> T_19_11.lc_trk_g3_5
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (1007 190)  (1007 190)  routing T_19_11.sp4_v_b_30 <X> T_19_11.lc_trk_g3_6
 (26 14)  (1008 190)  (1008 190)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 190)  (1010 190)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 190)  (1012 190)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 190)  (1013 190)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 190)  (1016 190)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 190)  (1018 190)  LC_7 Logic Functioning bit
 (38 14)  (1020 190)  (1020 190)  LC_7 Logic Functioning bit
 (41 14)  (1023 190)  (1023 190)  LC_7 Logic Functioning bit
 (43 14)  (1025 190)  (1025 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (51 14)  (1033 190)  (1033 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (997 191)  (997 191)  routing T_19_11.rgt_op_4 <X> T_19_11.lc_trk_g3_4
 (17 15)  (999 191)  (999 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1000 191)  (1000 191)  routing T_19_11.tnl_op_5 <X> T_19_11.lc_trk_g3_5
 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 191)  (1005 191)  routing T_19_11.sp4_v_b_30 <X> T_19_11.lc_trk_g3_6
 (28 15)  (1010 191)  (1010 191)  routing T_19_11.lc_trk_g2_5 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 191)  (1012 191)  routing T_19_11.lc_trk_g2_6 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 191)  (1019 191)  LC_7 Logic Functioning bit
 (39 15)  (1021 191)  (1021 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (15 2)  (1051 178)  (1051 178)  routing T_20_11.sp4_h_r_21 <X> T_20_11.lc_trk_g0_5
 (16 2)  (1052 178)  (1052 178)  routing T_20_11.sp4_h_r_21 <X> T_20_11.lc_trk_g0_5
 (17 2)  (1053 178)  (1053 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1054 178)  (1054 178)  routing T_20_11.sp4_h_r_21 <X> T_20_11.lc_trk_g0_5
 (21 2)  (1057 178)  (1057 178)  routing T_20_11.wire_logic_cluster/lc_7/out <X> T_20_11.lc_trk_g0_7
 (22 2)  (1058 178)  (1058 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1062 178)  (1062 178)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (31 2)  (1067 178)  (1067 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 178)  (1069 178)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 178)  (1072 178)  LC_1 Logic Functioning bit
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (38 2)  (1074 178)  (1074 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (18 3)  (1054 179)  (1054 179)  routing T_20_11.sp4_h_r_21 <X> T_20_11.lc_trk_g0_5
 (28 3)  (1064 179)  (1064 179)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (40 3)  (1076 179)  (1076 179)  LC_1 Logic Functioning bit
 (41 3)  (1077 179)  (1077 179)  LC_1 Logic Functioning bit
 (42 3)  (1078 179)  (1078 179)  LC_1 Logic Functioning bit
 (43 3)  (1079 179)  (1079 179)  LC_1 Logic Functioning bit
 (53 3)  (1089 179)  (1089 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (1051 180)  (1051 180)  routing T_20_11.top_op_1 <X> T_20_11.lc_trk_g1_1
 (17 4)  (1053 180)  (1053 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1058 180)  (1058 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1060 180)  (1060 180)  routing T_20_11.top_op_3 <X> T_20_11.lc_trk_g1_3
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 180)  (1066 180)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 180)  (1067 180)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 180)  (1071 180)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.input_2_2
 (36 4)  (1072 180)  (1072 180)  LC_2 Logic Functioning bit
 (18 5)  (1054 181)  (1054 181)  routing T_20_11.top_op_1 <X> T_20_11.lc_trk_g1_1
 (21 5)  (1057 181)  (1057 181)  routing T_20_11.top_op_3 <X> T_20_11.lc_trk_g1_3
 (27 5)  (1063 181)  (1063 181)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 181)  (1065 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1068 181)  (1068 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1069 181)  (1069 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.input_2_2
 (34 5)  (1070 181)  (1070 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.input_2_2
 (35 5)  (1071 181)  (1071 181)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.input_2_2
 (21 6)  (1057 182)  (1057 182)  routing T_20_11.lft_op_7 <X> T_20_11.lc_trk_g1_7
 (22 6)  (1058 182)  (1058 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 182)  (1060 182)  routing T_20_11.lft_op_7 <X> T_20_11.lc_trk_g1_7
 (26 6)  (1062 182)  (1062 182)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 182)  (1063 182)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 182)  (1065 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 182)  (1070 182)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 182)  (1072 182)  LC_3 Logic Functioning bit
 (38 6)  (1074 182)  (1074 182)  LC_3 Logic Functioning bit
 (40 6)  (1076 182)  (1076 182)  LC_3 Logic Functioning bit
 (42 6)  (1078 182)  (1078 182)  LC_3 Logic Functioning bit
 (3 7)  (1039 183)  (1039 183)  routing T_20_11.sp12_h_l_23 <X> T_20_11.sp12_v_t_23
 (28 7)  (1064 183)  (1064 183)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 183)  (1067 183)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 183)  (1072 183)  LC_3 Logic Functioning bit
 (38 7)  (1074 183)  (1074 183)  LC_3 Logic Functioning bit
 (48 7)  (1084 183)  (1084 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 184)  (1066 184)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 184)  (1069 184)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 184)  (1072 184)  LC_4 Logic Functioning bit
 (38 8)  (1074 184)  (1074 184)  LC_4 Logic Functioning bit
 (27 9)  (1063 185)  (1063 185)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 185)  (1065 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 185)  (1067 185)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (8 10)  (1044 186)  (1044 186)  routing T_20_11.sp4_v_t_42 <X> T_20_11.sp4_h_l_42
 (9 10)  (1045 186)  (1045 186)  routing T_20_11.sp4_v_t_42 <X> T_20_11.sp4_h_l_42
 (15 10)  (1051 186)  (1051 186)  routing T_20_11.sp4_v_t_32 <X> T_20_11.lc_trk_g2_5
 (16 10)  (1052 186)  (1052 186)  routing T_20_11.sp4_v_t_32 <X> T_20_11.lc_trk_g2_5
 (17 10)  (1053 186)  (1053 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1058 186)  (1058 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1060 186)  (1060 186)  routing T_20_11.tnl_op_7 <X> T_20_11.lc_trk_g2_7
 (26 10)  (1062 186)  (1062 186)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 186)  (1064 186)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 186)  (1065 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 186)  (1066 186)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 186)  (1067 186)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 186)  (1069 186)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 186)  (1070 186)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 186)  (1072 186)  LC_5 Logic Functioning bit
 (38 10)  (1074 186)  (1074 186)  LC_5 Logic Functioning bit
 (43 10)  (1079 186)  (1079 186)  LC_5 Logic Functioning bit
 (46 10)  (1082 186)  (1082 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1086 186)  (1086 186)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1057 187)  (1057 187)  routing T_20_11.tnl_op_7 <X> T_20_11.lc_trk_g2_7
 (22 11)  (1058 187)  (1058 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 187)  (1059 187)  routing T_20_11.sp4_h_r_30 <X> T_20_11.lc_trk_g2_6
 (24 11)  (1060 187)  (1060 187)  routing T_20_11.sp4_h_r_30 <X> T_20_11.lc_trk_g2_6
 (25 11)  (1061 187)  (1061 187)  routing T_20_11.sp4_h_r_30 <X> T_20_11.lc_trk_g2_6
 (26 11)  (1062 187)  (1062 187)  routing T_20_11.lc_trk_g0_7 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 187)  (1065 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 187)  (1066 187)  routing T_20_11.lc_trk_g2_6 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (1072 187)  (1072 187)  LC_5 Logic Functioning bit
 (37 11)  (1073 187)  (1073 187)  LC_5 Logic Functioning bit
 (39 11)  (1075 187)  (1075 187)  LC_5 Logic Functioning bit
 (43 11)  (1079 187)  (1079 187)  LC_5 Logic Functioning bit
 (12 14)  (1048 190)  (1048 190)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_46
 (15 14)  (1051 190)  (1051 190)  routing T_20_11.tnl_op_5 <X> T_20_11.lc_trk_g3_5
 (17 14)  (1053 190)  (1053 190)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (1058 190)  (1058 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1060 190)  (1060 190)  routing T_20_11.tnl_op_7 <X> T_20_11.lc_trk_g3_7
 (26 14)  (1062 190)  (1062 190)  routing T_20_11.lc_trk_g0_5 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 190)  (1063 190)  routing T_20_11.lc_trk_g1_7 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 190)  (1065 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 190)  (1066 190)  routing T_20_11.lc_trk_g1_7 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 190)  (1068 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 190)  (1070 190)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 190)  (1071 190)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.input_2_7
 (40 14)  (1076 190)  (1076 190)  LC_7 Logic Functioning bit
 (11 15)  (1047 191)  (1047 191)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_46
 (13 15)  (1049 191)  (1049 191)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_46
 (18 15)  (1054 191)  (1054 191)  routing T_20_11.tnl_op_5 <X> T_20_11.lc_trk_g3_5
 (21 15)  (1057 191)  (1057 191)  routing T_20_11.tnl_op_7 <X> T_20_11.lc_trk_g3_7
 (29 15)  (1065 191)  (1065 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 191)  (1066 191)  routing T_20_11.lc_trk_g1_7 <X> T_20_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 191)  (1067 191)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 191)  (1068 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1069 191)  (1069 191)  routing T_20_11.lc_trk_g2_5 <X> T_20_11.input_2_7


LogicTile_21_11

 (12 2)  (1102 178)  (1102 178)  routing T_21_11.sp4_v_t_45 <X> T_21_11.sp4_h_l_39
 (11 3)  (1101 179)  (1101 179)  routing T_21_11.sp4_v_t_45 <X> T_21_11.sp4_h_l_39
 (13 3)  (1103 179)  (1103 179)  routing T_21_11.sp4_v_t_45 <X> T_21_11.sp4_h_l_39
 (12 7)  (1102 183)  (1102 183)  routing T_21_11.sp4_h_l_40 <X> T_21_11.sp4_v_t_40
 (5 14)  (1095 190)  (1095 190)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_h_l_44
 (6 15)  (1096 191)  (1096 191)  routing T_21_11.sp4_v_t_44 <X> T_21_11.sp4_h_l_44


LogicTile_22_11

 (22 5)  (1166 181)  (1166 181)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1167 181)  (1167 181)  routing T_22_11.sp12_h_r_10 <X> T_22_11.lc_trk_g1_2
 (16 6)  (1160 182)  (1160 182)  routing T_22_11.sp4_v_b_13 <X> T_22_11.lc_trk_g1_5
 (17 6)  (1161 182)  (1161 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1162 182)  (1162 182)  routing T_22_11.sp4_v_b_13 <X> T_22_11.lc_trk_g1_5
 (27 6)  (1171 182)  (1171 182)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 182)  (1172 182)  routing T_22_11.lc_trk_g3_1 <X> T_22_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 182)  (1173 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 182)  (1175 182)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 182)  (1176 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 182)  (1178 182)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 182)  (1181 182)  LC_3 Logic Functioning bit
 (39 6)  (1183 182)  (1183 182)  LC_3 Logic Functioning bit
 (40 6)  (1184 182)  (1184 182)  LC_3 Logic Functioning bit
 (41 6)  (1185 182)  (1185 182)  LC_3 Logic Functioning bit
 (42 6)  (1186 182)  (1186 182)  LC_3 Logic Functioning bit
 (43 6)  (1187 182)  (1187 182)  LC_3 Logic Functioning bit
 (18 7)  (1162 183)  (1162 183)  routing T_22_11.sp4_v_b_13 <X> T_22_11.lc_trk_g1_5
 (26 7)  (1170 183)  (1170 183)  routing T_22_11.lc_trk_g2_3 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 183)  (1172 183)  routing T_22_11.lc_trk_g2_3 <X> T_22_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 183)  (1173 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (40 7)  (1184 183)  (1184 183)  LC_3 Logic Functioning bit
 (41 7)  (1185 183)  (1185 183)  LC_3 Logic Functioning bit
 (42 7)  (1186 183)  (1186 183)  LC_3 Logic Functioning bit
 (43 7)  (1187 183)  (1187 183)  LC_3 Logic Functioning bit
 (15 8)  (1159 184)  (1159 184)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g2_1
 (16 8)  (1160 184)  (1160 184)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g2_1
 (17 8)  (1161 184)  (1161 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 184)  (1162 184)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g2_1
 (21 8)  (1165 184)  (1165 184)  routing T_22_11.sp4_h_r_43 <X> T_22_11.lc_trk_g2_3
 (22 8)  (1166 184)  (1166 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1167 184)  (1167 184)  routing T_22_11.sp4_h_r_43 <X> T_22_11.lc_trk_g2_3
 (24 8)  (1168 184)  (1168 184)  routing T_22_11.sp4_h_r_43 <X> T_22_11.lc_trk_g2_3
 (18 9)  (1162 185)  (1162 185)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g2_1
 (21 9)  (1165 185)  (1165 185)  routing T_22_11.sp4_h_r_43 <X> T_22_11.lc_trk_g2_3
 (22 11)  (1166 187)  (1166 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 187)  (1167 187)  routing T_22_11.sp4_h_r_30 <X> T_22_11.lc_trk_g2_6
 (24 11)  (1168 187)  (1168 187)  routing T_22_11.sp4_h_r_30 <X> T_22_11.lc_trk_g2_6
 (25 11)  (1169 187)  (1169 187)  routing T_22_11.sp4_h_r_30 <X> T_22_11.lc_trk_g2_6
 (15 12)  (1159 188)  (1159 188)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g3_1
 (16 12)  (1160 188)  (1160 188)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g3_1
 (17 12)  (1161 188)  (1161 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1162 188)  (1162 188)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g3_1
 (28 12)  (1172 188)  (1172 188)  routing T_22_11.lc_trk_g2_1 <X> T_22_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 188)  (1173 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 188)  (1176 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 188)  (1177 188)  routing T_22_11.lc_trk_g2_3 <X> T_22_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 188)  (1180 188)  LC_6 Logic Functioning bit
 (37 12)  (1181 188)  (1181 188)  LC_6 Logic Functioning bit
 (38 12)  (1182 188)  (1182 188)  LC_6 Logic Functioning bit
 (39 12)  (1183 188)  (1183 188)  LC_6 Logic Functioning bit
 (41 12)  (1185 188)  (1185 188)  LC_6 Logic Functioning bit
 (43 12)  (1187 188)  (1187 188)  LC_6 Logic Functioning bit
 (48 12)  (1192 188)  (1192 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1195 188)  (1195 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (1162 189)  (1162 189)  routing T_22_11.sp4_h_r_41 <X> T_22_11.lc_trk_g3_1
 (31 13)  (1175 189)  (1175 189)  routing T_22_11.lc_trk_g2_3 <X> T_22_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 189)  (1180 189)  LC_6 Logic Functioning bit
 (37 13)  (1181 189)  (1181 189)  LC_6 Logic Functioning bit
 (38 13)  (1182 189)  (1182 189)  LC_6 Logic Functioning bit
 (39 13)  (1183 189)  (1183 189)  LC_6 Logic Functioning bit
 (41 13)  (1185 189)  (1185 189)  LC_6 Logic Functioning bit
 (43 13)  (1187 189)  (1187 189)  LC_6 Logic Functioning bit
 (51 13)  (1195 189)  (1195 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1197 189)  (1197 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (28 14)  (1172 190)  (1172 190)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 190)  (1173 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 190)  (1174 190)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 190)  (1175 190)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 190)  (1176 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 190)  (1178 190)  routing T_22_11.lc_trk_g1_5 <X> T_22_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 190)  (1180 190)  LC_7 Logic Functioning bit
 (40 14)  (1184 190)  (1184 190)  LC_7 Logic Functioning bit
 (41 14)  (1185 190)  (1185 190)  LC_7 Logic Functioning bit
 (42 14)  (1186 190)  (1186 190)  LC_7 Logic Functioning bit
 (43 14)  (1187 190)  (1187 190)  LC_7 Logic Functioning bit
 (50 14)  (1194 190)  (1194 190)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (1170 191)  (1170 191)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 191)  (1171 191)  routing T_22_11.lc_trk_g1_2 <X> T_22_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 191)  (1173 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 191)  (1174 191)  routing T_22_11.lc_trk_g2_6 <X> T_22_11.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 191)  (1180 191)  LC_7 Logic Functioning bit
 (37 15)  (1181 191)  (1181 191)  LC_7 Logic Functioning bit
 (40 15)  (1184 191)  (1184 191)  LC_7 Logic Functioning bit
 (41 15)  (1185 191)  (1185 191)  LC_7 Logic Functioning bit
 (42 15)  (1186 191)  (1186 191)  LC_7 Logic Functioning bit
 (43 15)  (1187 191)  (1187 191)  LC_7 Logic Functioning bit
 (51 15)  (1195 191)  (1195 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_11

 (8 5)  (1206 181)  (1206 181)  routing T_23_11.sp4_h_l_41 <X> T_23_11.sp4_v_b_4
 (9 5)  (1207 181)  (1207 181)  routing T_23_11.sp4_h_l_41 <X> T_23_11.sp4_v_b_4
 (4 8)  (1202 184)  (1202 184)  routing T_23_11.sp4_h_l_43 <X> T_23_11.sp4_v_b_6
 (5 9)  (1203 185)  (1203 185)  routing T_23_11.sp4_h_l_43 <X> T_23_11.sp4_v_b_6


LogicTile_24_11

 (5 10)  (1257 186)  (1257 186)  routing T_24_11.sp4_v_t_37 <X> T_24_11.sp4_h_l_43
 (4 11)  (1256 187)  (1256 187)  routing T_24_11.sp4_v_t_37 <X> T_24_11.sp4_h_l_43
 (6 11)  (1258 187)  (1258 187)  routing T_24_11.sp4_v_t_37 <X> T_24_11.sp4_h_l_43


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_14_10

 (19 6)  (727 166)  (727 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_10

 (13 1)  (775 161)  (775 161)  routing T_15_10.sp4_v_t_44 <X> T_15_10.sp4_h_r_2
 (5 12)  (767 172)  (767 172)  routing T_15_10.sp4_v_t_44 <X> T_15_10.sp4_h_r_9


LogicTile_16_10

 (31 2)  (847 162)  (847 162)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (856 162)  (856 162)  LC_1 Logic Functioning bit
 (42 2)  (858 162)  (858 162)  LC_1 Logic Functioning bit
 (14 3)  (830 163)  (830 163)  routing T_16_10.sp4_r_v_b_28 <X> T_16_10.lc_trk_g0_4
 (17 3)  (833 163)  (833 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (842 163)  (842 163)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 163)  (843 163)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 163)  (844 163)  routing T_16_10.lc_trk_g3_2 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (43 3)  (859 163)  (859 163)  LC_1 Logic Functioning bit
 (48 3)  (864 163)  (864 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 13)  (838 173)  (838 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_17_10

 (4 2)  (878 162)  (878 162)  routing T_17_10.sp4_v_b_4 <X> T_17_10.sp4_v_t_37
 (6 2)  (880 162)  (880 162)  routing T_17_10.sp4_v_b_4 <X> T_17_10.sp4_v_t_37
 (3 4)  (877 164)  (877 164)  routing T_17_10.sp12_v_t_23 <X> T_17_10.sp12_h_r_0


LogicTile_18_10

 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 160)  (959 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 160)  (963 160)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.input_2_0
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (43 0)  (971 160)  (971 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (26 1)  (954 161)  (954 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 161)  (955 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 161)  (958 161)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 161)  (962 161)  routing T_18_10.lc_trk_g1_5 <X> T_18_10.input_2_0
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (942 164)  (942 164)  routing T_18_10.wire_logic_cluster/lc_0/out <X> T_18_10.lc_trk_g1_0
 (31 4)  (959 164)  (959 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 164)  (961 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 164)  (962 164)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (968 164)  (968 164)  LC_2 Logic Functioning bit
 (41 4)  (969 164)  (969 164)  LC_2 Logic Functioning bit
 (42 4)  (970 164)  (970 164)  LC_2 Logic Functioning bit
 (43 4)  (971 164)  (971 164)  LC_2 Logic Functioning bit
 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (41 5)  (969 165)  (969 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (43 5)  (971 165)  (971 165)  LC_2 Logic Functioning bit
 (15 6)  (943 166)  (943 166)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (16 6)  (944 166)  (944 166)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (17 6)  (945 166)  (945 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 166)  (946 166)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (18 7)  (946 167)  (946 167)  routing T_18_10.sp4_h_r_21 <X> T_18_10.lc_trk_g1_5
 (25 8)  (953 168)  (953 168)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g2_2
 (22 9)  (950 169)  (950 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 169)  (952 169)  routing T_18_10.rgt_op_2 <X> T_18_10.lc_trk_g2_2
 (14 10)  (942 170)  (942 170)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g2_4
 (15 10)  (943 170)  (943 170)  routing T_18_10.sp4_h_l_16 <X> T_18_10.lc_trk_g2_5
 (16 10)  (944 170)  (944 170)  routing T_18_10.sp4_h_l_16 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (950 170)  (950 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (954 170)  (954 170)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 170)  (955 170)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 170)  (956 170)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 170)  (958 170)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 170)  (961 170)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 170)  (963 170)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.input_2_5
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (45 10)  (973 170)  (973 170)  LC_5 Logic Functioning bit
 (15 11)  (943 171)  (943 171)  routing T_18_10.rgt_op_4 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (946 171)  (946 171)  routing T_18_10.sp4_h_l_16 <X> T_18_10.lc_trk_g2_5
 (21 11)  (949 171)  (949 171)  routing T_18_10.sp4_r_v_b_39 <X> T_18_10.lc_trk_g2_7
 (28 11)  (956 171)  (956 171)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 171)  (957 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 171)  (958 171)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 171)  (959 171)  routing T_18_10.lc_trk_g2_2 <X> T_18_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 171)  (960 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 171)  (961 171)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.input_2_5
 (35 11)  (963 171)  (963 171)  routing T_18_10.lc_trk_g2_7 <X> T_18_10.input_2_5
 (36 11)  (964 171)  (964 171)  LC_5 Logic Functioning bit
 (37 11)  (965 171)  (965 171)  LC_5 Logic Functioning bit
 (3 12)  (931 172)  (931 172)  routing T_18_10.sp12_v_t_22 <X> T_18_10.sp12_h_r_1
 (14 14)  (942 174)  (942 174)  routing T_18_10.sp4_h_r_44 <X> T_18_10.lc_trk_g3_4
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 174)  (946 174)  routing T_18_10.wire_logic_cluster/lc_5/out <X> T_18_10.lc_trk_g3_5
 (21 14)  (949 174)  (949 174)  routing T_18_10.sp4_h_r_39 <X> T_18_10.lc_trk_g3_7
 (22 14)  (950 174)  (950 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 174)  (951 174)  routing T_18_10.sp4_h_r_39 <X> T_18_10.lc_trk_g3_7
 (24 14)  (952 174)  (952 174)  routing T_18_10.sp4_h_r_39 <X> T_18_10.lc_trk_g3_7
 (26 14)  (954 174)  (954 174)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 174)  (955 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 174)  (956 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 174)  (958 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 174)  (959 174)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 174)  (961 174)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (14 15)  (942 175)  (942 175)  routing T_18_10.sp4_h_r_44 <X> T_18_10.lc_trk_g3_4
 (15 15)  (943 175)  (943 175)  routing T_18_10.sp4_h_r_44 <X> T_18_10.lc_trk_g3_4
 (16 15)  (944 175)  (944 175)  routing T_18_10.sp4_h_r_44 <X> T_18_10.lc_trk_g3_4
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (28 15)  (956 175)  (956 175)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 175)  (960 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 175)  (962 175)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.input_2_7
 (39 15)  (967 175)  (967 175)  LC_7 Logic Functioning bit


LogicTile_19_10

 (15 0)  (997 160)  (997 160)  routing T_19_10.sp4_h_r_9 <X> T_19_10.lc_trk_g0_1
 (16 0)  (998 160)  (998 160)  routing T_19_10.sp4_h_r_9 <X> T_19_10.lc_trk_g0_1
 (17 0)  (999 160)  (999 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 160)  (1000 160)  routing T_19_10.sp4_h_r_9 <X> T_19_10.lc_trk_g0_1
 (25 0)  (1007 160)  (1007 160)  routing T_19_10.lft_op_2 <X> T_19_10.lc_trk_g0_2
 (27 0)  (1009 160)  (1009 160)  routing T_19_10.lc_trk_g1_0 <X> T_19_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 160)  (1011 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 160)  (1014 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 160)  (1016 160)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 160)  (1018 160)  LC_0 Logic Functioning bit
 (37 0)  (1019 160)  (1019 160)  LC_0 Logic Functioning bit
 (38 0)  (1020 160)  (1020 160)  LC_0 Logic Functioning bit
 (39 0)  (1021 160)  (1021 160)  LC_0 Logic Functioning bit
 (44 0)  (1026 160)  (1026 160)  LC_0 Logic Functioning bit
 (22 1)  (1004 161)  (1004 161)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 161)  (1006 161)  routing T_19_10.lft_op_2 <X> T_19_10.lc_trk_g0_2
 (31 1)  (1013 161)  (1013 161)  routing T_19_10.lc_trk_g1_2 <X> T_19_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 161)  (1014 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1017 161)  (1017 161)  routing T_19_10.lc_trk_g0_2 <X> T_19_10.input_2_0
 (40 1)  (1022 161)  (1022 161)  LC_0 Logic Functioning bit
 (41 1)  (1023 161)  (1023 161)  LC_0 Logic Functioning bit
 (42 1)  (1024 161)  (1024 161)  LC_0 Logic Functioning bit
 (43 1)  (1025 161)  (1025 161)  LC_0 Logic Functioning bit
 (47 1)  (1029 161)  (1029 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (982 162)  (982 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (1 2)  (983 162)  (983 162)  routing T_19_10.glb_netwk_6 <X> T_19_10.wire_logic_cluster/lc_7/clk
 (2 2)  (984 162)  (984 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 162)  (996 162)  routing T_19_10.wire_logic_cluster/lc_4/out <X> T_19_10.lc_trk_g0_4
 (15 2)  (997 162)  (997 162)  routing T_19_10.lft_op_5 <X> T_19_10.lc_trk_g0_5
 (17 2)  (999 162)  (999 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 162)  (1000 162)  routing T_19_10.lft_op_5 <X> T_19_10.lc_trk_g0_5
 (27 2)  (1009 162)  (1009 162)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 162)  (1010 162)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 162)  (1011 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 162)  (1012 162)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 162)  (1014 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 162)  (1018 162)  LC_1 Logic Functioning bit
 (37 2)  (1019 162)  (1019 162)  LC_1 Logic Functioning bit
 (38 2)  (1020 162)  (1020 162)  LC_1 Logic Functioning bit
 (39 2)  (1021 162)  (1021 162)  LC_1 Logic Functioning bit
 (44 2)  (1026 162)  (1026 162)  LC_1 Logic Functioning bit
 (17 3)  (999 163)  (999 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (30 3)  (1012 163)  (1012 163)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_1/in_1
 (40 3)  (1022 163)  (1022 163)  LC_1 Logic Functioning bit
 (41 3)  (1023 163)  (1023 163)  LC_1 Logic Functioning bit
 (42 3)  (1024 163)  (1024 163)  LC_1 Logic Functioning bit
 (43 3)  (1025 163)  (1025 163)  LC_1 Logic Functioning bit
 (14 4)  (996 164)  (996 164)  routing T_19_10.lft_op_0 <X> T_19_10.lc_trk_g1_0
 (25 4)  (1007 164)  (1007 164)  routing T_19_10.lft_op_2 <X> T_19_10.lc_trk_g1_2
 (29 4)  (1011 164)  (1011 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 164)  (1012 164)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 164)  (1014 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 164)  (1018 164)  LC_2 Logic Functioning bit
 (37 4)  (1019 164)  (1019 164)  LC_2 Logic Functioning bit
 (38 4)  (1020 164)  (1020 164)  LC_2 Logic Functioning bit
 (39 4)  (1021 164)  (1021 164)  LC_2 Logic Functioning bit
 (44 4)  (1026 164)  (1026 164)  LC_2 Logic Functioning bit
 (15 5)  (997 165)  (997 165)  routing T_19_10.lft_op_0 <X> T_19_10.lc_trk_g1_0
 (17 5)  (999 165)  (999 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1004 165)  (1004 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 165)  (1006 165)  routing T_19_10.lft_op_2 <X> T_19_10.lc_trk_g1_2
 (40 5)  (1022 165)  (1022 165)  LC_2 Logic Functioning bit
 (41 5)  (1023 165)  (1023 165)  LC_2 Logic Functioning bit
 (42 5)  (1024 165)  (1024 165)  LC_2 Logic Functioning bit
 (43 5)  (1025 165)  (1025 165)  LC_2 Logic Functioning bit
 (21 6)  (1003 166)  (1003 166)  routing T_19_10.lft_op_7 <X> T_19_10.lc_trk_g1_7
 (22 6)  (1004 166)  (1004 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 166)  (1006 166)  routing T_19_10.lft_op_7 <X> T_19_10.lc_trk_g1_7
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 166)  (1012 166)  routing T_19_10.lc_trk_g0_4 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 166)  (1019 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (41 6)  (1023 166)  (1023 166)  LC_3 Logic Functioning bit
 (43 6)  (1025 166)  (1025 166)  LC_3 Logic Functioning bit
 (37 7)  (1019 167)  (1019 167)  LC_3 Logic Functioning bit
 (39 7)  (1021 167)  (1021 167)  LC_3 Logic Functioning bit
 (41 7)  (1023 167)  (1023 167)  LC_3 Logic Functioning bit
 (43 7)  (1025 167)  (1025 167)  LC_3 Logic Functioning bit
 (29 8)  (1011 168)  (1011 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 168)  (1014 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 168)  (1015 168)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 168)  (1016 168)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 168)  (1018 168)  LC_4 Logic Functioning bit
 (43 8)  (1025 168)  (1025 168)  LC_4 Logic Functioning bit
 (45 8)  (1027 168)  (1027 168)  LC_4 Logic Functioning bit
 (50 8)  (1032 168)  (1032 168)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (997 169)  (997 169)  routing T_19_10.sp4_v_t_29 <X> T_19_10.lc_trk_g2_0
 (16 9)  (998 169)  (998 169)  routing T_19_10.sp4_v_t_29 <X> T_19_10.lc_trk_g2_0
 (17 9)  (999 169)  (999 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (1010 169)  (1010 169)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 169)  (1011 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 169)  (1019 169)  LC_4 Logic Functioning bit
 (27 10)  (1009 170)  (1009 170)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 170)  (1011 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 170)  (1012 170)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 170)  (1013 170)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 170)  (1014 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 170)  (1015 170)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 170)  (1016 170)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (29 11)  (1011 171)  (1011 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 171)  (1012 171)  routing T_19_10.lc_trk_g1_7 <X> T_19_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 171)  (1013 171)  routing T_19_10.lc_trk_g3_7 <X> T_19_10.wire_logic_cluster/lc_5/in_3
 (41 11)  (1023 171)  (1023 171)  LC_5 Logic Functioning bit
 (43 11)  (1025 171)  (1025 171)  LC_5 Logic Functioning bit
 (14 12)  (996 172)  (996 172)  routing T_19_10.sp4_h_r_40 <X> T_19_10.lc_trk_g3_0
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 172)  (1000 172)  routing T_19_10.wire_logic_cluster/lc_1/out <X> T_19_10.lc_trk_g3_1
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 172)  (1015 172)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 172)  (1016 172)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (38 12)  (1020 172)  (1020 172)  LC_6 Logic Functioning bit
 (45 12)  (1027 172)  (1027 172)  LC_6 Logic Functioning bit
 (50 12)  (1032 172)  (1032 172)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (1034 172)  (1034 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (6 13)  (988 173)  (988 173)  routing T_19_10.sp4_h_l_44 <X> T_19_10.sp4_h_r_9
 (14 13)  (996 173)  (996 173)  routing T_19_10.sp4_h_r_40 <X> T_19_10.lc_trk_g3_0
 (15 13)  (997 173)  (997 173)  routing T_19_10.sp4_h_r_40 <X> T_19_10.lc_trk_g3_0
 (16 13)  (998 173)  (998 173)  routing T_19_10.sp4_h_r_40 <X> T_19_10.lc_trk_g3_0
 (17 13)  (999 173)  (999 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (28 13)  (1010 173)  (1010 173)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 173)  (1011 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (39 13)  (1021 173)  (1021 173)  LC_6 Logic Functioning bit
 (40 13)  (1022 173)  (1022 173)  LC_6 Logic Functioning bit
 (53 13)  (1035 173)  (1035 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (1003 174)  (1003 174)  routing T_19_10.wire_logic_cluster/lc_7/out <X> T_19_10.lc_trk_g3_7
 (22 14)  (1004 174)  (1004 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 174)  (1009 174)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 174)  (1010 174)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 174)  (1011 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 174)  (1014 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 174)  (1015 174)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 174)  (1018 174)  LC_7 Logic Functioning bit
 (38 14)  (1020 174)  (1020 174)  LC_7 Logic Functioning bit
 (45 14)  (1027 174)  (1027 174)  LC_7 Logic Functioning bit
 (27 15)  (1009 175)  (1009 175)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 175)  (1010 175)  routing T_19_10.lc_trk_g3_0 <X> T_19_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 175)  (1011 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 175)  (1014 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1018 175)  (1018 175)  LC_7 Logic Functioning bit


LogicTile_20_10

 (12 6)  (1048 166)  (1048 166)  routing T_20_10.sp4_v_t_40 <X> T_20_10.sp4_h_l_40
 (17 6)  (1053 166)  (1053 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (11 7)  (1047 167)  (1047 167)  routing T_20_10.sp4_v_t_40 <X> T_20_10.sp4_h_l_40
 (18 7)  (1054 167)  (1054 167)  routing T_20_10.sp4_r_v_b_29 <X> T_20_10.lc_trk_g1_5
 (22 8)  (1058 168)  (1058 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1059 168)  (1059 168)  routing T_20_10.sp4_v_t_30 <X> T_20_10.lc_trk_g2_3
 (24 8)  (1060 168)  (1060 168)  routing T_20_10.sp4_v_t_30 <X> T_20_10.lc_trk_g2_3
 (14 9)  (1050 169)  (1050 169)  routing T_20_10.sp4_h_r_24 <X> T_20_10.lc_trk_g2_0
 (15 9)  (1051 169)  (1051 169)  routing T_20_10.sp4_h_r_24 <X> T_20_10.lc_trk_g2_0
 (16 9)  (1052 169)  (1052 169)  routing T_20_10.sp4_h_r_24 <X> T_20_10.lc_trk_g2_0
 (17 9)  (1053 169)  (1053 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (15 10)  (1051 170)  (1051 170)  routing T_20_10.sp4_h_l_16 <X> T_20_10.lc_trk_g2_5
 (16 10)  (1052 170)  (1052 170)  routing T_20_10.sp4_h_l_16 <X> T_20_10.lc_trk_g2_5
 (17 10)  (1053 170)  (1053 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1054 171)  (1054 171)  routing T_20_10.sp4_h_l_16 <X> T_20_10.lc_trk_g2_5
 (28 12)  (1064 172)  (1064 172)  routing T_20_10.lc_trk_g2_3 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 172)  (1065 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 172)  (1067 172)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 172)  (1068 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 172)  (1069 172)  routing T_20_10.lc_trk_g2_5 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 172)  (1071 172)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.input_2_6
 (36 12)  (1072 172)  (1072 172)  LC_6 Logic Functioning bit
 (38 12)  (1074 172)  (1074 172)  LC_6 Logic Functioning bit
 (39 12)  (1075 172)  (1075 172)  LC_6 Logic Functioning bit
 (41 12)  (1077 172)  (1077 172)  LC_6 Logic Functioning bit
 (43 12)  (1079 172)  (1079 172)  LC_6 Logic Functioning bit
 (28 13)  (1064 173)  (1064 173)  routing T_20_10.lc_trk_g2_0 <X> T_20_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 173)  (1065 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 173)  (1066 173)  routing T_20_10.lc_trk_g2_3 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 173)  (1068 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1070 173)  (1070 173)  routing T_20_10.lc_trk_g1_5 <X> T_20_10.input_2_6
 (36 13)  (1072 173)  (1072 173)  LC_6 Logic Functioning bit
 (38 13)  (1074 173)  (1074 173)  LC_6 Logic Functioning bit
 (43 13)  (1079 173)  (1079 173)  LC_6 Logic Functioning bit


LogicTile_21_10

 (9 15)  (1099 175)  (1099 175)  routing T_21_10.sp4_v_b_2 <X> T_21_10.sp4_v_t_47
 (10 15)  (1100 175)  (1100 175)  routing T_21_10.sp4_v_b_2 <X> T_21_10.sp4_v_t_47


LogicTile_22_10

 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 162)  (1149 162)  routing T_22_10.sp4_v_t_37 <X> T_22_10.sp4_h_l_37
 (6 3)  (1150 163)  (1150 163)  routing T_22_10.sp4_v_t_37 <X> T_22_10.sp4_h_l_37
 (0 4)  (1144 164)  (1144 164)  routing T_22_10.lc_trk_g2_2 <X> T_22_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 164)  (1145 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 165)  (1145 165)  routing T_22_10.lc_trk_g2_2 <X> T_22_10.wire_logic_cluster/lc_7/cen
 (12 6)  (1156 166)  (1156 166)  routing T_22_10.sp4_v_t_46 <X> T_22_10.sp4_h_l_40
 (11 7)  (1155 167)  (1155 167)  routing T_22_10.sp4_v_t_46 <X> T_22_10.sp4_h_l_40
 (13 7)  (1157 167)  (1157 167)  routing T_22_10.sp4_v_t_46 <X> T_22_10.sp4_h_l_40
 (22 7)  (1166 167)  (1166 167)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 167)  (1168 167)  routing T_22_10.top_op_6 <X> T_22_10.lc_trk_g1_6
 (25 7)  (1169 167)  (1169 167)  routing T_22_10.top_op_6 <X> T_22_10.lc_trk_g1_6
 (14 8)  (1158 168)  (1158 168)  routing T_22_10.sp4_v_b_24 <X> T_22_10.lc_trk_g2_0
 (16 9)  (1160 169)  (1160 169)  routing T_22_10.sp4_v_b_24 <X> T_22_10.lc_trk_g2_0
 (17 9)  (1161 169)  (1161 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (1166 169)  (1166 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 169)  (1167 169)  routing T_22_10.sp4_v_b_42 <X> T_22_10.lc_trk_g2_2
 (24 9)  (1168 169)  (1168 169)  routing T_22_10.sp4_v_b_42 <X> T_22_10.lc_trk_g2_2
 (0 14)  (1144 174)  (1144 174)  routing T_22_10.glb_netwk_4 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1166 174)  (1166 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1170 174)  (1170 174)  routing T_22_10.lc_trk_g1_6 <X> T_22_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 174)  (1171 174)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 174)  (1172 174)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 174)  (1173 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 174)  (1174 174)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 174)  (1176 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 174)  (1177 174)  routing T_22_10.lc_trk_g2_0 <X> T_22_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 174)  (1181 174)  LC_7 Logic Functioning bit
 (39 14)  (1183 174)  (1183 174)  LC_7 Logic Functioning bit
 (45 14)  (1189 174)  (1189 174)  LC_7 Logic Functioning bit
 (46 14)  (1190 174)  (1190 174)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (21 15)  (1165 175)  (1165 175)  routing T_22_10.sp4_r_v_b_47 <X> T_22_10.lc_trk_g3_7
 (26 15)  (1170 175)  (1170 175)  routing T_22_10.lc_trk_g1_6 <X> T_22_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 175)  (1171 175)  routing T_22_10.lc_trk_g1_6 <X> T_22_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 175)  (1173 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 175)  (1174 175)  routing T_22_10.lc_trk_g3_7 <X> T_22_10.wire_logic_cluster/lc_7/in_1


LogicTile_23_10

 (22 0)  (1220 160)  (1220 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 160)  (1221 160)  routing T_23_10.sp4_v_b_19 <X> T_23_10.lc_trk_g0_3
 (24 0)  (1222 160)  (1222 160)  routing T_23_10.sp4_v_b_19 <X> T_23_10.lc_trk_g0_3
 (32 0)  (1230 160)  (1230 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 160)  (1234 160)  LC_0 Logic Functioning bit
 (37 0)  (1235 160)  (1235 160)  LC_0 Logic Functioning bit
 (38 0)  (1236 160)  (1236 160)  LC_0 Logic Functioning bit
 (39 0)  (1237 160)  (1237 160)  LC_0 Logic Functioning bit
 (45 0)  (1243 160)  (1243 160)  LC_0 Logic Functioning bit
 (47 0)  (1245 160)  (1245 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (1229 161)  (1229 161)  routing T_23_10.lc_trk_g0_3 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 161)  (1234 161)  LC_0 Logic Functioning bit
 (37 1)  (1235 161)  (1235 161)  LC_0 Logic Functioning bit
 (38 1)  (1236 161)  (1236 161)  LC_0 Logic Functioning bit
 (39 1)  (1237 161)  (1237 161)  LC_0 Logic Functioning bit
 (44 1)  (1242 161)  (1242 161)  LC_0 Logic Functioning bit
 (0 2)  (1198 162)  (1198 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 162)  (1199 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 14)  (1198 174)  (1198 174)  routing T_23_10.glb_netwk_4 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_24_10

 (4 8)  (1256 168)  (1256 168)  routing T_24_10.sp4_h_l_43 <X> T_24_10.sp4_v_b_6
 (5 9)  (1257 169)  (1257 169)  routing T_24_10.sp4_h_l_43 <X> T_24_10.sp4_v_b_6


LogicTile_29_10

 (3 5)  (1513 165)  (1513 165)  routing T_29_10.sp12_h_l_23 <X> T_29_10.sp12_h_r_0


LogicTile_30_10

 (3 9)  (1567 169)  (1567 169)  routing T_30_10.sp12_h_l_22 <X> T_30_10.sp12_v_b_1


LogicTile_31_10

 (3 1)  (1621 161)  (1621 161)  routing T_31_10.sp12_h_l_23 <X> T_31_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 166)  (1731 166)  routing T_33_10.span12_horz_7 <X> T_33_10.lc_trk_g0_7
 (7 6)  (1733 166)  (1733 166)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (1734 166)  (1734 166)  routing T_33_10.span12_horz_7 <X> T_33_10.lc_trk_g0_7
 (8 7)  (1734 167)  (1734 167)  routing T_33_10.span12_horz_7 <X> T_33_10.lc_trk_g0_7
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_7 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9

 (7 8)  (715 152)  (715 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (12 1)  (774 145)  (774 145)  routing T_15_9.sp4_h_r_2 <X> T_15_9.sp4_v_b_2
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (4 2)  (878 146)  (878 146)  routing T_17_9.sp4_v_b_4 <X> T_17_9.sp4_v_t_37
 (6 2)  (880 146)  (880 146)  routing T_17_9.sp4_v_b_4 <X> T_17_9.sp4_v_t_37
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (4 5)  (932 149)  (932 149)  routing T_18_9.sp4_v_t_47 <X> T_18_9.sp4_h_r_3
 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (12 2)  (994 146)  (994 146)  routing T_19_9.sp4_h_r_11 <X> T_19_9.sp4_h_l_39
 (13 3)  (995 147)  (995 147)  routing T_19_9.sp4_h_r_11 <X> T_19_9.sp4_h_l_39
 (13 5)  (995 149)  (995 149)  routing T_19_9.sp4_v_t_37 <X> T_19_9.sp4_h_r_5
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (0 2)  (1036 146)  (1036 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 146)  (1037 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (1058 147)  (1058 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1060 147)  (1060 147)  routing T_20_9.top_op_6 <X> T_20_9.lc_trk_g0_6
 (25 3)  (1061 147)  (1061 147)  routing T_20_9.top_op_6 <X> T_20_9.lc_trk_g0_6
 (0 4)  (1036 148)  (1036 148)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 148)  (1037 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (1052 148)  (1052 148)  routing T_20_9.sp12_h_l_14 <X> T_20_9.lc_trk_g1_1
 (17 4)  (1053 148)  (1053 148)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (0 5)  (1036 149)  (1036 149)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 149)  (1037 149)  routing T_20_9.lc_trk_g3_3 <X> T_20_9.wire_logic_cluster/lc_7/cen
 (18 5)  (1054 149)  (1054 149)  routing T_20_9.sp12_h_l_14 <X> T_20_9.lc_trk_g1_1
 (27 6)  (1063 150)  (1063 150)  routing T_20_9.lc_trk_g1_1 <X> T_20_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 150)  (1065 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 150)  (1067 150)  routing T_20_9.lc_trk_g0_6 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 150)  (1068 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 150)  (1071 150)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.input_2_3
 (36 6)  (1072 150)  (1072 150)  LC_3 Logic Functioning bit
 (38 6)  (1074 150)  (1074 150)  LC_3 Logic Functioning bit
 (43 6)  (1079 150)  (1079 150)  LC_3 Logic Functioning bit
 (45 6)  (1081 150)  (1081 150)  LC_3 Logic Functioning bit
 (46 6)  (1082 150)  (1082 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1062 151)  (1062 151)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 151)  (1063 151)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 151)  (1064 151)  routing T_20_9.lc_trk_g3_2 <X> T_20_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 151)  (1065 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 151)  (1067 151)  routing T_20_9.lc_trk_g0_6 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 151)  (1068 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1069 151)  (1069 151)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.input_2_3
 (34 7)  (1070 151)  (1070 151)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.input_2_3
 (35 7)  (1071 151)  (1071 151)  routing T_20_9.lc_trk_g3_6 <X> T_20_9.input_2_3
 (39 7)  (1075 151)  (1075 151)  LC_3 Logic Functioning bit
 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 12)  (1058 156)  (1058 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 156)  (1059 156)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g3_3
 (24 12)  (1060 156)  (1060 156)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g3_3
 (25 12)  (1061 156)  (1061 156)  routing T_20_9.sp4_h_r_34 <X> T_20_9.lc_trk_g3_2
 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (1057 157)  (1057 157)  routing T_20_9.sp4_h_r_27 <X> T_20_9.lc_trk_g3_3
 (22 13)  (1058 157)  (1058 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 157)  (1059 157)  routing T_20_9.sp4_h_r_34 <X> T_20_9.lc_trk_g3_2
 (24 13)  (1060 157)  (1060 157)  routing T_20_9.sp4_h_r_34 <X> T_20_9.lc_trk_g3_2
 (0 14)  (1036 158)  (1036 158)  routing T_20_9.glb_netwk_4 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (25 14)  (1061 158)  (1061 158)  routing T_20_9.sp12_v_b_6 <X> T_20_9.lc_trk_g3_6
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1058 159)  (1058 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1060 159)  (1060 159)  routing T_20_9.sp12_v_b_6 <X> T_20_9.lc_trk_g3_6
 (25 15)  (1061 159)  (1061 159)  routing T_20_9.sp12_v_b_6 <X> T_20_9.lc_trk_g3_6


LogicTile_21_9

 (7 8)  (1097 152)  (1097 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (0 2)  (1144 146)  (1144 146)  routing T_22_9.glb_netwk_6 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 146)  (1145 146)  routing T_22_9.glb_netwk_6 <X> T_22_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 146)  (1146 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (1176 148)  (1176 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 148)  (1177 148)  routing T_22_9.lc_trk_g3_0 <X> T_22_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 148)  (1178 148)  routing T_22_9.lc_trk_g3_0 <X> T_22_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 148)  (1180 148)  LC_2 Logic Functioning bit
 (37 4)  (1181 148)  (1181 148)  LC_2 Logic Functioning bit
 (38 4)  (1182 148)  (1182 148)  LC_2 Logic Functioning bit
 (39 4)  (1183 148)  (1183 148)  LC_2 Logic Functioning bit
 (45 4)  (1189 148)  (1189 148)  LC_2 Logic Functioning bit
 (36 5)  (1180 149)  (1180 149)  LC_2 Logic Functioning bit
 (37 5)  (1181 149)  (1181 149)  LC_2 Logic Functioning bit
 (38 5)  (1182 149)  (1182 149)  LC_2 Logic Functioning bit
 (39 5)  (1183 149)  (1183 149)  LC_2 Logic Functioning bit
 (44 5)  (1188 149)  (1188 149)  LC_2 Logic Functioning bit
 (51 5)  (1195 149)  (1195 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (7 8)  (1151 152)  (1151 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3

 (31 10)  (1175 154)  (1175 154)  routing T_22_9.lc_trk_g3_5 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 154)  (1176 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 154)  (1177 154)  routing T_22_9.lc_trk_g3_5 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 154)  (1178 154)  routing T_22_9.lc_trk_g3_5 <X> T_22_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 154)  (1180 154)  LC_5 Logic Functioning bit
 (37 10)  (1181 154)  (1181 154)  LC_5 Logic Functioning bit
 (38 10)  (1182 154)  (1182 154)  LC_5 Logic Functioning bit
 (39 10)  (1183 154)  (1183 154)  LC_5 Logic Functioning bit
 (45 10)  (1189 154)  (1189 154)  LC_5 Logic Functioning bit
 (52 10)  (1196 154)  (1196 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (1180 155)  (1180 155)  LC_5 Logic Functioning bit
 (37 11)  (1181 155)  (1181 155)  LC_5 Logic Functioning bit
 (38 11)  (1182 155)  (1182 155)  LC_5 Logic Functioning bit
 (39 11)  (1183 155)  (1183 155)  LC_5 Logic Functioning bit
 (44 11)  (1188 155)  (1188 155)  LC_5 Logic Functioning bit
 (14 12)  (1158 156)  (1158 156)  routing T_22_9.sp4_h_r_40 <X> T_22_9.lc_trk_g3_0
 (7 13)  (1151 157)  (1151 157)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (1158 157)  (1158 157)  routing T_22_9.sp4_h_r_40 <X> T_22_9.lc_trk_g3_0
 (15 13)  (1159 157)  (1159 157)  routing T_22_9.sp4_h_r_40 <X> T_22_9.lc_trk_g3_0
 (16 13)  (1160 157)  (1160 157)  routing T_22_9.sp4_h_r_40 <X> T_22_9.lc_trk_g3_0
 (17 13)  (1161 157)  (1161 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (1144 158)  (1144 158)  routing T_22_9.glb_netwk_4 <X> T_22_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 158)  (1145 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (1151 158)  (1151 158)  Column buffer control bit: LH_colbuf_cntl_7

 (8 14)  (1152 158)  (1152 158)  routing T_22_9.sp4_v_t_41 <X> T_22_9.sp4_h_l_47
 (9 14)  (1153 158)  (1153 158)  routing T_22_9.sp4_v_t_41 <X> T_22_9.sp4_h_l_47
 (10 14)  (1154 158)  (1154 158)  routing T_22_9.sp4_v_t_41 <X> T_22_9.sp4_h_l_47
 (16 14)  (1160 158)  (1160 158)  routing T_22_9.sp4_v_b_37 <X> T_22_9.lc_trk_g3_5
 (17 14)  (1161 158)  (1161 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 158)  (1162 158)  routing T_22_9.sp4_v_b_37 <X> T_22_9.lc_trk_g3_5
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1162 159)  (1162 159)  routing T_22_9.sp4_v_b_37 <X> T_22_9.lc_trk_g3_5


LogicTile_23_9

 (7 8)  (1205 152)  (1205 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1205 154)  (1205 154)  Column buffer control bit: LH_colbuf_cntl_3

 (3 12)  (1201 156)  (1201 156)  routing T_23_9.sp12_v_t_22 <X> T_23_9.sp12_h_r_1
 (7 13)  (1205 157)  (1205 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1205 158)  (1205 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6

 (10 15)  (1208 159)  (1208 159)  routing T_23_9.sp4_h_l_40 <X> T_23_9.sp4_v_t_47


LogicTile_24_9

 (3 10)  (1255 154)  (1255 154)  routing T_24_9.sp12_v_t_22 <X> T_24_9.sp12_h_l_22
 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1259 157)  (1259 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1259 158)  (1259 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (2 6)  (1566 150)  (1566 150)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_9

 (19 2)  (1637 146)  (1637 146)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (7 15)  (553 143)  (553 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (3 8)  (819 136)  (819 136)  routing T_16_8.sp12_v_t_22 <X> T_16_8.sp12_v_b_1


LogicTile_17_8



LogicTile_18_8

 (3 12)  (931 140)  (931 140)  routing T_18_8.sp12_v_t_22 <X> T_18_8.sp12_h_r_1


LogicTile_19_8

 (36 0)  (1018 128)  (1018 128)  LC_0 Logic Functioning bit
 (37 0)  (1019 128)  (1019 128)  LC_0 Logic Functioning bit
 (38 0)  (1020 128)  (1020 128)  LC_0 Logic Functioning bit
 (39 0)  (1021 128)  (1021 128)  LC_0 Logic Functioning bit
 (40 0)  (1022 128)  (1022 128)  LC_0 Logic Functioning bit
 (41 0)  (1023 128)  (1023 128)  LC_0 Logic Functioning bit
 (42 0)  (1024 128)  (1024 128)  LC_0 Logic Functioning bit
 (43 0)  (1025 128)  (1025 128)  LC_0 Logic Functioning bit
 (36 1)  (1018 129)  (1018 129)  LC_0 Logic Functioning bit
 (37 1)  (1019 129)  (1019 129)  LC_0 Logic Functioning bit
 (38 1)  (1020 129)  (1020 129)  LC_0 Logic Functioning bit
 (39 1)  (1021 129)  (1021 129)  LC_0 Logic Functioning bit
 (40 1)  (1022 129)  (1022 129)  LC_0 Logic Functioning bit
 (41 1)  (1023 129)  (1023 129)  LC_0 Logic Functioning bit
 (42 1)  (1024 129)  (1024 129)  LC_0 Logic Functioning bit
 (43 1)  (1025 129)  (1025 129)  LC_0 Logic Functioning bit
 (47 1)  (1029 129)  (1029 129)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (52 1)  (1034 129)  (1034 129)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1


LogicTile_20_8



LogicTile_21_8

 (10 3)  (1100 131)  (1100 131)  routing T_21_8.sp4_h_l_45 <X> T_21_8.sp4_v_t_36


LogicTile_22_8

 (36 0)  (1180 128)  (1180 128)  LC_0 Logic Functioning bit
 (38 0)  (1182 128)  (1182 128)  LC_0 Logic Functioning bit
 (41 0)  (1185 128)  (1185 128)  LC_0 Logic Functioning bit
 (43 0)  (1187 128)  (1187 128)  LC_0 Logic Functioning bit
 (45 0)  (1189 128)  (1189 128)  LC_0 Logic Functioning bit
 (46 0)  (1190 128)  (1190 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1171 129)  (1171 129)  routing T_22_8.lc_trk_g3_1 <X> T_22_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 129)  (1172 129)  routing T_22_8.lc_trk_g3_1 <X> T_22_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 129)  (1173 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (1181 129)  (1181 129)  LC_0 Logic Functioning bit
 (39 1)  (1183 129)  (1183 129)  LC_0 Logic Functioning bit
 (40 1)  (1184 129)  (1184 129)  LC_0 Logic Functioning bit
 (42 1)  (1186 129)  (1186 129)  LC_0 Logic Functioning bit
 (44 1)  (1188 129)  (1188 129)  LC_0 Logic Functioning bit
 (0 2)  (1144 130)  (1144 130)  routing T_22_8.glb_netwk_6 <X> T_22_8.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 130)  (1145 130)  routing T_22_8.glb_netwk_6 <X> T_22_8.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 130)  (1146 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 5)  (1152 133)  (1152 133)  routing T_22_8.sp4_v_t_36 <X> T_22_8.sp4_v_b_4
 (10 5)  (1154 133)  (1154 133)  routing T_22_8.sp4_v_t_36 <X> T_22_8.sp4_v_b_4
 (17 12)  (1161 140)  (1161 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (7 13)  (1151 141)  (1151 141)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (1162 141)  (1162 141)  routing T_22_8.sp4_r_v_b_41 <X> T_22_8.lc_trk_g3_1
 (0 14)  (1144 142)  (1144 142)  routing T_22_8.glb_netwk_4 <X> T_22_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 142)  (1145 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (1151 143)  (1151 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_8

 (3 12)  (1201 140)  (1201 140)  routing T_23_8.sp12_v_t_22 <X> T_23_8.sp12_h_r_1


LogicTile_24_8



RAM_Tile_25_8

 (13 4)  (1319 132)  (1319 132)  routing T_25_8.sp4_h_l_40 <X> T_25_8.sp4_v_b_5
 (12 5)  (1318 133)  (1318 133)  routing T_25_8.sp4_h_l_40 <X> T_25_8.sp4_v_b_5


LogicTile_26_8



LogicTile_27_8

 (2 10)  (1404 138)  (1404 138)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (19 3)  (1583 131)  (1583 131)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (2 6)  (1566 134)  (1566 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (13 8)  (1577 136)  (1577 136)  routing T_30_8.sp4_h_l_45 <X> T_30_8.sp4_v_b_8
 (12 9)  (1576 137)  (1576 137)  routing T_30_8.sp4_h_l_45 <X> T_30_8.sp4_v_b_8


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 141)  (1739 141)  routing T_33_8.span4_horz_43 <X> T_33_8.span4_vert_b_3


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (3 8)  (183 120)  (183 120)  routing T_4_7.sp12_h_r_1 <X> T_4_7.sp12_v_b_1
 (3 9)  (183 121)  (183 121)  routing T_4_7.sp12_h_r_1 <X> T_4_7.sp12_v_b_1


LogicTile_6_7

 (12 5)  (300 117)  (300 117)  routing T_6_7.sp4_h_r_5 <X> T_6_7.sp4_v_b_5


LogicTile_7_7

 (2 0)  (344 112)  (344 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_7

 (17 3)  (563 115)  (563 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (546 118)  (546 118)  routing T_11_7.glb_netwk_6 <X> T_11_7.glb2local_0
 (1 6)  (547 118)  (547 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (31 6)  (577 118)  (577 118)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 118)  (578 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (586 118)  (586 118)  LC_3 Logic Functioning bit
 (41 6)  (587 118)  (587 118)  LC_3 Logic Functioning bit
 (42 6)  (588 118)  (588 118)  LC_3 Logic Functioning bit
 (43 6)  (589 118)  (589 118)  LC_3 Logic Functioning bit
 (47 6)  (593 118)  (593 118)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (1 7)  (547 119)  (547 119)  routing T_11_7.glb_netwk_6 <X> T_11_7.glb2local_0
 (40 7)  (586 119)  (586 119)  LC_3 Logic Functioning bit
 (41 7)  (587 119)  (587 119)  LC_3 Logic Functioning bit
 (42 7)  (588 119)  (588 119)  LC_3 Logic Functioning bit
 (43 7)  (589 119)  (589 119)  LC_3 Logic Functioning bit


LogicTile_12_7

 (8 1)  (608 113)  (608 113)  routing T_12_7.sp4_h_r_1 <X> T_12_7.sp4_v_b_1


LogicTile_14_7

 (19 9)  (727 121)  (727 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_15_7

 (3 2)  (765 114)  (765 114)  routing T_15_7.sp12_v_t_23 <X> T_15_7.sp12_h_l_23
 (3 4)  (765 116)  (765 116)  routing T_15_7.sp12_v_t_23 <X> T_15_7.sp12_h_r_0


LogicTile_16_7

 (8 2)  (824 114)  (824 114)  routing T_16_7.sp4_v_t_42 <X> T_16_7.sp4_h_l_36
 (9 2)  (825 114)  (825 114)  routing T_16_7.sp4_v_t_42 <X> T_16_7.sp4_h_l_36
 (10 2)  (826 114)  (826 114)  routing T_16_7.sp4_v_t_42 <X> T_16_7.sp4_h_l_36


LogicTile_17_7

 (13 10)  (887 122)  (887 122)  routing T_17_7.sp4_v_b_8 <X> T_17_7.sp4_v_t_45


RAM_Tile_25_7

 (2 12)  (1308 124)  (1308 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_7

 (11 4)  (1467 116)  (1467 116)  routing T_28_7.sp4_h_l_46 <X> T_28_7.sp4_v_b_5
 (13 4)  (1469 116)  (1469 116)  routing T_28_7.sp4_h_l_46 <X> T_28_7.sp4_v_b_5
 (12 5)  (1468 117)  (1468 117)  routing T_28_7.sp4_h_l_46 <X> T_28_7.sp4_v_b_5


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 105)  (1 105)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_10_6

 (3 5)  (495 101)  (495 101)  routing T_10_6.sp12_h_l_23 <X> T_10_6.sp12_h_r_0


LogicTile_12_6

 (19 10)  (619 106)  (619 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_14_6

 (2 12)  (710 108)  (710 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_6

 (10 7)  (884 103)  (884 103)  routing T_17_6.sp4_h_l_46 <X> T_17_6.sp4_v_t_41


LogicTile_18_6

 (2 8)  (930 104)  (930 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_21_6

 (11 2)  (1101 98)  (1101 98)  routing T_21_6.sp4_h_l_44 <X> T_21_6.sp4_v_t_39


LogicTile_22_6

 (3 12)  (1147 108)  (1147 108)  routing T_22_6.sp12_v_t_22 <X> T_22_6.sp12_h_r_1


LogicTile_24_6

 (4 8)  (1256 104)  (1256 104)  routing T_24_6.sp4_v_t_43 <X> T_24_6.sp4_v_b_6


LogicTile_27_6

 (1 3)  (1403 99)  (1403 99)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_30_6

 (9 8)  (1573 104)  (1573 104)  routing T_30_6.sp4_h_l_41 <X> T_30_6.sp4_h_r_7
 (10 8)  (1574 104)  (1574 104)  routing T_30_6.sp4_h_l_41 <X> T_30_6.sp4_h_r_7


LogicTile_31_6

 (10 8)  (1628 104)  (1628 104)  routing T_31_6.sp4_v_t_39 <X> T_31_6.sp4_h_r_7


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (5 11)  (1731 107)  (1731 107)  routing T_33_6.span4_horz_18 <X> T_33_6.lc_trk_g1_2
 (6 11)  (1732 107)  (1732 107)  routing T_33_6.span4_horz_18 <X> T_33_6.lc_trk_g1_2
 (7 11)  (1733 107)  (1733 107)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_2 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 5)  (183 85)  (183 85)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_h_r_0


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23
 (2 12)  (710 92)  (710 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_5

 (11 4)  (773 84)  (773 84)  routing T_15_5.sp4_v_t_39 <X> T_15_5.sp4_v_b_5
 (12 5)  (774 85)  (774 85)  routing T_15_5.sp4_v_t_39 <X> T_15_5.sp4_v_b_5


LogicTile_17_5

 (10 7)  (884 87)  (884 87)  routing T_17_5.sp4_h_l_46 <X> T_17_5.sp4_v_t_41


LogicTile_29_5

 (12 8)  (1522 88)  (1522 88)  routing T_29_5.sp4_v_b_2 <X> T_29_5.sp4_h_r_8
 (11 9)  (1521 89)  (1521 89)  routing T_29_5.sp4_v_b_2 <X> T_29_5.sp4_h_r_8
 (13 9)  (1523 89)  (1523 89)  routing T_29_5.sp4_v_b_2 <X> T_29_5.sp4_h_r_8


LogicTile_30_5

 (13 9)  (1577 89)  (1577 89)  routing T_30_5.sp4_v_t_38 <X> T_30_5.sp4_h_r_8
 (19 9)  (1583 89)  (1583 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_31_5

 (19 9)  (1637 89)  (1637 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_5 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 88)  (1730 88)  routing T_33_5.span4_horz_32 <X> T_33_5.lc_trk_g1_0
 (5 9)  (1731 89)  (1731 89)  routing T_33_5.span4_horz_32 <X> T_33_5.lc_trk_g1_0
 (6 9)  (1732 89)  (1732 89)  routing T_33_5.span4_horz_32 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 92)  (1731 92)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g1_5
 (6 12)  (1732 92)  (1732 92)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g1_5
 (7 12)  (1733 92)  (1733 92)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
 (8 12)  (1734 92)  (1734 92)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g1_5
 (8 13)  (1734 93)  (1734 93)  routing T_33_5.span4_horz_45 <X> T_33_5.lc_trk_g1_5
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (12 1)  (300 65)  (300 65)  routing T_6_4.sp4_h_r_2 <X> T_6_4.sp4_v_b_2
 (3 5)  (291 69)  (291 69)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_h_r_0


LogicTile_7_4

 (19 14)  (361 78)  (361 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_10_4

 (19 11)  (511 75)  (511 75)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_12_4

 (3 5)  (603 69)  (603 69)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_h_r_0


LogicTile_14_4

 (6 0)  (714 64)  (714 64)  routing T_14_4.sp4_v_t_44 <X> T_14_4.sp4_v_b_0
 (5 1)  (713 65)  (713 65)  routing T_14_4.sp4_v_t_44 <X> T_14_4.sp4_v_b_0


LogicTile_16_4

 (3 10)  (819 74)  (819 74)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_l_22
 (3 12)  (819 76)  (819 76)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_r_1


LogicTile_18_4

 (3 7)  (931 71)  (931 71)  routing T_18_4.sp12_h_l_23 <X> T_18_4.sp12_v_t_23


LogicTile_20_4

 (4 12)  (1040 76)  (1040 76)  routing T_20_4.sp4_v_t_36 <X> T_20_4.sp4_v_b_9
 (6 12)  (1042 76)  (1042 76)  routing T_20_4.sp4_v_t_36 <X> T_20_4.sp4_v_b_9


LogicTile_22_4

 (4 0)  (1148 64)  (1148 64)  routing T_22_4.sp4_v_t_41 <X> T_22_4.sp4_v_b_0
 (6 0)  (1150 64)  (1150 64)  routing T_22_4.sp4_v_t_41 <X> T_22_4.sp4_v_b_0


LogicTile_23_4

 (2 6)  (1200 70)  (1200 70)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_24_4

 (3 7)  (1255 71)  (1255 71)  routing T_24_4.sp12_h_l_23 <X> T_24_4.sp12_v_t_23


RAM_Tile_25_4

 (13 4)  (1319 68)  (1319 68)  routing T_25_4.sp4_v_t_40 <X> T_25_4.sp4_v_b_5


LogicTile_26_4

 (4 8)  (1352 72)  (1352 72)  routing T_26_4.sp4_h_l_43 <X> T_26_4.sp4_v_b_6
 (5 9)  (1353 73)  (1353 73)  routing T_26_4.sp4_h_l_43 <X> T_26_4.sp4_v_b_6


LogicTile_30_4

 (12 8)  (1576 72)  (1576 72)  routing T_30_4.sp4_v_t_45 <X> T_30_4.sp4_h_r_8


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_1 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (5 8)  (1731 72)  (1731 72)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g1_1
 (7 8)  (1733 72)  (1733 72)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 72)  (1734 72)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g1_1
 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (6 9)  (1732 73)  (1732 73)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 77)  (1740 77)  routing T_33_4.span4_vert_t_15 <X> T_33_4.span4_vert_b_3
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_6_3

 (11 8)  (299 56)  (299 56)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8
 (12 9)  (300 57)  (300 57)  routing T_6_3.sp4_v_t_40 <X> T_6_3.sp4_v_b_8


LogicTile_12_3

 (8 1)  (608 49)  (608 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (10 1)  (610 49)  (610 49)  routing T_12_3.sp4_v_t_47 <X> T_12_3.sp4_v_b_1
 (8 5)  (608 53)  (608 53)  routing T_12_3.sp4_v_t_36 <X> T_12_3.sp4_v_b_4
 (10 5)  (610 53)  (610 53)  routing T_12_3.sp4_v_t_36 <X> T_12_3.sp4_v_b_4


LogicTile_17_3

 (11 10)  (885 58)  (885 58)  routing T_17_3.sp4_v_b_0 <X> T_17_3.sp4_v_t_45
 (13 10)  (887 58)  (887 58)  routing T_17_3.sp4_v_b_0 <X> T_17_3.sp4_v_t_45
 (3 12)  (877 60)  (877 60)  routing T_17_3.sp12_v_t_22 <X> T_17_3.sp12_h_r_1


LogicTile_28_3

 (9 1)  (1465 49)  (1465 49)  routing T_28_3.sp4_v_t_40 <X> T_28_3.sp4_v_b_1
 (10 1)  (1466 49)  (1466 49)  routing T_28_3.sp4_v_t_40 <X> T_28_3.sp4_v_b_1
 (2 14)  (1458 62)  (1458 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_3

 (19 6)  (1637 54)  (1637 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (4 9)  (1622 57)  (1622 57)  routing T_31_3.sp4_h_l_47 <X> T_31_3.sp4_h_r_6
 (6 9)  (1624 57)  (1624 57)  routing T_31_3.sp4_h_l_47 <X> T_31_3.sp4_h_r_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span4_vert_b_7 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3
 (14 13)  (1740 61)  (1740 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_22_2

 (3 12)  (1147 44)  (1147 44)  routing T_22_2.sp12_v_t_22 <X> T_22_2.sp12_h_r_1


LogicTile_24_2

 (6 12)  (1258 44)  (1258 44)  routing T_24_2.sp4_v_t_43 <X> T_24_2.sp4_v_b_9
 (5 13)  (1257 45)  (1257 45)  routing T_24_2.sp4_v_t_43 <X> T_24_2.sp4_v_b_9


RAM_Tile_25_2

 (19 14)  (1325 46)  (1325 46)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_28_2

 (13 0)  (1469 32)  (1469 32)  routing T_28_2.sp4_h_l_39 <X> T_28_2.sp4_v_b_2
 (12 1)  (1468 33)  (1468 33)  routing T_28_2.sp4_h_l_39 <X> T_28_2.sp4_v_b_2


LogicTile_30_2

 (13 1)  (1577 33)  (1577 33)  routing T_30_2.sp4_v_t_44 <X> T_30_2.sp4_h_r_2


LogicTile_31_2

 (5 12)  (1623 44)  (1623 44)  routing T_31_2.sp4_v_t_44 <X> T_31_2.sp4_h_r_9


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (4 3)  (1730 35)  (1730 35)  routing T_33_2.span4_horz_26 <X> T_33_2.lc_trk_g0_2
 (5 3)  (1731 35)  (1731 35)  routing T_33_2.span4_horz_26 <X> T_33_2.lc_trk_g0_2
 (6 3)  (1732 35)  (1732 35)  routing T_33_2.span4_horz_26 <X> T_33_2.lc_trk_g0_2
 (7 3)  (1733 35)  (1733 35)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g0_2 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_horz_20 <X> T_33_2.lc_trk_g1_4
 (6 13)  (1732 45)  (1732 45)  routing T_33_2.span4_horz_20 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_10_1

 (9 9)  (501 25)  (501 25)  routing T_10_1.sp4_v_t_46 <X> T_10_1.sp4_v_b_7
 (10 9)  (502 25)  (502 25)  routing T_10_1.sp4_v_t_46 <X> T_10_1.sp4_v_b_7


LogicTile_11_1

 (3 0)  (549 16)  (549 16)  routing T_11_1.sp12_v_t_23 <X> T_11_1.sp12_v_b_0


LogicTile_15_1

 (13 4)  (775 20)  (775 20)  routing T_15_1.sp4_v_t_40 <X> T_15_1.sp4_v_b_5


LogicTile_18_1

 (3 4)  (931 20)  (931 20)  routing T_18_1.sp12_v_t_23 <X> T_18_1.sp12_h_r_0


LogicTile_22_1

 (3 8)  (1147 24)  (1147 24)  routing T_22_1.sp12_v_t_22 <X> T_22_1.sp12_v_b_1


LogicTile_26_1

 (2 8)  (1350 24)  (1350 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_1

 (11 2)  (1521 18)  (1521 18)  routing T_29_1.sp4_h_l_44 <X> T_29_1.sp4_v_t_39


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_7 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (5 14)  (1731 30)  (1731 30)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7
 (7 14)  (1733 30)  (1733 30)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit
 (8 15)  (1734 31)  (1734 31)  routing T_33_1.span4_vert_b_7 <X> T_33_1.lc_trk_g1_7


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (6 4)  (198 11)  (198 11)  routing T_4_0.span12_vert_13 <X> T_4_0.lc_trk_g0_5
 (7 4)  (199 11)  (199 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (13 10)  (215 4)  (215 4)  routing T_4_0.lc_trk_g0_5 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (4 0)  (304 15)  (304 15)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g0_0
 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (5 1)  (305 14)  (305 14)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g0_0
 (6 1)  (306 14)  (306 14)  routing T_6_0.span4_vert_32 <X> T_6_0.lc_trk_g0_0
 (7 1)  (307 14)  (307 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (305 8)  (305 8)  routing T_6_0.span4_vert_39 <X> T_6_0.lc_trk_g0_7
 (6 6)  (306 8)  (306 8)  routing T_6_0.span4_vert_39 <X> T_6_0.lc_trk_g0_7
 (7 6)  (307 8)  (307 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (308 8)  (308 8)  routing T_6_0.span4_vert_39 <X> T_6_0.lc_trk_g0_7
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (346 7)  (346 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_1 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 8)  (413 7)  (413 7)  routing T_8_0.span4_horz_r_9 <X> T_8_0.lc_trk_g1_1
 (7 8)  (415 7)  (415 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (416 7)  (416 7)  routing T_8_0.span4_horz_r_9 <X> T_8_0.lc_trk_g1_1


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (11 2)  (525 12)  (525 12)  routing T_10_0.span4_vert_7 <X> T_10_0.span4_horz_l_13
 (12 2)  (526 12)  (526 12)  routing T_10_0.span4_vert_7 <X> T_10_0.span4_horz_l_13
 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (4 8)  (562 7)  (562 7)  routing T_11_0.span12_vert_0 <X> T_11_0.lc_trk_g1_0
 (4 9)  (562 6)  (562 6)  routing T_11_0.span12_vert_0 <X> T_11_0.lc_trk_g1_0
 (5 9)  (563 6)  (563 6)  routing T_11_0.span12_vert_0 <X> T_11_0.lc_trk_g1_0
 (7 9)  (565 6)  (565 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_0 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (635 14)  (635 14)  routing T_12_0.span4_vert_25 <X> T_12_0.span4_horz_r_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (13 4)  (635 11)  (635 11)  routing T_12_0.lc_trk_g0_4 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (4 5)  (616 10)  (616 10)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g0_4
 (5 5)  (617 10)  (617 10)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g0_4
 (6 5)  (618 10)  (618 10)  routing T_12_0.span4_vert_28 <X> T_12_0.lc_trk_g0_4
 (7 5)  (619 10)  (619 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (616 4)  (616 4)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (5 11)  (617 5)  (617 5)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (7 11)  (619 5)  (619 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (742 8)  (742 8)  routing T_14_0.span4_vert_37 <X> T_14_0.span4_horz_l_14


IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (6 4)  (780 11)  (780 11)  routing T_15_0.span4_vert_5 <X> T_15_0.lc_trk_g0_5
 (7 4)  (781 11)  (781 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (782 11)  (782 11)  routing T_15_0.span4_vert_5 <X> T_15_0.lc_trk_g0_5
 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_5 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_14 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (1 0)  (899 15)  (899 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g1_4 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 12)  (1052 3)  (1052 3)  routing T_20_0.span4_vert_44 <X> T_20_0.lc_trk_g1_4
 (4 13)  (1052 2)  (1052 2)  routing T_20_0.span4_vert_44 <X> T_20_0.lc_trk_g1_4
 (5 13)  (1053 2)  (1053 2)  routing T_20_0.span4_vert_44 <X> T_20_0.lc_trk_g1_4
 (6 13)  (1054 2)  (1054 2)  routing T_20_0.span4_vert_44 <X> T_20_0.lc_trk_g1_4
 (7 13)  (1055 2)  (1055 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_44 lc_trk_g1_4


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span12_vert_1 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
 (8 0)  (1164 15)  (1164 15)  routing T_22_0.span12_vert_1 <X> T_22_0.lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span12_vert_1 <X> T_22_0.lc_trk_g0_1
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (13 7)  (1179 9)  (1179 9)  routing T_22_0.span4_vert_37 <X> T_22_0.span4_horz_r_2
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (4 10)  (1268 4)  (1268 4)  routing T_24_0.span4_horz_r_10 <X> T_24_0.lc_trk_g1_2
 (12 10)  (1286 4)  (1286 4)  routing T_24_0.lc_trk_g1_2 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (5 11)  (1269 5)  (1269 5)  routing T_24_0.span4_horz_r_10 <X> T_24_0.lc_trk_g1_2
 (7 11)  (1271 5)  (1271 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g1_2 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (4 0)  (1322 15)  (1322 15)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1322 14)  (1322 14)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (5 1)  (1323 14)  (1323 14)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_40 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1383 2)  (1383 2)  routing T_26_0.span4_vert_43 <X> T_26_0.span4_horz_r_3


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (13 1)  (1491 14)  (1491 14)  routing T_28_0.span4_vert_25 <X> T_28_0.span4_horz_r_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (12 4)  (1490 11)  (1490 11)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1491 11)  (1491 11)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g1_7 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (6 14)  (1474 0)  (1474 0)  routing T_28_0.span4_vert_15 <X> T_28_0.lc_trk_g1_7
 (7 14)  (1475 0)  (1475 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1476 0)  (1476 0)  routing T_28_0.span4_vert_15 <X> T_28_0.lc_trk_g1_7
 (8 15)  (1476 1)  (1476 1)  routing T_28_0.span4_vert_15 <X> T_28_0.lc_trk_g1_7


IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (4 5)  (1526 10)  (1526 10)  routing T_29_0.span4_horz_r_4 <X> T_29_0.lc_trk_g0_4
 (5 5)  (1527 10)  (1527 10)  routing T_29_0.span4_horz_r_4 <X> T_29_0.lc_trk_g0_4
 (7 5)  (1529 10)  (1529 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (5 6)  (1527 8)  (1527 8)  routing T_29_0.span4_horz_r_15 <X> T_29_0.lc_trk_g0_7
 (7 6)  (1529 8)  (1529 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1530 8)  (1530 8)  routing T_29_0.span4_horz_r_15 <X> T_29_0.lc_trk_g0_7
 (10 10)  (1542 4)  (1542 4)  routing T_29_0.lc_trk_g0_4 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g0_7 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0

 (13 13)  (1653 2)  (1653 2)  routing T_31_0.span4_vert_43 <X> T_31_0.span4_horz_r_3


IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


