================================================================================ 
Commit: fe728fbae18e26e31027f23a9beef2de9a790990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 13:19:57 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen and License files.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: f3b62b75621ce6eaa67756b0ee20596d9a34a8df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:52 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_90

Hsd-es-id: N/A"
Original commit date: Thu Jan 4 11:57:20 2024 -0800
Original commit hash: c98779c8b33d1d05c6ce9f6c0ba854fed4c8676a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f89cbd58d3f4f73a2e65fab5ef14b7999936db86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:49 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS Knob Range Does Not Match Domain Capability for Multiple Domains

[Issue Description]
Currently we observe that GT, NGU, MemSS domain BIOS knob range
does not match domain capability

[Resolution]
Adjust GT, NGU, MemSS domain BIOS knobs have the same range as the
domain capability

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 22019212675
Original commit date: Mon Dec 18 17:24:40 2023 +0800
Change-Id: I99ae256339cecb3e3b88d2da23ebb8c91b90ee42
Original commit hash: 4fee423239542e4f81a4111fa473ec5f45c446ed

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: e6cb22516cda52d4b82e0ec54e2eb99737128a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:45 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_89

Hsd-es-id: N/A"
Original commit date: Thu Jan 4 11:33:28 2024 -0800
Original commit hash: 21b28261d8fd7cff750837d4e98090dbc79dc06d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 729806e80247771c0a9e48396a0beae395c71575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:41 2024 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Disable Foxville Wake capability in DeepSx

[Feature Description]
Foxville does not support DeepSx while its wake pin is under
GPD group. Disable interrupt config of the wake pin in DeepSx
entry to avoid unexpected autowake issue.
When Amt is provisioned, DeepSx will be demoted to Sx, so no
need to disable Foxville WOL in that case.

This change is needed only for MTLS RVP that uses GPD as
Foxville wake pin.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL S

Hsd-es-id: 15015043231
Original commit date: Thu Jan 4 16:44:14 2024 +0800
Change-Id: I7d6bd32ebc003ce2173a0c957e595540ba6a2c34
Original commit hash: fffe73cc8f376257d4e5a04df9543e03bb31cf64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf

================================================================================ 
Commit: 0a6260bbbea9309e0ee384280604a72a0db75d68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:37 2024 +0530 
-------------------------------------------------------------------------------- 
Ethernet Controller has MAC address written in incorrect byte order

[Issue Description]
MAC address is actually reported in format like this 49 90 0A FA 9E 8A
(byte-swapped order)

[Resolution]
Expected behavior: MAC address should be reported in format like this:
90 49 FA 0A 8A 9E (MAC address with normal byte order).
Byte swapping done to write MAC address in proper format.

Package/Module:
PlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 22019269295
Original commit date: Thu Jan 4 13:25:15 2024 +0530
Change-Id: I195825386eb900dd9e7631422a2ee8e8ffba2c9e
Original commit hash: 9f621a77aad119db9ce2053f3ed1e9ee6e5c9383

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c

================================================================================ 
Commit: 100038b2fb18b9468d7f235161a67192529efc34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:33 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_88

Hsd-es-id: N/A"
Original commit date: Wed Jan 3 20:14:31 2024 -0800
Original commit hash: f985d730e2a3df00d725db5918f0d0625ea35158

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59f3d843ab06be3d23000bd199d7ba629ff8ea21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:29 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SUT hangs at PC-1090 after disabling VT-D

[Issue Description]
SUT hangs at PC-1090 after disabling VT-D

[Resolution]
Disable SPI-DMA

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16022894374
Original commit date: Wed Jan 3 10:54:32 2024 -0800
Change-Id: If7d58dd085070a5295f062a7b780ccdfaa39cc3b
Original commit hash: 6bdb9791805a8be4b2757ad83b1bcc1ab704d40c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0aae6971827b554c1b9ec4113e3a090d167d336d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:25 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_87

Hsd-es-id: N/A"
Original commit date: Tue Jan 2 16:03:52 2024 -0800
Original commit hash: 33abaecfcadf99872b6f84320180db712d1d8b6f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 03ecde557fc75eb1ef033922f5a43e2260f2a7e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:22 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL S] GT ICCMAX BIOS knob fail to programs when unlimited is enabled

[Issue Description]
BIOS missed to check Unlimited ICCMAX causes not command to PCODE

[Resolution]
Resolved issue to ensure BIOS to check both ICCMAX and Unlimited

Package/Module:
ClientOneSiliconPkg
PlatSamplePkg

[Impacted Platform]
S, HX

Hsd-es-id: 15014958965
Original commit date: Wed Dec 20 04:14:02 2023 -0800
Change-Id: I57db7cbac95a695ed0b41d5685c1a1896ce33b69
Original commit hash: d6168d0766e49d0e15b597190a2c804c299d5733

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 692e1e2de6b229e0912ada749d4b782f9067129d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:18 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL-S] BSOD after setting UART-0 Controller

[Issue Description]
Getting BSOD after setting UART-0 Controller as Communication port

[Resolution]
Add condRefOf for UA00

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 16021251060
Original commit date: Thu Dec 21 10:55:47 2023 +0800
Change-Id: Icb7c50d6c3f1ca61919a2840563292b21de93076
Original commit hash: 9c132664ec8c4fc6924793cef383f7aa6224995a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl

================================================================================ 
Commit: acd0fb0acafe22efe79b55afa64d53b874536a3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:12 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] HTTP not enumerate after setting Onboard NIC

[Issue Description]
HTTP boot option is not enumerating
after setting EFI network to Onboard NIC.

[Resolution]
Unload Discrete EFI Network Driver when it is disabled in setup

Package/Module: MeteorLakeSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16022781916
Original commit date: Tue Dec 12 13:39:29 2023 +0800
Change-Id: I71aa70b0037364702cda05d6c68a0efdc9d95be0
Original commit hash: 64714aa0a35ae309de7c0927f886fc90da51018b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 19be1d7a0a4a3fe1d63e6c803496890e0b077a5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:09 2024 +0530 
-------------------------------------------------------------------------------- 
Code improvement for support disable PcdDtbtEnable

[Issue Description]
Observed complier while enable PcdDtbtEnable

[Resolution]
Code improvement for PcdDtbtEnable usage to
unblock the BIOS build when enable the Pcd

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014783957
Original commit date: Thu Dec 7 16:24:54 2023 +0800
Change-Id: I2e4cd7880066b3682ce3dc8d8a5c8483253400e4
Original commit hash: 1e1979b3e72d0e121eb4f83fc896fbde1b8cd79e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 879e9816ad18ef1c3ed2d30470fe8751baa1d8d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Wrong setting of ACPI WGDS value.

[Issue Description]
WGDS value is wrongly updated for Group7.
Group7 updated with Group8 values

[Resolution]
Group8 fields updated with respective setup items

Package/Module:
MeteorlakeBoardPkg, Features

[Impacted Platform]
ALL

Hsd-es-id: 15014867358
Original commit date: Tue Dec 12 11:40:15 2023 +0530
Change-Id: I9ae1bfcd30bf6906c20da311a3ea858f67cc5893
Original commit hash: 5f6e7ae1c75a3988d45ccb65d28b24b9e1157837

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 237f9ddb36c4f2e7a224d8d0b1af7ddd8532a65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:53:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX] PS_ON entries seen on AC brick connected BGA setup

[Issue Description]
PS_ON entries seen on AC brick connected BGA setup

[Resolution]
Disable PSON on BGA RVP1

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 16022895140
Original commit date: Wed Dec 20 08:57:14 2023 -0800
Change-Id: If9933fe8038df27ec89f27f4f61f0dc42f0a6e36
Original commit hash: ba13fe15847da324dd2040138b2ec39097fc5313

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5fdcea5e1a8d9a311c9e26aeab874278df708632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:57 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx] S0ix blocked with Storage set to D3Cold

[Issue Description]
S0ix blocked with ACPI setting for Storage set to D3Cold

[Resolution]
Correct SCLK number of PXPD and PXPF so the clock
can be disabled in D3 cold.

Package/Module: AcpiTables

[Impacted Platform]
S

Hsd-es-id: 16022901912
Original commit date: Wed Dec 20 08:31:01 2023 -0800
Change-Id: I95bf2eca9d6aac42c58e15cfaa3c978d9275c42c
Original commit hash: da33c925adf7a7f6e9e1493d2bcb05adc04d4d21

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl

================================================================================ 
Commit: 1281598aa2d11191753fafe70f27d767378f4b81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:53 2024 +0530 
-------------------------------------------------------------------------------- 
Enable CPU CEP and FVM BIOS Settings

[Feature Description]
Enable CPU CEP and FVM Settings for Hx Platform

Package/Module: MeteorLakeBoards

[Impacted Platform]
Hx

Hsd-es-id: 14021286197
Original commit date: Tue Jan 2 10:05:06 2024 -0800
Change-Id: I051b10b6115271be26b687206c2747abfb083461
Original commit hash: 3b0e586b5a6916fe115c31ef8bf13ad36bbbdbb9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b46d7d4a2a94257c402d6687e846355e47b0622d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_86

Hsd-es-id: N/A"
Original commit date: Tue Dec 19 20:24:23 2023 -0800
Original commit hash: 9c7c739758bb9e486d98c88aaa83d0d791dcb522

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ff34bcdd788821f04d7a7adcd0c0c05aad75f3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:46 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] PCH TCO is not halted

[Issue Description]
Platform reset randomly during boot.

[Resolution]
Added missing PCH TCO halt early in the boot process.

Package/Module: ClientOneSiliconPkg/SecSocLib

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16022811604
Original commit date: Tue Dec 19 13:38:40 2023 +0100
Change-Id: Ie661a12b98e9f8cb2f62a87e3fd5cb023ef8c553
Original commit hash: ceb6477da846cec34ab137cfe5f50852149a5396

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf

================================================================================ 
Commit: b932354ad357f6570cd31aca4b69a6969c8719e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:41 2024 +0530 
-------------------------------------------------------------------------------- 
TBT docks are not enumerating in pre-OS

[Issue Description]
TBT docks are not enumerating.

[Resolution]
Fixed PEI enumerator resource cleanup to clear
bridge apertures as well.

Package/Module: ClientOneSiliconPkg/PcieBusPei

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 16022726951
Original commit date: Tue Dec 19 14:50:43 2023 +0100
Change-Id: I4e894af7b95de848ec8b1e15c017372ef1cae1e9
Original commit hash: e18b47f603dca9214b1e0f658fc087bb1b8b783e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResourceHelpers.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PciResources.c
ClientOneSiliconPkg/IpBlock/PcieRp/PcieBusPei/PcieBusPei.h

================================================================================ 
Commit: 7ab21486ecf4a1544017a45efeeacdcd8111fd2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:37 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][ARL-S] TCO LOCK DOWN in Pch

[Issue Description]
HSTI debug log got "0x0001000E TCO SMI not enabled and locked".

[Resolution]
Lock down Tco in Pch.

Package/Module:
MtlPch/Dxe
MtlSoc/SocInit

[Impacted Platform]
arls

Hsd-es-id: 16022782938
Original commit date: Mon Dec 18 13:19:40 2023 +0100
Change-Id: I3524901678da0a9e35c35892cc70b6e67f3bcaff
Original commit hash: 11c9679b96033727a574fe2c40116922ef6eb798

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInit.c
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxe.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitDxeFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/Dxe/PchInitFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInit.c

================================================================================ 
Commit: 912b51390c698210e2d2892fd3a6e86be121a482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_85

Hsd-es-id: N/A"
Original commit date: Thu Dec 14 10:23:59 2023 -0800
Original commit hash: 410b79d0ad93f763fa8c2fcc5665748d62765eb8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f220ff2dc13e66f38a9a609e8de272d3c8d644a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.4.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Dec 11 23:13:44 2023 +0800
Change-Id: I1baf3b2461a43594501b6a2177686506f5d39977
Original commit hash: fe20224495528da588386718d70c5ce3f98a9526

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 30ec4f95dcab4a28d69d4aa8e368d68a99497ef2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Mon Dec 11 23:13:23 2023 +0800
Change-Id: I9e3209cab56ef4547990e5f671ac7185bfe0590c
Original commit hash: 3dc8e4e0406b89c70926953cb0c0765d85d31f5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c430441ed1b321deff0f24568d2269bc319d9699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Skip Disable OdtMatrix for SODIMM 2DPC

[Issue Description]
Disabling ODT Matrix for SODIMM 2DPC causing failure in
EarlyReadMPR2D

[Resolution]
For Desktop 2DPC config, only disable ODT matrix for UDIMM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014864130
Original commit date: Mon Dec 11 17:05:52 2023 +0800
Change-Id: I477e6474c805a31275cd78e43a8deade28325963
Original commit hash: a6340198044cafc6440dd599ed7f1d59b92074e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 802ed68da02f6b38a15bb44848d17e29c51ba2b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 14:51:37 2023 +0800
Change-Id: I4b2218ae98c6d8933e13b5f669892351b886f7cd
Original commit hash: 78dead900ad9eddfdd4f9cb5daeb0383876f0b7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93b2826828cd0715ab366552af2e9c5ebda29772 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Rx-ve Eye Shrink in DTR

[Feature Description]
Remove Mobile checks to apply MrcApplyRxVrefTempOffset
for Desktop as well

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019173429
Original commit date: Thu Dec 7 14:49:26 2023 +0800
Change-Id: I3d1752486319ee2f7ade0361000fad6898191c5e
Original commit hash: 527aaf848e979b76aafe2b796377828a44da5acc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 3fb2cc8c1079331327a25d00392f489c91f0686d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 12:05:44 2023 +0800
Change-Id: Ie32a1316d3465fa9ef141f955b3e7ff7f686166f
Original commit hash: 021a8709dc0a74a5d017278989b3d1e3a3488022

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23604301d068f6760b732e991da36ce9fb2a9017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Enable LateCommandTraining for DDR5 1N

[Feature Description]
Enable LateCommandTraining for DDR5 1N
Sweeps CaPiCode to find the edges
Calls CccTimeCenteringPerLane to sweep the CaPerLane for 1Pass/1Fail
Added CaParity Setup/Teardown within CccTimeCenteringPerLane

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015710950
Original commit date: Fri Mar 17 09:44:37 2023 -0700
Change-Id: Ide34ee993ae76e49058e0a152ba356866bfe4581
Original commit hash: 80df11103dab33de4ecf5f2c985135c4a8dc2b5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8e8d9a1346a90c55c5c5fac4074f9c632d50d67e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:53:50 2023 +0800
Change-Id: I10ce0f2ed450df9eb47c2652a64c6b6129682957
Original commit hash: ae18d55381b913ebc33d6a6f7c2a409029f96985

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c151bec74a3df2b646d0b7d8d4992cf68d9fdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:03 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update LateCommandTraining to use CaParity

[Feature Description]
Missing Enter/Exit setup of Phy CA Parity Mode within
MrcCccLinear1DSweep which is used by LCT

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S DDR5

Hsd-es-id: 14020495032
Original commit date: Tue Oct 3 16:30:59 2023 -0700
Change-Id: I4ac55eaa69df6796fa2d6182818a2c7b0ef132f5
Original commit hash: 0a66d0720b8728283b51facb0155c133c15eb325

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: dc80ac3651e70fe65f638ca2d82949ed5d48cc54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:52:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:53:33 2023 +0800
Change-Id: Ie2b475a253703a76d39e98b597197eb0a7ebee33
Original commit hash: 23ae1ba322711feaf421aad68713bd4d71800393

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e91126b2100f5b1575c16656c91d059e75822316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:57 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Refactor GetMarginBit()

[Feature Description]
Update GetMarginBit function to sweep CmdT
Update RunIoTest to iterate through each lane for Ca Per Bit
Update MrcGetCpgcBitMask to return as UINT16 instead of UINT8
Save starting CaBit settings to use for restore at the start of sign
switch
If CaBit fails during sweep and has previously passed in that sign,
restore to the previous pass (+/- 3) so that subsequent CaBit for that
Controller/Channel do not artificially fail

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015710966
Original commit date: Mon Nov 27 12:47:07 2023 -0800
Change-Id: I73822563e9bf4f73556cf819a7631fbcbdd14414
Original commit hash: 4fa425e937b864e43b7027833ef778b5ae1b46c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7bec161e62c62fa37ee4cd8081cbf7c0122a88aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:46 2023 +0800
Change-Id: I925a40f4385a07d0bc1fef9d96c8db74a100a1a2
Original commit hash: 1bf82876e39f7d780fbd5ccad89addc40482910b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4d21fbdcf52dde195d69edc9d8137f3f9df0c4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:50 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update MrcCaParityTest to use orig VA pattern when CmdV centering

[Feature Description]
Voltage centering needs to use the original VA pattern as there is no
added benefit of using 1N VA use to determine Per Bit Timing when there
is no associated Per Bit voltage knob

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H DDR5

Hsd-es-id: 22019097240
Original commit date: Mon Nov 13 15:05:12 2023 -0800
Change-Id: I7dff87156dfbe214c5aaa7dfd3896a1f02b37fe3
Original commit hash: 4e2709e1a0fba39589d55447265367fc0ba8c2fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b81f0f6576a8f0932623d01c7e0520bff696b474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:32 2023 +0800
Change-Id: If9f9d9f236691dd9e6adf05b665f3b41b5b25cf8
Original commit hash: 92ab931e7ef3a21af7169db0bdc377f8c59d8d20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 963f3cf4148e4430bc88e358a8492624943d7b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:44 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update MrcCaParityTest for CA 1N support

[Feature Description]
Update MrcRunCaParity to support CA 1N mode testing

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018428384
Original commit date: Thu Jun 8 17:53:35 2023 -0700
Change-Id: I65b9d2fbdd9d8a15c4020b35a68ec8d9c7e8bd36
Original commit hash: cf9e85a0a2eec7fd325a1621585f1023dd0069f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8e437ea694918b36a4f2df4778b52ef2d7aa259f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:18 2023 +0800
Change-Id: I6133959b78c1cb17294912d2804b47f0b3ef5d4e
Original commit hash: bf36e727248735a5c8a08a1b9902559f4d019371

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: feff946e15cad2fc654b1bafc4c094ee25eb32d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:37 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Added CaParityPerLane for CA 1N

[Feature Description]
Added CaParityPerLane detection along with CaParity for CA 1N Mode
support

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018428358
Original commit date: Thu Jun 8 18:26:06 2023 -0700
Change-Id: I417a65ed34f8a322ccd4d71f5b8e316cd68ce4a1
Original commit hash: bf942ef15ca65c9f7398e8bbb463c4e8eb5b4c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 6ceaae424c40655fca2341fda05b9e85edc4e838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:52:04 2023 +0800
Change-Id: I6881009c39e3b37d0af14daee7bfc504728e9f26
Original commit hash: bac1fbf59e6ec67a9f89a97576d3064471115618

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd55a150ea9004e57f52711c0f3e054218d86bdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:30 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update MrcCaParityTeConfig for CA 1N

[Feature Description]
Updated MrcCaParityTeConfig to allow CaParity or CaParityPerLane

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S

Hsd-es-id: 22018428390
Original commit date: Thu Jun 8 19:18:49 2023 -0700
Change-Id: I66a1bbecb4e73b50aaa40f91fb5396eb4fc657e0
Original commit hash: 84fad8b1253a0853307304dac8d78b4df2152c0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 206577a7754ebf623f18413c75a1e534b28b033b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:47 2023 +0800
Change-Id: I246803429bbb9954994ffb9187a4673fe2118abd
Original commit hash: 7a2133e08e687b81343b47579da51d74e12ccd94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 253cc259642463133728f8ca6609789e453676a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update ChangeMargin to support CmdT

[Feature Description]
Updated ChangeMargin to support CmdT for CA 1N mode support

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22018428379
Original commit date: Thu Jun 8 19:03:57 2023 -0700
Change-Id: I7384c5b728ee4372e41f9a502dd64feb450e23c6
Original commit hash: 6deddd5071471e759f2bad2aabd63345366b6ca7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 57df04ddea4edebf1731236f737822c2140d34c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:33 2023 +0800
Change-Id: Ib29405725f0cccdbdee6c393b04ab0b161efa1b2
Original commit hash: 4aacc70947f1121475d655f24466144a6f242418

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 619697f406ee8e69fffe4ae0e316def3189d2d8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:17 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] Check new incorrect tRTP values based on JEDEC

[Feature Description]
New JEDEC spec supports more tRTP values.
Need add checking against new incorrect tRTP values
such like 25, 29, 31.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL DDR5.

Hsd-es-id: 15014779589
Original commit date: Wed Nov 29 16:02:27 2023 +0800
Change-Id: Ie77eac2de673c92aa20c99f0bac3c61ba3096421
Original commit hash: 55fc0e4e9943949239992f583ac569f0e535bea5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 1d7f484eb377156118413e928fba49aeaace2a36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:20 2023 +0800
Change-Id: I53e06abbcfcae444fae2a56b736a1853fdf09ce3
Original commit hash: 603473acab723eb82021a51d29e4180eaf2f064d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55bec199706857e40cd210649f56b569f3a1c6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:11 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | OC] Avoid ASSERT in power meter calculation

[Feature Description]
Power saving meter formula data is not good
for overclocking.

Avoid ASSERT by limiting freq when calculating the data.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014725060
Original commit date: Tue Nov 21 15:13:54 2023 +0800
Change-Id: Iaa0be909caaa5a86e45faf19a6f6323a20650a9f
Original commit hash: 7308cef5e3229e529c8bb2e33f061e6303e07908

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f2dafaebba194407538b9cf866fd2c1475ee3387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:51:07 2023 +0800
Change-Id: I9d2f09d798332743e5ff0c3207e8092100ff106a
Original commit hash: 6b738a9ee3b64353d21af41aa88cdeabcda7df22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7688baab3754b42bf8ce757c3baea6bd4bd4d7f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] SAGV Points Update for MTL-S

[Feature Description]
Update Default SAGV Points for UDIMM B0+:
1DPC 1R 4000G4 6400G4 6000G2 6400G2 (6400 DIMM)
1DPC 2R 4000G4 5600G4 5200G2 5600G2
2DPC 0R1R 4000G4 5600G4 5200G2 5600G2
2DPC 0R2R 4000G4 5600G4 5200G2 5600G2
2DPC 1R1R 4000G4 4400G4 4000G2 4400G2
2DPC 2R2R 4000G4 4400G4 4000G2 4400G2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014838770
Original commit date: Thu Dec 7 15:42:54 2023 +0800
Change-Id: I0d29033be5b5925099b0e1458e7b305a76a4c7bb
Original commit hash: 1be8db78b3b597a9ea1c4d3348c69c8373119433

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 611712e1f5e9e49c12fb6f1aef0b3815a308f719 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:51:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:50:56 2023 +0800
Change-Id: I37678b8911aad04f4d083b3f32efb72792732aff
Original commit hash: 2ad9e392b7e7d234a34eb1dfdea39581dbe38722

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bf804fe5aed27b1aa6710b39aa33d768ac014b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Memtest instability when enable periodic comp

[Feature Description]
1. Enable Additional Trainings:
for 1DPC/2DPC:
RDEQT
CLKTCO
CMDDS
CMDTXEQ
DIMMODTT (except 2R2R)
RDDQODTT
DIMMRONT
OPTIMIZECOMP
for 1DPC only:
CMDSR
WRTDS
for 2DPC only:
TXTCO
EV Tuning:
2. In Dimm ODT Training,
- Limit Rttpark not to sweep hi-Z value for 2DPC configs
- Limit RttWr not to sweep hi-Z value
- Limit RttparkDqs not to sweep for 2DPC configs
3. For 2DPC, Read Equalization training is enabled to shmoo
the tap value per rank per channel, 2DPC read voltage and
timing centering is done at the end of sweeping DFE tap values
4. Read Timing Centering 2D after power training is changed to
1D centering with higher loopcount
5. Update RdOdt to 70 for UDIMM B0 0R2R
6. Disable ODT Matrix for all 1DPC and B0+ 2DPC A/M-Die
7. Update Group A RttCa, RttCs, RttCk for UDIMM B0+ 2SPC 1DPC Config
- 2SPC 0R1R: Group A RttCa, RttCs to 0
- 2SPC 0R2R: Group A RttCa, RttCs, RttCk to 0
8. Update ODT table
- 1DPC 2R: RttWr to 240, RttNomWr to 0, RttPark to 60
- 2SPC 0R2R: RttNomWr to 0, RttPark to 60
- 2DPC 1R1R: RttPark to 34 (A/M-die)
- 2DPC 2R2R: RttNomRd and RttPark to 60 (A/M-Die) RttParkDqs to 80
9. MR10 for UDIMM 1DPC 2R change to 68% of VDDQ

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019173431
Original commit date: Wed Dec 6 16:10:03 2023 +0800
Change-Id: Ifb6a19483aed6ce0cd7d3740fe64e2f884e5bb08
Original commit hash: 826845bf7d4832551a02e7c6d3479c16f87fe271

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: d2e55f4062d62cb3f226ef2176ac9576fc382b08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.3.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 8 11:50:41 2023 +0800
Change-Id: I0e34f2ceef1f28cdf326c1c9fcab925ec206b90c
Original commit hash: 85148832ff84f8e7e1015f09d8acfd3a22df01ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c9954f48dfd6278994b8e74259e25c8a35436a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:51 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] 2DPC 4R stuck in BIOS when periodic comp is enabled

[Feature Description]
4R fixes for periodic comp for B0:
i. rttparkdqs=80
ii. 4TCK preamble for all frequency on 4R config.
Safemode removal, including enabling periodic comp.
i. -S DDR safemode: 0x1C0 -> 0x080

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014666238
Original commit date: Fri Nov 10 16:12:50 2023 +0800
Change-Id: Ia55e62ebbc552848812e3eaaf20f267c4902776e
Original commit hash: c0bdaa28edc30bfdcdd0ad81e336ea27dca0fe33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 34bab3a19c79802c85956454e09cb6f5e2744643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_84

Hsd-es-id: N/A"
Original commit date: Thu Dec 14 08:51:46 2023 -0800
Original commit hash: 30fdae181f57e5b1a877395f6ca582766118f8ae

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93ec8b49b2bd2f67f3171737c9c5c8b04d0b197c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:44 2024 +0530 
-------------------------------------------------------------------------------- 
Enable CPU CEP and FVM BIOS Settings

[Feature Description]
Enable CPU CEP and FVM Settings for S Platform.

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 14021170658
Original commit date: Wed Dec 13 12:38:59 2023 -0800
Change-Id: I9e7fe1b3d0a8b8fb2905d42d4aa7b0eb673a3de1
Original commit hash: f03bc13195ce842cb5097cf6870c2683bb453e1a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c210527b133fa4fdf18416fd5374c5830f8ba4d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:41 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Enable SPI DMA

[Issue Description]
SUT hangs/loops on hitting PC: AC10 after provisioning TPM

[Resolution]
Enable SPI DMA

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 16022772649
Original commit date: Wed Dec 13 20:15:00 2023 -0800
Change-Id: I6b3c7512ad64036c0de39ce99dbbdce17ab27c3d
Original commit hash: 868cfd8d63ee628933ee6a57972aa257e7ea52d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ada7565ff900fa4aa6fe28be286570b98148b5ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_83

Hsd-es-id: N/A"
Original commit date: Mon Dec 11 19:39:39 2023 -0800
Original commit hash: 5d6c112e1cca6cd09b512d078719f8194fc5e1fc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e3c0a89ca4aa853ce7c465e74c99e4d2bf5083be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:34 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SUT hangs/loops on hitting PC: AC10 after provisioning TPM

[Issue Description]
SUT hangs/loops on hitting PC: AC10 after provisioning TPM

[Resolution]
Disable SPI DMA

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 16022772649
Original commit date: Mon Dec 11 12:14:22 2023 -0800
Change-Id: I4cf1b7a69d840eb0e376769fae0a157b169e784e
Original commit hash: 93894e7330d60d656365069008594941d03b2f39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 802a9fa0bd919619e64bb2708a6d98a32f521746 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:31 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_82

Hsd-es-id: N/A"
Original commit date: Mon Dec 11 18:48:37 2023 -0800
Original commit hash: 590554e0e5846bc10db51cde6ddedb0dd40e63f0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4649a4ae26bf402467eb8ff9ce92e5c12a69ae2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_81

Hsd-es-id: N/A"
Original commit date: Mon Dec 11 17:42:00 2023 -0800
Original commit hash: 7eb46e7d550792017187ab137d48efdf84a937be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 69d129cc496e147947e6910c903025aa2e4f9933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:22 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SUT hangs/loops on hitting PC: AC10 after provisioning TPM

[Issue Description]
SUT hangs/loops on hitting PC: AC10 after provisioning TPM

[Resolution]
Disable SPI DMA WA

Package/Module: PeiMtlSocInitLib

[Impacted Platform]
S

Hsd-es-id: 16022772649
Original commit date: Mon Dec 11 15:21:18 2023 -0800
Change-Id: Ibd1d4f2bee60072eaaeccddfd59f9353dfa52543
Original commit hash: 87611a2e4875ef7493f2791164ae8b4e49d486a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c

================================================================================ 
Commit: 0651a63338517e0d08fbfbe4e8bbba1db9af6262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:18 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3494_80

Hsd-es-id: N/A"
Original commit date: Thu Dec 7 23:45:07 2023 +0000
Original commit hash: 1f5121551a53dc248f6bdb68ecd758d4f7d43921

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb8e674e8dead45ebef452f37409d4dc074ed1ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Thu Dec 7 14:48:32 2023 -0800
Change-Id: Ie4644a936d5c860928c61d0056c802fa938a497a
Original commit hash: 03313e72fda93ca10a5a631893d2db636ee0c2be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ebb2ff871e19fd80145628bb7f9c5bce22cd57b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:07 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3494_00

Hsd-es-id: N/A"
Original commit date: Thu Dec 7 14:17:10 2023 -0800
Original commit hash: c290e8455715023d79c782f2aee4b74efdac6539

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e4a12384cedf7048fe234ed1577519f5c482d48c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:50:01 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO][MTL-S][FXVL-C]: FXVL gets LSC during exit from S5

[Issue Description]
FXVL gets LSC during exit from S5 flow by PB when critical session are
open

[Resolution]
The FXVL power is turned off only when FXVL is totally disabled in
BIOS setting. When FXVL is enabled in setup menu, it is turned on even
in low power modes like Sx.

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 13011100083
Original commit date: Tue Oct 10 22:30:09 2023 -0700
Change-Id: Iada1b0e6489654d5e0f9ac831ae08d98a686ab15
Original commit hash: 2011e1e346e9257af84a8bab1cc05ae9d8fcb462

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: eecba92d3715627b214dde2c8a14406a43603b83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:57 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] Pull low on GPP_E_19 (LAN_GPIO_RST_N)

[Feature Description]
Pull low on GPP_E_19 (LAN_GPIO_RST_N) at pre-memory stage

Package/Module: MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 14021111987
Original commit date: Thu Oct 26 14:45:41 2023 +0800
Change-Id: Ie61e749f20096c56e2cdc380fd2d430e7bb164c1
Original commit hash: 2d574dac6db0e3a1b9c29b434275fc3140effa56

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 418caf16381399936ffd9629cd34f0011521f557 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:53 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Re-enabling SPI DMA & SPI DMA WA

[Feature Description]
Re-enabling SPI DMA & SPI DMA WA.
Setting Hold-Off timeout to zero at the end of WA.
Restoring it to the previous value was a causing a conflict with
Socinit, which was setting it to zero. This caused issues with PS_ON

Package/Module: OneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
MTLS

Hsd-es-id: 22019064556
Original commit date: Thu Dec 7 10:52:27 2023 -0800
Change-Id: I93935c8552c0d9ebd830d8fdad698246f7d0208f
Original commit hash: 6d5dc528056d1147f27c12fcd8e92abfbcd9a224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 29ed47aea5206112f132b27312f1d5fcf8d13002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:50 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Caterror when USB storage connected to SUT.

[Issue Description]
When USB storage device gets connected to SUT, machine hangs.
It appears that Max Payload Size mismatch is causing it.

[Resolution]
Setting of Max Payload Size should be aligned, between PCIe, DPDMI,
UPDMI, and USB.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 16022701899
Original commit date: Wed Dec 6 10:43:26 2023 +0100
Change-Id: Ibfd841629e28198fd798edf8f41d01e119fdf8a4
Original commit hash: 5a605c92166c17f9223d51117a0ff5860a2ed4b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchUsb.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 05813a585dc885004f4f102f291cc7d315c5b47b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:09:12 2023 +0800
Change-Id: Ie18100f70e680223f9ccc9272c17bbcaaa4a50ce
Original commit hash: 5e40a6414d15232f6bfdb63673a0d945e56c88e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f67906f9e60d8c0e8f9fbabb3d2ff97e6b553839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:37 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:08:53 2023 +0800
Change-Id: Ifa086af7b347a02b2cd3cb990fdf170461be84fd
Original commit hash: 56bd64e60216f22ac9e8c7346494c390475b2e27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69690c8aa2275511f89a948a1ea793bb88fc350a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:32 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Disable OdtMatrix and Odt change

[Feature Description]
Check for M-Die to apply A-Die changes to M-Die
EnableOdtMatrix = 0
RttWr = 60
RttParkDQS = 80

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014750776
Original commit date: Thu Nov 23 16:23:26 2023 +0800
Change-Id: I3ea3d17ac03802815e7c41524b99bb39b1cfc694
Original commit hash: 57cb339d298a3911a7b45d7fc3ed37fc2838296c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: fa753a3dc14cd11313222a3cb525acc315907ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:08:33 2023 +0800
Change-Id: I749b9bb537f2fd6190715e58283c3afcd76ac0c5
Original commit hash: 61cb39fca2e7533acb239e6a74260d0ec789236a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bd872a7cfc93bc5f80b7d7fb353e466d70c2498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:24 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Low CmdVref Observed in 6400 CKD DIMM

[Feature Description]
Group A RttCa, RttCs & RttClk set to 0 Ohms for the 2R config
for UDIMM B0+

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15014744224
Original commit date: Thu Nov 23 14:44:55 2023 +0800
Change-Id: Iab97fe241f14b17ad1cbec1325e4036d279437ed
Original commit hash: cd90dc96b644895251fb4999cf6049f9e63463c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 2453789f79be95f34c2247bc4e9e95f1075ae490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:07:39 2023 +0800
Change-Id: I470d8dbfa54b30bc9ca79099431adc9928d071b1
Original commit hash: b81a109041f9523944c8155b96c9a9ba917dc9c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bc2beed60468c9a677cdd3ba95d5c9c1819ce84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:14 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC] Tune VccIog base on VCCVDD2

[Feature Description]
VccIog and VccCLK need be tuned based on VCCVDD2.
Configure default VccIogVoltage to (VccddqVoltage - 200mv).
VccCLK's min voltage uses 1000mv.

Such config is based on experiments of freq 8000.

Also increase LoopCount for Read voltage 2D training.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC.

Hsd-es-id: 15014677077
Original commit date: Tue Nov 14 11:20:30 2023 +0800
Change-Id: Iee0452e9b8f2124588889e1cc207c257e4ab54be
Original commit hash: 3f64aec3ab020252fc04bf75166e4d7a9c7111a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 62b05c9971e3c4c11e0dcf3d0939591c4dd0b7d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:07:03 2023 +0800
Change-Id: I17964f81a8ab14110435ab0bdfab4253d7ad51e8
Original commit hash: 9a9a9ad7a207d78a335bd2972b3b8ba9cbec49f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa89f715a2b4dda90697c8b704bea96c9efdb4b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:06 2024 +0530 
-------------------------------------------------------------------------------- 
MRC Code Size

[Feature Description]
Reduce the MRC code size:
(1) Remove MrcRxRank2Rank function from the MRC call table
(2) Remove MrcTxRank2Rank function from the MRC call table
(4) Remove unused debug messages in MrcProcessRefPiVccSaResults with a
custom debug print macro that is turned off by default in the
debug build.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019097276
Original commit date: Mon Nov 13 15:14:46 2023 -0800
Change-Id: I13295d219c80c77aa6b2bcd29d1cc5c7b49f5040
Original commit hash: 2c1dba1eac13760fc9c1ca7e7946c7314ec58cc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 43c06b5aa598b9f62d4954a9a04285eeaca52ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:49:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:06:37 2023 +0800
Change-Id: Ibbcdf962f8d3d8a4234c16971621d35ff62329dc
Original commit hash: 6713e1eeac57cb37e9eb3b11d4f7ed9e693bbb43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca5c70cc39bad2319f79341346fcd40523dd6b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:55 2024 +0530 
-------------------------------------------------------------------------------- 
PPR needs to read 2 upper row bits when checking failure

[Feature Description]
When reading failure information, PPR needs to read two consecutive
upper row bits and mask the value read to avoid reading another
failure's row bits.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019069649
Original commit date: Mon Nov 6 09:42:22 2023 -0800
Change-Id: Ibf990b51b3bb43e7fa17f25f12b961ac77b5572c
Original commit hash: 94ed92eb7c7f1dff40d2471f458bf4404d23bf0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c

================================================================================ 
Commit: 9cfc9f6e814f0597a6bd380775cec2dd46fc2fa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:06:20 2023 +0800
Change-Id: Idca75d36f8531a4cb46272845e98142ad43b22c6
Original commit hash: 1358aa53ac6fb06623bc4d8b41833dc0985e8d7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15509bf1e95bc9f5cdc6caf95db59bebcb323263 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:43 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5 DDR5] Change Cmos Print Level Override Behavior

[Feature Description]
Currently, the cmos print debug level override doesn't check for the
cmos debug signature being present. Added safeguards to the debug level
override. Now when encoding the cmos address (0x4c), the DWORD MSB
(Bit 31) will serve as an override enable bit so injection frameworks
like pythonsv can still modify MRC debug level. When the override bit is
set, bits [30:0] of the cmos address will be used to determine debug
level. To adjust for this new behavior, the cmos debug level default
value has been changed to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 14020349852
Original commit date: Tue Sep 19 12:40:48 2023 -0700
Change-Id: I03a43998bfad828a40b8eb32a13b5d9f0a51cd12
Original commit hash: 200a096a504f80c4d75461362737b4a93031e8c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
Features/CmosFeaturePkg/CmosFeaturePkg.dec
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9efe6ca05e655b0944e60c94256095c27899a954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:05:55 2023 +0800
Change-Id: Ie8311a1a1d72f374445338374f131be9927cfa7e
Original commit hash: a54cb33ed1087d314c6c144c20f87cf8d88fb934

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97dd4be21b9a3ecaf60f68202b78812723f26208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:33 2024 +0530 
-------------------------------------------------------------------------------- 
Port from ADL: PPR deals with corner case of DDR5 24Gb row size

[Issue Description]
DDR5 SDRAM density 24Gb Row address bit 15 and 16
considers 11b as invalid address.

Row size is only 3 fourth of the total 17 row bits space.

Also, global bind needs to be disabled for PPR.

[Resolution]
1. Multiply row size by 3/4 when 24Gb SDRAM present.
2. Disable global bind when PPR flow starts, restore value when done

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 15013926487
Original commit date: Wed Aug 2 17:38:42 2023 -0700
Change-Id: Ibebb74eda2468d2b25c2f4d3c8724f0cb8c9c46e
Original commit hash: 6589b37883ddc7fd50233d821d5b29972edbca18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 4e59c3d161b208c741da6ca6a200054efca8d9d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:02:38 2023 +0800
Change-Id: I7594aa09b0e5ebd44aa174fb15b62d14e153c1a1
Original commit hash: c7df72b2b490f80a227288eda75fe52b7b97edf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d26fd3d93cdb574a34f16f622ace78b4271de76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] PPR force to repair specific physical address

[Feature Description]
1) Add BIOS knob to allow users to input a
physical(CMI) address;
2) BIOS calls addrdecode to decode the address
to memory address;
3) MRC PPR forces to repair the memory address
without running detection when the physical
address is non-zero.

The patch also changes PprRepaitType default value to
0 which means no repair in case users repair rows unintently.

Expose SOFT PPR to external release.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL.

Hsd-es-id: 15013962057
Original commit date: Mon Aug 21 09:25:23 2023 +0800
Change-Id: I6bc87ffe7923c09c9d85a1580a34d92bd8d93efc
Original commit hash: ed8b45982709c015041467ceeb19c94cce201615

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/MemorySetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: d3bcce07c8c407098e8fbb982a708ac3689f8549 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:02:09 2023 +0800
Change-Id: I71120a096678218aa462ec0578901096995ad7e2
Original commit hash: 200794a5408d1dbd581595b383f47ddf9ea8da7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 033d91770d40c6c8aae43cbc253dc2cb27c494ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:19 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Dec 1 09:01:53 2023 +0800
Change-Id: I3f07e63927226350bedf70fdca053fd11f854ff0
Original commit hash: 67aa22facd3a11426bc43b870403170da5dc342d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1944a13b0d80fd5b0c8481cc6581ca716b844685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3493_00

Hsd-es-id: N/A"
Original commit date: Wed Dec 6 20:40:33 2023 -0800
Original commit hash: 8c02d238304dbb9e7e807b5eef43d0087e17af9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 777a2a98f570d2fe1597ab86feccb77734ff35ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:12 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Request to have P2P BIOS option disable default

[Feature Description]
Disable P2P setup option default

Package/Module:
PcieRp

[Impacted Platform]
S

Hsd-es-id: 16022713043
Original commit date: Sun Dec 3 16:28:57 2023 +0530
Change-Id: I10eb8c08c2efb4c40de5e171d1ae49284244a254
Original commit hash: 92df02739f2faa4470282a851e6aa265c2eff3b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: e70ff2da2b696b5948eb74d7a2aa05a2fe47ef99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3492_00

Hsd-es-id: N/A"
Original commit date: Tue Dec 5 20:33:34 2023 -0800
Original commit hash: 6d6bd2292e83c0b12a554ad295f1d03089a55f55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 81ed5238338371cf4608a8e294eba3713f05ff40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:05 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3491_00

Hsd-es-id: N/A"
Original commit date: Mon Dec 4 20:32:35 2023 -0800
Original commit hash: a671e436ceece39a442265637d3edf29e616e17a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 75d77cbc3f0c456e91e92386fc00b53271255768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:48:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3490_00

Hsd-es-id: N/A"
Original commit date: Sun Dec 3 20:31:06 2023 -0800
Original commit hash: 973994ae2e495d939487db32d621915761b5f4ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 846c1e1fb22e02f2af0f3cc3b73b6e5dc93f5465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:59 2024 +0530 
-------------------------------------------------------------------------------- 
Alternate PSS chip location for MAC address on MTL-S RVP boards

[Feature Description]
MTL-S RVP motherboards have MAC address programmed into PSS chip
in a different PSS chip location than was expected. Request BIOS to
read alternate PSS location for MTL-S RVP boards, as thousands have
already been built and deployed. MTL-S RVP board SKUs used Block 2
PSS chip (start address 64) instead of Block 5 PSS Chip location
(start address 136). The data was also stored in ASCII rather
than Hex format, and with no JV letters preceding the MAC address.

Package/Module:
BoardPkg
PlatSamplePkg

[Impacted Platform]
MTLS, ARLS

Hsd-es-id: 16022613859
Original commit date: Fri Dec 1 22:58:51 2023 +0530
Change-Id: I4bff2bda93b16f1860f7a0f1f2f51393c8e8d705
Original commit hash: 53e375c1d0b808f68e927523966098239d38bfa7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdate.inf
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateDefines.h
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateHw.c
MeteorLakePlatSamplePkg/Features/MacUpdate/GbeFwUpdateInit.c
MeteorLakePlatSamplePkg/Include/Library/PssLib.h

================================================================================ 
Commit: 4736f6582d5bf9bf439662cb31f9021f2242b091 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:55 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3486_00

Hsd-es-id: N/A"
Original commit date: Sat Dec 2 20:31:33 2023 -0800
Original commit hash: 832653b7661e8b8031f2b4ab990cf6620688277f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d5c0680bac2c9781c678b943e80cab4574d6c6f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:52 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3485_00

Hsd-es-id: N/A"
Original commit date: Fri Dec 1 20:31:37 2023 -0800
Change-Id: I22e93e4319c76c0b398931ddabe22ffcffaeaca7
Original commit hash: 224c7a2a5dc3dcc96bf3e6c241e7be26275db10c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 35f0092f3add515ef6805a36bea01d3bae6818c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:49 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] TCO_WDT base address configuration - Platform change

[Feature Description]
TCO WDT is located in PCH in case of MTL S. Base add needs to be taken
cared while publishing the IP to OS.
1. Dynamically patch TCO base address in WDAT table.
2. Update TCO base address by SOC or PCH in Fastboot driver
3. Clean up unused code.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL ALL

Hsd-es-id: 15014139440
Original commit date: Thu Aug 31 17:17:02 2023 +0530
Change-Id: I22e04ad3f7212eb53da679ab62e00113b6e1e0dd
Original commit hash: 3e95d8fab9564df69fed4e4ad6d0ea7ffd4e7cde

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TcoLib.h
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/TcoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.h
MeteorLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: d8c40ddea9f956d3605cf0379f62b786b78a78c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:44 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] MTLS /MTPS - TCO_WDT configuration (enable in PCH only)

[Feature Description]
Change TcoLib to need param. Add to SMBus TcoBase.
Create MtlPchTcoLib to get TcoBase from hobs.
Configure TCO_WDT for PCH only.

Package/Module:
MtlPch/MtlPchTcoLib
IpBlock/Ioc
IpBlock/Smbus

[Impacted Platform]
MtlS

Hsd-es-id: 18033322139
Original commit date: Tue Oct 17 04:34:11 2023 -0700
Change-Id: I0076b1baaf76226528bea696332a11e423f3a73a
Original commit hash: 124fc694807d7953092d23a528679ef0dca8f6f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchTcoLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchTcoLib/MtlPchTcoLib.c
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchTcoLib/MtlPchTcoLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c
ClientOneSiliconPkg/Include/Library/TcoLib.h
ClientOneSiliconPkg/IpBlock/Ioc/Library/PeiDxeSmmIocAccessLib/IocAccessLib.c
ClientOneSiliconPkg/IpBlock/Smbus/IncludePrivate/Library/PeiSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/PeiDxeSmmTcoLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmTcoLib/TcoLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
MeteorLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 26f7cfa66d2522061f28c01a2743e699a3a53053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:40 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3484_84

Hsd-es-id: N/A"
Original commit date: Fri Dec 1 08:01:47 2023 +0000
Original commit hash: 86b4dee8fcdbcde37fa63d88d0da16538725941f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 03061a92a5a7066dd9c9919d0f1b3105605e75df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:37 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SUT is not Entering to PS_ON state

[Issue Description]
SUT is not Entering to PS_ON state

[Resolution]
Disable PcdSpiDmaEnable

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16022688534
Original commit date: Thu Nov 30 21:58:27 2023 -0800
Change-Id: I5007cbad0a10da473aa2e609379f0a54dcf58e0f
Original commit hash: cd233f280906698e5c9e9411beff00d6ed2f0715

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf

================================================================================ 
Commit: 3ba806f61d27996d010a35cd5b92ceba9566c8b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3484_83

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 17:02:00 2023 -0800
Original commit hash: 705992b635e671a81ba587da49a465ef9be502ef

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07206cbb4f69f9ed3a2d798eaaad0b31dc5698b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Thu Nov 30 16:01:41 2023 -0800
Change-Id: Ic3ecd7b04f623996f66d55766a843a5d120ebd7b
Original commit hash: a2b8051ccb4d6db4ef1e59c5821966cfe68b1d41

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 441d89a00fedc4a9ef89bc602d8956a79105f9f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:28 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_03

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 22:57:26 2023 +0000
Original commit hash: 6bb13c153a442cd6f75e6ac6013e8c1c8e9e4188

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e7d3bf1459fb93929e9e9635db054f0497b2926b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:25 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Dpdmi MPS must be 128 when P2P enabled on pch pcie

[Issue Description]
Downstream Port DMI Max Payload Size is not tied to 128B
when PCH PCIe P2P is enabled.

[Resolution]
This change is passing PCH PCIe P2P policy status to UPDMI,
for that to configure MPS feature in accordance with BWG.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18035133622
Original commit date: Mon Nov 20 10:11:14 2023 +0100
Change-Id: I53aa9a21a19bcd1363e6e2c2dfce27e6a7d6a1c2
Original commit hash: ea11bc3fdd4a5f9a23e4e15b3034741637c06308

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 2c278b4dd83b51ac95592dda46cead17894af45b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:21 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SUT is not Entering to PS_ON state

[Issue Description]
SUT is not Entering to PS_ON state

[Resolution]
Disable PcdSpiDmaEnable

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16022688534
Original commit date: Thu Nov 30 12:09:59 2023 -0800
Change-Id: I8c6d6dc24152afb7de178f1249e6db2cd8d5ea8a
Original commit hash: 20a23634b847235c29f4a3afd3450c060f7d6b06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e286e5121ee7845260e728228c932adde305d055 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:17 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_02

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 13:46:01 2023 +0000
Original commit hash: 93bc13668efb4f44e5f9446830efd1d8aadb80b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 74c85021ea11d43c9bd22328423bb072776863ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 11:05:56 2023 +0000
Original commit hash: dc1dc2515dfdaec304641356409587029f16df2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e9839a0617af53ace842fbaa10e921c4efd9fab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3484_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 00:31:15 2023 -0800
Original commit hash: 50d26ef59f5164d0d1067b9957431a12d798d1d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c93a327fb0cee4d8a83a270e0eb321d86b2dc892 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:07 2024 +0530 
-------------------------------------------------------------------------------- 
[ARLH-A0] VtD is not enabled during OS boot

[Issue Description]
Vtd setup option has been default disabled
due to patch table update.

[Resolution]
Not Installing SOC A0 safe setting for ARL H A0 si.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
H

Hsd-es-id: 22018940611
Original commit date: Mon Oct 9 12:39:25 2023 +0530
Change-Id: I5687e156e862fa781f48cd9335ab5a0e943dd240
Original commit hash: a3b1dba2e12abfe03a27515145335f9a31eaf68b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 4b34cfa594b8aa94ac42a4e38889508773700ee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:04 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL H PO][Ph2] Safe Mode Settings

[Feature Description]
Safe Mode Settings for ARL H PO Ph2 Exit

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 16022565992
Original commit date: Tue Nov 21 20:38:45 2023 +0530
Change-Id: Icaca1eed13c4f4c4c48c1334f4cc31ce3698b9d3
Original commit hash: cb47486da58e80bf9a546ec50a60cfb93fc36576

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: f815dcd5a8b2f072962305066f46110dcb4b2f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:47:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3483_01

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 20:32:50 2023 -0800
Change-Id: Ib4af3cff8e4f2050e023734ef3ad089a349bd0e3
Original commit hash: db62716f7668f8a5ca46e957225795b8154e9c20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2ea56ce6be09d1662a41d1f4dbd6e6bc3d449655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:57 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3483_80

Hsd-es-id: N/A"
Original commit date: Thu Nov 30 00:43:29 2023 +0000
Original commit hash: e8064561ee278f13efd1b39cea905ca12a066989

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0a7557ba180e5ea1e7c7c02441ff513b57b8dd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update BiosId VERSION_MINOR to 79

[Feature Description]
Update BiosId VERSION_MINOR to 79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: NA
Original commit date: Wed Nov 29 15:26:59 2023 -0800
Change-Id: I6623658aafa71653b6b1a8104f481a2cab383545
Original commit hash: a8f1d4e82a273c3fd5bac1926572103513f2a5a4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 897a3fec6e704b223a06a36132365914ef38c909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:50 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3483_00

Hsd-es-id: N/A"
Original commit date: Wed Nov 29 14:45:52 2023 -0800
Original commit hash: 99fe7247a473a97a3220bb8c6fa4a33970f2325a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ea6eb6afd59eb545e76e04c9e72f442c70195b7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:47 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL-S]x8x4x4 lane-reversal support - platform code change

[Feature Description]
Add x8x4x4 lane-reversal support

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15014135202
Original commit date: Thu Aug 31 17:29:34 2023 -0700
Change-Id: Ib1f10d62d62dd44b0a11e23f0628645c7c13e387
Original commit hash: f433e898d18f36e93d1a1afee9f2720d54f6338f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 4458d91274d35e9c646c7d4f2b2ba7e729e58315 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:43 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL-S]x8x4x4 lane-reversal support

[Feature Description]
If Lane-Reversal is enabled, then change mapping of CLKREQ#
to PCH PCIe ports. It supports PCIe 2x8 and 1x8_2x4. And provide API for
platform to check if LaneReversal is enabled.

Package/Module:
PcieRp/PeiPchPcieClocksLib
MTLBoardPkg/BoardInitLib/Pei

[Impacted Platform]
MTL

Hsd-es-id: 18032276472
Original commit date: Fri Sep 1 09:19:00 2023 +0200
Change-Id: Ifbe27aab35c401e08419049a0ed30cdd8630b274
Original commit hash: 015af4e9dae08720518b1b43936f8e5808f39726

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlSocPcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 33fb4cef64cba7c4d2863866018a2a6519149e4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:40 2024 +0530 
-------------------------------------------------------------------------------- 
Add _BTP support for battery participant

[Feature Description]
Enable _BTP support for ARL battery participant.

Package/Module:
EcFeaturePkg/EcNvs
EcFeaturePkg/Bat1Real
MeteorLakeBoardPkg/EcInit

[Impacted Platform]
All.

Hsd-es-id: 15014767028
Original commit date: Tue Nov 28 13:46:29 2023 +0800
Change-Id: I83f85ebf8c278ddd70219fdfefe366b04f92e3c1
Original commit hash: d3b7ee0435e58eff5a01b5186182ddf15c311e3e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/Bat1Real.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcNvs.asl
Features/Ec/EcFeaturePkg/Include/EcNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/EcInit.c

================================================================================ 
Commit: 416fae2cf0a5a1a9017a7c006e7a5b2009441c98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-Hx][HLK][SV2]:USB Exposed Port System Test IS failing

[Issue Description]
USB Exposed Port System Test IS failing with
\\***Failing Exposed Connector***\\.

[Resolution]
HydraCreek and FP in ARL-Hx RVP2 was moved to not in POR.
Removed FP Connector declaration.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 16022650603
Original commit date: Tue Nov 28 09:51:50 2023 +0800
Change-Id: Iae72adacdd3c845abf7c59caeb849e0aedd8f582
Original commit hash: 46417daaffeb2c89e6393f1d561f0e8e2f35b229

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciArlSbgaUDimm2Dpc.asl
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc

================================================================================ 
Commit: fe53f41bf0641e37a3fe3c627f429a93b69a5e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:34 2024 +0530 
-------------------------------------------------------------------------------- 
Correct the USB4 CM default setting

[Issue Description]
USB4 CM default setting shows SW CM.
But the POR setting for MTL should
be OS dependent.

[Resolution]
Change the USB4 CM default setting
as OS dependent. Override the patch
table for DTBT configure which need
POR setting as SW CM.

Package/Module:
MeteorLakeBoardPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014781725
Original commit date: Wed Nov 29 17:35:10 2023 +0800
Change-Id: Ia1906213ee370a5e135de89d11208c58d24bdeb4
Original commit hash: b27fc0299f989a86d82bfc1bfb20dcdde045004c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ThunderboltConfigPatchTable.h
MeteorLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 695e8f5ecff38526009076667f64db354d0fd256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:31 2024 +0530 
-------------------------------------------------------------------------------- 
Enable USBC OC via Physical wire

[Feature Description]
Defeature USBC overcurrent over eSPI VWM and
Enable USBC OC via Physical wire.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL/ARL S, Hx

Hsd-es-id: 15014715551
Original commit date: Fri Oct 27 18:33:53 2023 +0800
Change-Id: I67ada214f98625d493805d75c23616506e26d882
Original commit hash: b14cf62578e7323005a604c18d2f7f7ed8859b2e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: d2a14efbb36d92355ac0b3b15822784d4b4647af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:28 2024 +0530 
-------------------------------------------------------------------------------- 
[TCSS] TBT docks are de-enumerating if connected in S0 idle state

[Issue Description]
TBT docks are de-enumerating if docks is connected in S0 idle state.

[Resolution]
Using ACPI U4SE to determine SW CM causes SW CM not set actually
because U4SE won't be supported when dTBT is enabled.
Add U4CM to determine SW CM or not.

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S, ARL-S, ARL-Hx

Hsd-es-id: 16022600923
Original commit date: Fri Nov 24 20:31:19 2023 +0800
Change-Id: Idf986be7a585d4345238cab4fb382320ccd4a08b
Original commit hash: 1c84177fc03b09db0e7108e5f0fc5895e5a08fb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 98a5acd1775ff9e78001ab5066357654b99393a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:24 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][ARL-S] Fix PCIe Performance drop

[Issue Description]
Fix PCIe Performance drop.

[Resolution]
Updating DmiHwEq

Package/Module: DMI

[Impacted Platform]
ARL-S

Hsd-es-id: 15014746108
Original commit date: Mon Nov 27 10:55:07 2023 +0530
Change-Id: Ibaef5f9b734bd7fdc397d0f25ab78fcb1eff0367
Original commit hash: dbf4f164af7ec717050b1cceb05a69cf05101e11

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni

================================================================================ 
Commit: e95a9cf6fc46e86161cdaf7c552135a57650966f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3482_00

Hsd-es-id: N/A"
Original commit date: Tue Nov 28 20:31:10 2023 -0800
Original commit hash: 5f8537c89f74761e3aba77896381558d63d14611

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e4ead60cd77aedc6b13ad8acebe2598f8cb923e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:18 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Code change for SPI DMA Transfer Hang

[Feature Description]
Both Change 1 and Change 2 are required to be implemented
for the DMA Boundary Condition issue

BIOS Change 1 : (Disable Power and Clock Gating to prevent the issue)
Change in BIOS during boot by disabling IP-level clock gating and
disabling all PSFs power and clock gating before issuing DMA commands.
Then, after all DMA commands are fully completed,
BIOS re-enables them back.
Before Issuing DMA commands :
BIOS to set
FAB_PG_CTL_PSF--> 0xA0000086
PLCC_DCGE -> '0' (disable)
PLPC_DCGE -> '0' (disable)
BIOS to disable the following register bits of all PSF to '0' :
Trunk clock gating PSF_<x>_PSF_GLOBAL_CONFIG[4] - (enTCG)
Local clock gating PSF_<x>_PSF_GLOBAL_CONFIG[3] - (enLCG)
Partition clock gating PSF_<x>_PSF_GLOBAL_CONFIG[12] - (enPCG)
Clock gate hold off timeout value to 0xF

After DMA completes :
BIOS to set
FAB_PG_CTL_PSF : 0x20000082
PLCC_DCGE : '1' (enable)
PLPC_DCGE : '1' (enable)
BIOS to re-enable back the following register bits to '1' :
Trunk clock gating PSF_<x>_PSF_GLOBAL_CONFIG[4] - (enTCG)
Local clock gating PSF_<x>_PSF_GLOBAL_CONFIG[3] - (enLCG)
Partition clock gating PSF_<x>_PSF_GLOBAL_CONFIG[12] - (enPCG)
Clock gate hold off timeout value to 0x0

BIOS Change 2 : (Recovery Mechanism as mitigation if PSF traffic is back pressured)

Apart from Power Gating and Clock Gating factors, there is another factor
called PSF traffics back pressure could possibly trigger this DMA
boundary condition bug. Based on technical assessment,
the probability of the DMA boundary condition to be triggered due to
PSF traffics back pressure is very rare.
However, for safety reason, to propose a contingency BIOS fallback
mechanism to CopyMem (non-DMA command) if DMA traffic is hang and
timeout due to rare PSF traffics back pressure.
Thus, even if PSF traffics back pressure really happens during boot,
BIOS has recovery steps to boot up with copy mem approach
The BIOS Recovery steps as following :
Once BIOS detects DMA hangs, BIOS can clear the DMA start bit and
fallbacks to copy mem approach.
Clearing the DMA start bit is important because the DMA start bit will
cause SPBC controller to keep requesting for clk and will indirectly
block the system from low power entry.

Package/Module: OneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
MTL-S

Hsd-es-id: 22019064556
Original commit date: Thu Aug 31 14:24:55 2023 -0700
Change-Id: Ib5fad435c917fc934092a20534bd563da9ceeac1
Original commit hash: 7817f140b3b192ac1cb92865b5900e02507b4246

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPei.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaReg.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: abd55c87fab608de8a8542663b6a66fe4711adac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:14 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Bios Guard ARL-H Z0 PO support

[Feature Description]
Bios Guard support for ARL-H Z0 SKUs

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 13011412287
Original commit date: Sat Nov 25 10:45:02 2023 +0530
Change-Id: Ibeb7c72eb298049aa2150527662a94ddc14f36f6
Original commit hash: dfacdc13f9b204f3138f4168ac3d99524354f281

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: b0db65e55cb7cd9a1cf4cd239b9e03223371214d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:10 2024 +0530 
-------------------------------------------------------------------------------- 
Add the Check Items to Detect the Invalid FIT Table

[Issue Description]
- FIT table is crucial for Capsule Update and shall be checked correctly
before it gets parsed to use.

[Resolution]
- Add the below items to check the FIT table validity
- FIT table checksum value
- FIT entry type
- FIT entry order
- FIT entry type number

Package/Module:
- CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib

[Impacted Platform]
ALL.

Hsd-es-id: 16022357892
Original commit date: Thu Nov 9 11:11:27 2023 +0800
Change-Id: I3cb18382db252799e849a26da5745dd614204018
Original commit hash: 089dfcff84939759992251b0f109b04eb7cfae69

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitTableInternalLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitTableInternalLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/PeiDxeSmmFitHelperLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/PeiDxeSmmFitHelperLib.inf

================================================================================ 
Commit: 4cc8ccf69214540d99ce94ddb56073013ecee362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:07 2024 +0530 
-------------------------------------------------------------------------------- 
Add the Debug Message for Trialed SVN and Usage ID for CBnT ARB

[Issue Description]
- In CBnT anti-rollback functionality, there do not have the debug
message to output the SVN and usage ID to be used.
- Related information would be outputted when error happened only.
- It would be hard to debug when the unexpected passed case get applied.

[Resolution]
- Add the debug message to output the usage ID.
- Add the debug message to output the SVN to be trialed.
- Remove the duplicated usage ID debug message.

Package/Module:
CapsuleFeaturePkg/Library/CbntSvnCheckLib

[Impacted Platform]
ALL.

Hsd-es-id: 16022357892
Original commit date: Thu Nov 9 11:03:31 2023 +0800
Change-Id: I07b7964b98609ee49c2ac56f7904aee2206ae876
Original commit hash: 40e704650dcc4d35e625fddfdef873ce1a0367b9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/Library/CbntSvnCheckLib/CbntSvnCheckLib.c

================================================================================ 
Commit: 897a01d7b946cb448e6b53e4da477c7e60e0ba40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:04 2024 +0530 
-------------------------------------------------------------------------------- 
Add the FIT Entry Types Definition to Align FIT table Specification 1.4

[Issue Description]
- Aligned the FIT spec. 1.4 to define the types of the FIT entry.

[Resolution]
- Add the missed FIT entry types definitions
- Add the missed FIT entry types in IsFitEntryTypeValid ()

Package/Module:
- CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib

[Impacted Platform]
ALL.

Hsd-es-id: 16022357892
Original commit date: Tue Nov 7 15:55:37 2023 +0800
Change-Id: I6cff7474dca1ff7a3fa030016ad604d3752e48f3
Original commit hash: 82d0ddae7c68ac2f811b0d43db9710ebcca328d9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/LibraryPrivate/PeiDxeSmmFitHelperLib/FitEntryInternalLib.h

================================================================================ 
Commit: 0cb4a7126d51e59ca43bf461ed688d4abfaeee1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:46:00 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3481_00

Hsd-es-id: N/A"
Original commit date: Mon Nov 27 20:33:04 2023 -0800
Original commit hash: 830ca2bd2150e3236f3b992921a89ede9c9cbe31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c2c183f9fcdb6bb3b492443e8cc75abd58d42c78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:45:57 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] BIOS enhancement on DP retimer ANX7498 BB parts

[Feature Description]
1. Read complete FW version for deciding whether to apply further
programming
2. Avoid using 0x20 CtlTop virtual address which is default
Top address in case of address conflict
3. FW version in Retimer FW is represented in BCD format.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 15014614670
Original commit date: Thu Nov 2 22:48:21 2023 +0800
Change-Id: I8d05a33a78aea848c83ab04ee03b7eb39107ebf9
Original commit hash: 234a4cc0f1cdb0303b96843862b68560c878f1be

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 3e035293f127475a4e296068c54b549bbb792700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:45:53 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS set capabilities masked bit when capabilities change.

[Issue Description]
BIOS sets bit4 if CONTROL value is different to return data.
The bit4 should only be masked when BIOS clear capability,
and that rule should be applied regardless query bit is set or not.

[Resolution]
Sets bit4 of return data if USB4 capabilities change.

Package/Module:
BoardPkg/Acpi

[Impacted Platform]
ARL, MTL

Hsd-es-id: 15014697881
Original commit date: Thu Nov 16 18:32:29 2023 +0800
Change-Id: I8f882240e009765dd592873972e5b78f6b28816e
Original commit hash: 86e927dad2701afcc78505ec9feef34e4ac75593

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 38e53c3263e518d3ad543c7ccd68e8282bb22945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:45:29 2024 +0530 
-------------------------------------------------------------------------------- 
ARL-BIOS code update for new VR Spec WW47_23

[Feature Description]
BIOS code update for new VR Spec WW47_23

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL-HX

Hsd-es-id: 15014760288
Original commit date: Sun Nov 26 19:38:49 2023 +0800
Change-Id: I89088cfa662ca5fee7625efb6c24c8da7e9e4370
Original commit hash: 5e4a550d306d5bb6126fb9112e30e8375a84305d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 29564a434d8b3c3162605236fab461df7422b136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:45:15 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL H Modular PC] Added PO Porting Changes.

[Feature Description]
Added GPIO,HSIO,USB and PO related changes

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL H

Hsd-es-id: 16021445277
Original commit date: Wed Oct 11 11:57:49 2023 +0530
Change-Id: Ia9beba1836a30fcee176c6de5df9de8cf00e76bb
Original commit hash: 807ee0da615bb45273177f6d87119044b86b4671

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlHLpCammModPcRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlHLpCammModPc.asl
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlH/SkuIdMtlHLpCammModularPc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: b0d2adbf5d484ee41e543e795e7ce2c8cadebab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:45:01 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3480_00

Hsd-es-id: N/A"
Original commit date: Sun Nov 26 20:31:56 2023 -0800
Original commit hash: b5f7503e4952c2abca326450636ba4b526cc988f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c38fd3531ae1a9364f1dfac891d60938c207eefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:44:51 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3476_00

Hsd-es-id: N/A"
Original commit date: Sat Nov 25 20:31:06 2023 -0800
Original commit hash: 6f202931de8a635e70303602d0322b944a0e7460

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1cc54e5a463a321b130e8730f457644d8732e95e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:44:08 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3475_00

Hsd-es-id: N/A"
Original commit date: Fri Nov 24 20:31:04 2023 -0800
Original commit hash: 31f531f353b2a802536f79b86bbbe5e4ed2b4209

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bd92a70ba4a02bc478487a1f725b5e4937c363c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:43:32 2024 +0530 
-------------------------------------------------------------------------------- 
Check both returned EFI_STATUS and MailboxStatus when invoke Mailbox API

[Feature Description]
Check both returned EFI_STATUS and MailboxStatus when BIOS invokes
Mailbox read/write APIs.

Package/Module:
ClientOneSiliconPkg/IpBlock/VoltageRegulator

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014699592
Original commit date: Fri Nov 24 10:10:59 2023 +0800
Change-Id: I7cb3ccfacbe2c09be897feb542e8065f8fb0ec5c
Original commit hash: 18fc64a772caff20b003381fbf52da28166ed5d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 81c67375c5e7b274592d5f781b0305aa5c6d44ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:43:23 2024 +0530 
-------------------------------------------------------------------------------- 
Fix TDC Time Window BIOS setup knob does not work

[Issue Description]
After setting any values in "TDC Time Window" BIOS knob, BIOS always
sets "TIME_WINDOW" field[23:17] to 0xA when sends WRITE_VR_TDC_CONFIG
(0x1A) mailbox command to Pcode.
Knob:
Intel Advanced Menu -> Power & Performance ->
CPU - Power Management Control -> CPU VR Settings ->
Efficiency/Performance VR Settings -> TDC Time Window

[Resolution]
1. The configuration of current "TDC Time Window" BIOS knob depends on
"TDC Current Limit" knob. This patch removes the dependency.
2. Add "AUTO" option in "TDC Time Window" BIOS knob.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu
ClientOneSiliconPkg/IpBlock/VoltageRegulator
MeteorLakeFspPkg/Upd
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014699592
Original commit date: Thu Nov 23 14:56:03 2023 +0800
Change-Id: I21fe810ec9346a522abec14d16c62cfa41efa695
Original commit hash: 0f815525bfdb26dd7094b1152b8c689de6534026

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: b86ca1863489a373336db919c88afe57986580fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:43:13 2024 +0530 
-------------------------------------------------------------------------------- 
Fix TDC IRMS BIOS setup knob does not work.

[Issue Description]
Once the "IRMS" BIOS knob is configured to "Enabled", BIOS does not set
"USE_IRMS" bit[30] while sending the WRITE_VR_TDC_CONFIG(0x1A) mailbox
command to Pcode.
Knob:
Intel Advanced Menu -> Power & Performance ->
CPU - Power Management Control -> CPU VR Settings ->
Efficiency/Performance VR Settings -> IRMS

[Resolution]
1. BIOS should set "USE_IRMS" bit[30] based on the configuration of
"IRMS" BIOS knob.
2. Expose "IRMS" BIOS knob for all VR domains(Core, GT and SA).
3. Suppress "IRMS" BIOS knob once "TDC Enable" BIOS knob is configured
to "Disabled".

Package/Module:
ClientOneSiliconPkg/IpBlock/VoltageRegulator
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL, ARL

Hsd-es-id: 15014699592
Original commit date: Thu Nov 16 20:08:36 2023 +0800
Change-Id: Ic1ad30b8f801327b606822107659b64525d6e118
Original commit hash: 52f9d9df523407248c31b508be3707e0943db56d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
MeteorLakePlatSamplePkg/Setup/VoltageRegulatorSetup.hfr

================================================================================ 
Commit: 98a5b238ae2c695c8a36b59b70c6d5e5ce1fea4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:43:04 2024 +0530 
-------------------------------------------------------------------------------- 
[HBR Retimer] Capsule update flow adjustments

[Feature Description]
- Capsule update flow adjustments for HBR.

Package/Module: Feature/BoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 15014657600
Original commit date: Fri Nov 24 11:36:02 2023 +0800
Change-Id: I7ee3c74dae44685b78b428447601a977ad2f3a4a
Original commit hash: dd343a102b80b4ecf3b2843492db1e81da2c8b30

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/Library/TbtRetimerNvmUpdateLib.h
Features/Tcss/TcssCapsuleFeaturePkg/Include/TbtRetimerNvm.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c

================================================================================ 
Commit: 0059d0a54c23a86c85e6c1d6e1863bfe7dec3fc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:42:54 2024 +0530 
-------------------------------------------------------------------------------- 
GAP peak wifi module is not enumerated in DM after F-02 rework

[Issue Description]
wifi device is not enumerated in dxe phase while PCIE enumeration.
On 0x6 display skuid,clock is not correctly mapped for WLAN PCIE RP.

[Resolution]
Inherited ARL H DDR5 Skuid for SKUid with display id 0x6.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
H

Hsd-es-id: 22019135209
Original commit date: Fri Nov 24 09:42:27 2023 +0530
Change-Id: I274790911d9f4fc822d6d10a07e0e3601d1d98de
Original commit hash: 6559dc6b3e4276b3ee3433ebc292452b96ea442a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 5c02231d009ffe2f669e0c72c7c2beb00e7a5e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:42:44 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3474_01

Hsd-es-id: N/A"
Original commit date: Thu Nov 23 20:31:36 2023 -0800
Original commit hash: 4fb19cc6c1b914983db26bc589879df50e7141d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8b731d6f753bcc12671ecaf144d2444a28f7daed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:42:34 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] fix SpiSocLib issue

[Issue Description]
SpiSocLib use pei module SpiInitLib

[Resolution]
remove SpiInitLib dependency
from SpiSocLib

Package/Module:
OneSiliconPkg/Fru

[Impacted Platform]
MTL

Hsd-es-id: 22019126904
Original commit date: Wed Nov 22 10:56:55 2023 +0530
Change-Id: I93d55083a3eb377412419fb918c0630a7cb18fa8
Original commit hash: eadc86f5e897c24783677ce6b6bf40785d30cf8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SpiSocLib/SpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchInitDxe.inf

================================================================================ 
Commit: 11057b43ca0fbf7d7e97d07874fb1037ab9b9d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:42:22 2024 +0530 
-------------------------------------------------------------------------------- 
Multiple Re-timer fields are not showing up in BIOS page

[Issue Description]
Multiple Re-timer fields are not showing up in BIOS page.

[Resolution]
Update the retimer info for this board.

Package/Module: BoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16022531603
Original commit date: Tue Nov 21 16:52:27 2023 +0800
Change-Id: Ide47835eefd4e47c7a086f1c501f39b0d7d2e928
Original commit hash: 703ba30daefafef70a98f7b00f0ada747c008f08

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/DTbtPayloadConfig.ini
Features/Tcss/TcssCapsuleFeaturePkg/CapsuleBuild/ConfigSample/DTbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtPayloadConfig.ini
MeteorLakeBoardPkg/Features/TcssCapsuleUpdate/Config/DTbtRetimerPayloadConfig.ini
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc

================================================================================ 
Commit: 126398f42a97d7be8cda486855011073b63fe1a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:42:13 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3474_00

Hsd-es-id: N/A"
Original commit date: Thu Nov 23 04:32:21 2023 +0000
Change-Id: I3fc1e38931adab2792799d75504e4a3a905a4d5c
Original commit hash: 1fb4b77a2b73d6de1d1bcd946b1a31d8e9d3812c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 14727bb8ce50779eac17bfa1039c80db17e1f2ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jan 19 12:41:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_3473_80

Hsd-es-id: N/A"
Original commit date: Wed Nov 22 21:21:42 2023 +0000
Original commit hash: 453c2a940efc33e8c0be3d381caf12cc83352b2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
