// Seed: 1396150385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  module_2 modCall_1 ();
  input wire id_1;
  wire id_5;
  assign module_1.id_2 = 0;
  logic id_6 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    input wire id_6
);
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 ();
endmodule
module module_3 (
    input tri0 id_0,
    input wire id_1,
    input tri id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    output wor id_13,
    output tri0 id_14,
    output supply1 id_15,
    output uwire id_16,
    output wand id_17,
    output wor id_18,
    output tri0 id_19,
    input tri id_20,
    input wand id_21,
    output wire id_22,
    input wand id_23
);
  assign id_14 = id_5;
  module_2 modCall_1 ();
endmodule
