{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541110430444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541110430449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 19:13:50 2018 " "Processing started: Thu Nov 01 19:13:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541110430449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110430449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110430449 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1541110431276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447111 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2way-mux_arch " "Found design unit 1: mux2way-mux_arch" {  } { { "mux2way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux2way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447115 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2way " "Found entity 1: mux2way" {  } { { "mux2way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux2way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4way-mux_arch " "Found design unit 1: mux4way-mux_arch" {  } { { "mux4way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux4way.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447120 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4way " "Found entity 1: mux4way" {  } { { "mux4way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux4way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-arch_FullAdder " "Found design unit 1: FullAdder-arch_FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447123 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder32-arch_FullAdder " "Found design unit 1: FullAdder32-arch_FullAdder" {  } { { "FullAdder32.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FullAdder32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447127 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder32 " "Found entity 1: FullAdder32" {  } { { "FullAdder32.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FullAdder32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-arch_or32 " "Found design unit 1: or32-arch_or32" {  } { { "or32.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/or32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447131 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/or32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCAlu-mux_arch " "Found design unit 1: UCAlu-mux_arch" {  } { { "UCAlu.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/UCAlu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447135 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCAlu " "Found entity 1: UCAlu" {  } { { "UCAlu.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/UCAlu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/ram.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447139 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/romMif.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447143 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447147 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamento " "Found design unit 1: Registrador-comportamento" {  } { { "Registrador.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/Registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend16to32-arch_or32 " "Found design unit 1: extend16to32-arch_or32" {  } { { "extend16to32.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/extend16to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447156 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend16to32 " "Found entity 1: extend16to32" {  } { { "extend16to32.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/extend16to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32way-mux_arch " "Found design unit 1: mux32way-mux_arch" {  } { { "mux32way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux32way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447161 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32way " "Found entity 1: mux32way" {  } { { "mux32way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mux32way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux32way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmux32way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmux32way-dmux_arch " "Found design unit 1: dmux32way-dmux_arch" {  } { { "dmux32way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/dmux32way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447165 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmux32way " "Found entity 1: dmux32way" {  } { { "dmux32way.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/dmux32way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDeDados-arch " "Found design unit 1: FluxoDeDados-arch" {  } { { "FluxoDeDados.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447171 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDeDados " "Found entity 1: FluxoDeDados" {  } { { "FluxoDeDados.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFd-mux_arch " "Found design unit 1: UCFd-mux_arch" {  } { { "UCfd.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/UCfd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447175 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFd " "Found entity 1: UCFd" {  } { { "UCfd.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/UCfd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-mux_arch " "Found design unit 1: mips-mux_arch" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447180 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447184 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch " "Found design unit 1: Decoder-arch" {  } { { "Decoder.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/Decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447194 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447194 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541110447194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541110447281 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcodeDebug mips.vhd(23) " "VHDL Signal Declaration warning at mips.vhd(23): used implicit default value for signal \"opcodeDebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447283 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mux1Debug mips.vhd(24) " "VHDL Signal Declaration warning at mips.vhd(24): used implicit default value for signal \"Mux1Debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447283 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mux2Debug mips.vhd(25) " "VHDL Signal Declaration warning at mips.vhd(25): used implicit default value for signal \"Mux2Debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447283 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HabEscritaRegDebug mips.vhd(26) " "VHDL Signal Declaration warning at mips.vhd(26): used implicit default value for signal \"HabEscritaRegDebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447283 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mux3Debug mips.vhd(27) " "VHDL Signal Declaration warning at mips.vhd(27): used implicit default value for signal \"Mux3Debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447283 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mux4Debug mips.vhd(28) " "VHDL Signal Declaration warning at mips.vhd(28): used implicit default value for signal \"Mux4Debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447284 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BEQDebug mips.vhd(31) " "VHDL Signal Declaration warning at mips.vhd(31): used implicit default value for signal \"BEQDebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447284 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HabLeMEMDebug mips.vhd(33) " "VHDL Signal Declaration warning at mips.vhd(33): used implicit default value for signal \"HabLeMEMDebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447284 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HabEscMEMDebug mips.vhd(34) " "VHDL Signal Declaration warning at mips.vhd(34): used implicit default value for signal \"HabEscMEMDebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447284 "|mips"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULAopDebug mips.vhd(35) " "VHDL Signal Declaration warning at mips.vhd(35): used implicit default value for signal \"ULAopDebug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447284 "|mips"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8..1\] mips.vhd(18) " "Using initial value X (don't care) for net \"LEDG\[8..1\]\" at mips.vhd(18)" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110447284 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDeDados FluxoDeDados:fd " "Elaborating entity \"FluxoDeDados\" for hierarchy \"FluxoDeDados:fd\"" {  } { { "mips.vhd" "fd" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way FluxoDeDados:fd\|mux2way:MuxPC " "Elaborating entity \"mux2way\" for hierarchy \"FluxoDeDados:fd\|mux2way:MuxPC\"" {  } { { "FluxoDeDados.vhd" "MuxPC" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador FluxoDeDados:fd\|Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"FluxoDeDados:fd\|Registrador:PC\"" {  } { { "FluxoDeDados.vhd" "PC" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder32 FluxoDeDados:fd\|FullAdder32:adder " "Elaborating entity \"FullAdder32\" for hierarchy \"FluxoDeDados:fd\|FullAdder32:adder\"" {  } { { "FluxoDeDados.vhd" "adder" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FluxoDeDados:fd\|FullAdder32:adder\|FullAdder:a0 " "Elaborating entity \"FullAdder\" for hierarchy \"FluxoDeDados:fd\|FullAdder32:adder\|FullAdder:a0\"" {  } { { "FullAdder32.vhd" "a0" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FullAdder32.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif FluxoDeDados:fd\|romMif:Rom " "Elaborating entity \"romMif\" for hierarchy \"FluxoDeDados:fd\|romMif:Rom\"" {  } { { "FluxoDeDados.vhd" "Rom" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447333 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMif.vhd(23) " "VHDL Signal Declaration warning at romMif.vhd(23): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMif.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/romMif.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110447335 "|mips|FluxoDeDados:fd|romMif:Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way FluxoDeDados:fd\|mux2way:MuxRtRd " "Elaborating entity \"mux2way\" for hierarchy \"FluxoDeDados:fd\|mux2way:MuxRtRd\"" {  } { { "FluxoDeDados.vhd" "MuxRtRd" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores FluxoDeDados:fd\|bancoRegistradores:BankRegister " "Elaborating entity \"bancoRegistradores\" for hierarchy \"FluxoDeDados:fd\|bancoRegistradores:BankRegister\"" {  } { { "FluxoDeDados.vhd" "BankRegister" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend16to32 FluxoDeDados:fd\|extend16to32:Ext " "Elaborating entity \"extend16to32\" for hierarchy \"FluxoDeDados:fd\|extend16to32:Ext\"" {  } { { "FluxoDeDados.vhd" "Ext" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCAlu FluxoDeDados:fd\|UCAlu:UCalu " "Elaborating entity \"UCAlu\" for hierarchy \"FluxoDeDados:fd\|UCAlu:UCalu\"" {  } { { "FluxoDeDados.vhd" "UCalu" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu FluxoDeDados:fd\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\"" {  } { { "FluxoDeDados.vhd" "ALU" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way FluxoDeDados:fd\|alu:ALU\|mux2way:choiceA " "Elaborating entity \"mux2way\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\|mux2way:choiceA\"" {  } { { "alu.vhd" "choiceA" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/alu.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4way FluxoDeDados:fd\|alu:ALU\|mux4way:final " "Elaborating entity \"mux4way\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\|mux4way:final\"" {  } { { "alu.vhd" "final" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 FluxoDeDados:fd\|alu:ALU\|or32:flag " "Elaborating entity \"or32\" for hierarchy \"FluxoDeDados:fd\|alu:ALU\|or32:flag\"" {  } { { "alu.vhd" "flag" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/alu.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram FluxoDeDados:fd\|ram:Ram " "Elaborating entity \"ram\" for hierarchy \"FluxoDeDados:fd\|ram:Ram\"" {  } { { "FluxoDeDados.vhd" "Ram" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder FluxoDeDados:fd\|Decoder:Dec " "Elaborating entity \"Decoder\" for hierarchy \"FluxoDeDados:fd\|Decoder:Dec\"" {  } { { "FluxoDeDados.vhd" "Dec" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador FluxoDeDados:fd\|Registrador:Led_Reg " "Elaborating entity \"Registrador\" for hierarchy \"FluxoDeDados:fd\|Registrador:Led_Reg\"" {  } { { "FluxoDeDados.vhd" "Led_Reg" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/FluxoDeDados.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFd UCFd:ucfd " "Elaborating entity \"UCFd\" for hierarchy \"UCFd:ucfd\"" {  } { { "mips.vhd" "ucfd" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:convhex1 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:convhex1\"" {  } { { "mips.vhd" "convhex1" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub\"" {  } { { "mips.vhd" "detectorSub" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110447444 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FluxoDeDados:fd\|ram:Ram\|ram " "RAM logic \"FluxoDeDados:fd\|ram:Ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "ram.vhd" "ram" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/ram.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1541110448414 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1541110448414 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[0\] GND " "Pin \"opcodeDebug\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|opcodeDebug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[1\] GND " "Pin \"opcodeDebug\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|opcodeDebug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[2\] GND " "Pin \"opcodeDebug\[2\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|opcodeDebug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[3\] GND " "Pin \"opcodeDebug\[3\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|opcodeDebug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[4\] GND " "Pin \"opcodeDebug\[4\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|opcodeDebug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeDebug\[5\] GND " "Pin \"opcodeDebug\[5\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|opcodeDebug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux1Debug GND " "Pin \"Mux1Debug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|Mux1Debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux2Debug GND " "Pin \"Mux2Debug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|Mux2Debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "HabEscritaRegDebug GND " "Pin \"HabEscritaRegDebug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|HabEscritaRegDebug"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux3Debug GND " "Pin \"Mux3Debug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|Mux3Debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mux4Debug GND " "Pin \"Mux4Debug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|Mux4Debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "BEQDebug GND " "Pin \"BEQDebug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|BEQDebug"} { "Warning" "WMLS_MLS_STUCK_PIN" "HabLeMEMDebug GND " "Pin \"HabLeMEMDebug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|HabLeMEMDebug"} { "Warning" "WMLS_MLS_STUCK_PIN" "HabEscMEMDebug GND " "Pin \"HabEscMEMDebug\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|HabEscMEMDebug"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULAopDebug\[0\] GND " "Pin \"ULAopDebug\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|ULAopDebug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULAopDebug\[1\] GND " "Pin \"ULAopDebug\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|ULAopDebug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_PCTeste\[0\] GND " "Pin \"out_PCTeste\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|out_PCTeste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_PCTeste\[1\] GND " "Pin \"out_PCTeste\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541110491951 "|mips|out_PCTeste[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541110491951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541110492741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541110504789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541110506650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541110506650 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541110508556 "|mips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541110508556 "|mips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips.vhd" "" { Text "C:/Users/leo_v/MIPS_Pipeline/Projeto2/mips.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541110508556 "|mips|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541110508556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29116 " "Implemented 29116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541110508557 ""} { "Info" "ICUT_CUT_TM_OPINS" "268 " "Implemented 268 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541110508557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28843 " "Implemented 28843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541110508557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541110508557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541110508728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 19:15:08 2018 " "Processing ended: Thu Nov 01 19:15:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541110508728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541110508728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541110508728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541110508728 ""}
