// Seed: 3503542247
module module_0 (
    id_1,
    id_2#(
        .id_3 (id_4),
        .id_5 (id_6),
        .id_7 (id_8 ^ id_9),
        .id_10(1),
        .id_11(1)
    ),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  output wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire \id_39 ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout tri id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2,
      id_4,
      id_5,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_1,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_8,
      id_8,
      id_5,
      id_5,
      id_1
  );
  inout wire id_4;
  inout reg id_3;
  input wire id_2;
  output wire id_1;
  always id_3 <= 1'b0;
  assign id_6 = -1;
  wire id_9;
  always begin : LABEL_0
    $unsigned(96);
    ;
  end
endmodule
