DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_signed"
)
(DmPackageRef
library "IEEE"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "U_5"
duLibraryName "SAYEH_lib"
duName "ArithmeticUnit"
elements [
]
mwi 0
uid 1374,0
)
(Instance
name "U_0"
duLibraryName "SAYEH_lib"
duName "StatusRegister"
elements [
]
mwi 0
uid 1666,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3735,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 3763,0
)
(Instance
name "U_4"
duLibraryName "SAYEH_lib"
duName "Execute_ctrl"
elements [
]
mwi 0
uid 4146,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@execute_@stage\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@execute_@stage\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@execute_@stage"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Execute_Stage"
)
(vvPair
variable "date"
value "03/20/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "Execute_Stage"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "BARREL-PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SAYEH_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/SAYEH_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/SAYEH_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/SAYEH_lib/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "Execute_Stage"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\@execute_@stage\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Barrel\\Documents\\HDL Designs\\HDS\\SAYEH\\SAYEH_lib\\hds\\Execute_Stage\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "SAYEH"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.0b\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2011a.61\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "17:08:14"
)
(vvPair
variable "unit"
value "Execute_Stage"
)
(vvPair
variable "user"
value "Barrel"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 180,0
optionalChildren [
*1 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "46500,-375,48000,375"
)
(Line
uid 40,0
sl 0
ro 270
xt "46000,0,46500,0"
pts [
"46000,0"
"46500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "49000,-500,51900,500"
st "ctrl_out"
blo "49000,300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 49,0
decl (Decl
n "ctrl_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,47600,42000,48400"
st "ctrl_out     : std_logic_vector(15 DOWNTO 0)
"
)
)
*3 (Net
uid 63,0
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,48400,42000,49200"
st "data_out     : std_logic_vector(15 DOWNTO 0)
"
)
)
*4 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "-4000,26625,-2500,27375"
)
(Line
uid 68,0
sl 0
ro 270
xt "-2500,27000,-2000,27000"
pts [
"-2500,27000"
"-2000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "-6600,26500,-5000,27500"
st "op0"
ju 2
blo "-5000,27300"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 77,0
decl (Decl
n "op0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,44400,42000,45200"
st "op0          : std_logic_vector(15 DOWNTO 0)
"
)
)
*6 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "68000,1625,69500,2375"
)
(Line
uid 82,0
sl 0
ro 270
xt "69500,2000,70000,2000"
pts [
"69500,2000"
"70000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "65400,1500,67000,2500"
st "op1"
ju 2
blo "67000,2300"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 91,0
decl (Decl
n "op1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,45200,42000,46000"
st "op1          : std_logic_vector(15 DOWNTO 0)
"
)
)
*8 (Grouping
uid 137,0
optionalChildren [
*9 (CommentText
uid 139,0
shape (Rectangle
uid 140,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,44000,65000,45000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 141,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,44000,59600,45000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 142,0
shape (Rectangle
uid 143,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,40000,69000,41000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 144,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,40000,68200,41000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 145,0
shape (Rectangle
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,42000,65000,43000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 147,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,42000,58200,43000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 148,0
shape (Rectangle
uid 149,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,42000,48000,43000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 150,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,42000,46300,43000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 151,0
shape (Rectangle
uid 152,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,41000,85000,45000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 153,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,41200,74400,42200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 154,0
shape (Rectangle
uid 155,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "69000,40000,85000,41000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 156,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "69200,40000,72200,41000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 157,0
shape (Rectangle
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,40000,65000,42000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 159,0
va (VaSet
fg "32768,0,0"
)
xt "51150,40500,57850,41500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 160,0
shape (Rectangle
uid 161,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,43000,48000,44000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 162,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,43000,46300,44000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 163,0
shape (Rectangle
uid 164,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,44000,48000,45000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 165,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,44000,46900,45000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 166,0
shape (Rectangle
uid 167,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,43000,65000,44000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 168,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,43000,60500,44000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 138,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "44000,40000,85000,45000"
)
oxt "14000,66000,55000,71000"
)
*19 (PortIoOut
uid 259,0
shape (CompositeShape
uid 260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 261,0
sl 0
ro 270
xt "108500,26625,110000,27375"
)
(Line
uid 262,0
sl 0
ro 270
xt "108000,27000,108500,27000"
pts [
"108000,27000"
"108500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 263,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 264,0
va (VaSet
font "arial,8,0"
)
xt "111000,26500,114200,27500"
st "data_out"
blo "111000,27300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 318,0
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 10,0
)
declText (MLText
uid 319,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,46000,41500,46800"
st "reg_addr     : std_logic_vector(2 DOWNTO 0)
"
)
)
*21 (PortIoOut
uid 1111,0
shape (CompositeShape
uid 1112,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1113,0
sl 0
ro 270
xt "46500,625,48000,1375"
)
(Line
uid 1114,0
sl 0
ro 270
xt "46000,1000,46500,1000"
pts [
"46000,1000"
"46500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1115,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1116,0
va (VaSet
font "arial,8,0"
)
xt "49000,500,51000,1500"
st "jump"
blo "49000,1300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 1177,0
decl (Decl
n "jump"
t "std_logic"
o 23
suid 32,0
)
declText (MLText
uid 1178,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,49200,31500,50000"
st "jump         : std_logic
"
)
)
*23 (SaComponent
uid 1374,0
optionalChildren [
*24 (CptPort
uid 1310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1311,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,13625,72000,14375"
)
tg (CPTG
uid 1312,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1313,0
va (VaSet
font "arial,8,0"
)
xt "73000,13500,76900,14500"
st "A : (15:0)"
blo "73000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "A"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*25 (CptPort
uid 1314,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1315,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,1625,72000,2375"
)
tg (CPTG
uid 1316,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1317,0
va (VaSet
font "arial,8,0"
)
xt "73000,1500,76900,2500"
st "B : (15:0)"
blo "73000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "B"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*26 (CptPort
uid 1318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1319,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,3625,72000,4375"
)
tg (CPTG
uid 1320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1321,0
va (VaSet
font "arial,8,0"
)
xt "73000,3500,75700,4500"
st "B15to0"
blo "73000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "B15to0"
t "std_logic"
o 3
)
)
)
*27 (CptPort
uid 1322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,4625,72000,5375"
)
tg (CPTG
uid 1324,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1325,0
va (VaSet
font "arial,8,0"
)
xt "73000,4500,75600,5500"
st "AandB"
blo "73000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "AandB"
t "std_logic"
o 4
)
)
)
*28 (CptPort
uid 1326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,5625,72000,6375"
)
tg (CPTG
uid 1328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1329,0
va (VaSet
font "arial,8,0"
)
xt "73000,5500,75100,6500"
st "AorB"
blo "73000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "AorB"
t "std_logic"
o 5
)
)
)
*29 (CptPort
uid 1330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,6625,72000,7375"
)
tg (CPTG
uid 1332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1333,0
va (VaSet
font "arial,8,0"
)
xt "73000,6500,74900,7500"
st "notB"
blo "73000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "notB"
t "std_logic"
o 6
)
)
)
*30 (CptPort
uid 1334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,7625,72000,8375"
)
tg (CPTG
uid 1336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1337,0
va (VaSet
font "arial,8,0"
)
xt "73000,7500,74900,8500"
st "shlB"
blo "73000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "shlB"
t "std_logic"
o 7
)
)
)
*31 (CptPort
uid 1338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,8625,72000,9375"
)
tg (CPTG
uid 1340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1341,0
va (VaSet
font "arial,8,0"
)
xt "73000,8500,75000,9500"
st "shrB"
blo "73000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "shrB"
t "std_logic"
o 8
)
)
)
*32 (CptPort
uid 1342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,9625,72000,10375"
)
tg (CPTG
uid 1344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1345,0
va (VaSet
font "arial,8,0"
)
xt "73000,9500,75600,10500"
st "AaddB"
blo "73000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "AaddB"
t "std_logic"
o 9
)
)
)
*33 (CptPort
uid 1346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,10625,72000,11375"
)
tg (CPTG
uid 1348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1349,0
va (VaSet
font "arial,8,0"
)
xt "73000,10500,75600,11500"
st "AsubB"
blo "73000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "AsubB"
t "std_logic"
o 10
)
)
)
*34 (CptPort
uid 1350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,11625,72000,12375"
)
tg (CPTG
uid 1352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1353,0
va (VaSet
font "arial,8,0"
)
xt "73000,11500,75600,12500"
st "AmulB"
blo "73000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "AmulB"
t "std_logic"
o 11
)
)
)
*35 (CptPort
uid 1354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,12625,72000,13375"
)
tg (CPTG
uid 1356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1357,0
va (VaSet
font "arial,8,0"
)
xt "73000,12500,75800,13500"
st "AcmpB"
blo "73000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "AcmpB"
t "std_logic"
o 12
)
)
)
*36 (CptPort
uid 1358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,11625,83750,12375"
)
tg (CPTG
uid 1360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1361,0
va (VaSet
font "arial,8,0"
)
xt "76600,11500,82000,12500"
st "aluout : (15:0)"
ju 2
blo "82000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "aluout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
)
)
)
*37 (CptPort
uid 1362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,2625,72000,3375"
)
tg (CPTG
uid 1364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1365,0
va (VaSet
font "arial,8,0"
)
xt "73000,2500,74400,3500"
st "cin"
blo "73000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "cin"
t "std_logic"
o 14
)
)
)
*38 (CptPort
uid 1366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1367,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,12625,83750,13375"
)
tg (CPTG
uid 1368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1369,0
va (VaSet
font "arial,8,0"
)
xt "80200,12500,82000,13500"
st "zout"
ju 2
blo "82000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "zout"
t "std_logic"
o 15
)
)
)
*39 (CptPort
uid 1370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,13625,83750,14375"
)
tg (CPTG
uid 1372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1373,0
va (VaSet
font "arial,8,0"
)
xt "80200,13500,82000,14500"
st "cout"
ju 2
blo "82000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cout"
t "std_logic"
o 16
)
)
)
]
shape (Rectangle
uid 1375,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,1000,83000,15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1376,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 1377,0
va (VaSet
font "arial,8,1"
)
xt "74400,15000,78700,16000"
st "SAYEH_lib"
blo "74400,15800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 1378,0
va (VaSet
font "arial,8,1"
)
xt "74400,16000,80600,17000"
st "ArithmeticUnit"
blo "74400,16800"
tm "CptNameMgr"
)
*42 (Text
uid 1379,0
va (VaSet
font "arial,8,1"
)
xt "74400,17000,76200,18000"
st "U_5"
blo "74400,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1380,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1381,0
text (MLText
uid 1382,0
va (VaSet
font "Courier New,8,0"
)
xt "78000,1000,78000,1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1383,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,13250,73750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*43 (Net
uid 1546,0
decl (Decl
n "B15to0"
t "std_logic"
o 24
suid 37,0
)
declText (MLText
uid 1547,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,57400,35000,58200"
st "SIGNAL B15to0       : std_logic
"
)
)
*44 (Net
uid 1552,0
decl (Decl
n "AandB"
t "std_logic"
o 25
suid 38,0
)
declText (MLText
uid 1553,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,53400,35000,54200"
st "SIGNAL AandB        : std_logic
"
)
)
*45 (Net
uid 1558,0
decl (Decl
n "notB"
t "std_logic"
o 26
suid 39,0
)
declText (MLText
uid 1559,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,61400,35000,62200"
st "SIGNAL notB         : std_logic
"
)
)
*46 (Net
uid 1564,0
decl (Decl
n "AorB"
t "std_logic"
o 27
suid 40,0
)
declText (MLText
uid 1565,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,55800,35000,56600"
st "SIGNAL AorB         : std_logic
"
)
)
*47 (Net
uid 1570,0
decl (Decl
n "shlB"
t "std_logic"
o 28
suid 41,0
)
declText (MLText
uid 1571,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,65400,35000,66200"
st "SIGNAL shlB         : std_logic
"
)
)
*48 (Net
uid 1576,0
decl (Decl
n "shrB"
t "std_logic"
o 29
suid 42,0
)
declText (MLText
uid 1577,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,66200,35000,67000"
st "SIGNAL shrB         : std_logic
"
)
)
*49 (Net
uid 1582,0
decl (Decl
n "AaddB"
t "std_logic"
o 30
suid 43,0
)
declText (MLText
uid 1583,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,52600,35000,53400"
st "SIGNAL AaddB        : std_logic
"
)
)
*50 (Net
uid 1588,0
decl (Decl
n "AsubB"
t "std_logic"
o 31
suid 44,0
)
declText (MLText
uid 1589,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,56600,35000,57400"
st "SIGNAL AsubB        : std_logic
"
)
)
*51 (Net
uid 1594,0
decl (Decl
n "AmulB"
t "std_logic"
o 32
suid 45,0
)
declText (MLText
uid 1595,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,55000,35000,55800"
st "SIGNAL AmulB        : std_logic
"
)
)
*52 (Net
uid 1600,0
decl (Decl
n "AcmpB"
t "std_logic"
o 33
suid 46,0
)
declText (MLText
uid 1601,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,54200,35000,55000"
st "SIGNAL AcmpB        : std_logic
"
)
)
*53 (SaComponent
uid 1666,0
optionalChildren [
*54 (CptPort
uid 1626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,11625,12000,12375"
)
tg (CPTG
uid 1628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1629,0
va (VaSet
font "arial,8,0"
)
xt "13000,11500,14600,12500"
st "Cin"
blo "13000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "Cin"
t "std_logic"
o 1
)
)
)
*55 (CptPort
uid 1630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,10625,12000,11375"
)
tg (CPTG
uid 1632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1633,0
va (VaSet
font "arial,8,0"
)
xt "13000,10500,14500,11500"
st "Zin"
blo "13000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "Zin"
t "std_logic"
o 2
)
)
)
*56 (CptPort
uid 1634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,12625,12000,13375"
)
tg (CPTG
uid 1636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1637,0
va (VaSet
font "arial,8,0"
)
xt "13000,12500,15900,13500"
st "SRload"
blo "13000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "SRload"
t "std_logic"
o 3
)
)
)
*57 (CptPort
uid 1638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,9625,12000,10375"
)
tg (CPTG
uid 1640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1641,0
va (VaSet
font "arial,8,0"
)
xt "13000,9500,14300,10500"
st "clk"
blo "13000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
*58 (CptPort
uid 1642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,13625,12000,14375"
)
tg (CPTG
uid 1644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1645,0
va (VaSet
font "arial,8,0"
)
xt "13000,13500,15000,14500"
st "Cset"
blo "13000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "Cset"
t "std_logic"
o 5
)
)
)
*59 (CptPort
uid 1646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,15625,12000,16375"
)
tg (CPTG
uid 1648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1649,0
va (VaSet
font "arial,8,0"
)
xt "13000,15500,15700,16500"
st "Creset"
blo "13000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "Creset"
t "std_logic"
o 6
)
)
)
*60 (CptPort
uid 1650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,14625,12000,15375"
)
tg (CPTG
uid 1652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1653,0
va (VaSet
font "arial,8,0"
)
xt "13000,14500,14900,15500"
st "Zset"
blo "13000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "Zset"
t "std_logic"
o 7
)
)
)
*61 (CptPort
uid 1654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "11250,16625,12000,17375"
)
tg (CPTG
uid 1656,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1657,0
va (VaSet
font "arial,8,0"
)
xt "13000,16500,15600,17500"
st "Zreset"
blo "13000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "Zreset"
t "std_logic"
o 8
)
)
)
*62 (CptPort
uid 1658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,9625,19750,10375"
)
tg (CPTG
uid 1660,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1661,0
va (VaSet
font "arial,8,0"
)
xt "16000,9500,18000,10500"
st "Cout"
ju 2
blo "18000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Cout"
t "std_logic"
o 9
)
)
)
*63 (CptPort
uid 1662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,10625,19750,11375"
)
tg (CPTG
uid 1664,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1665,0
va (VaSet
font "arial,8,0"
)
xt "16100,10500,18000,11500"
st "Zout"
ju 2
blo "18000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Zout"
t "std_logic"
o 10
)
)
)
]
shape (Rectangle
uid 1667,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "12000,9000,19000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1668,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 1669,0
va (VaSet
font "arial,8,1"
)
xt "12350,18000,16650,19000"
st "SAYEH_lib"
blo "12350,18800"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 1670,0
va (VaSet
font "arial,8,1"
)
xt "12350,19000,18650,20000"
st "StatusRegister"
blo "12350,19800"
tm "CptNameMgr"
)
*66 (Text
uid 1671,0
va (VaSet
font "arial,8,1"
)
xt "12350,20000,14150,21000"
st "U_0"
blo "12350,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1672,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1673,0
text (MLText
uid 1674,0
va (VaSet
font "Courier New,8,0"
)
xt "16000,9000,16000,9000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1675,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "12250,16250,13750,17750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*67 (Net
uid 1688,0
decl (Decl
n "cin"
t "std_logic"
o 23
suid 48,0
)
declText (MLText
uid 1689,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,59800,35000,60600"
st "SIGNAL cin          : std_logic
"
)
)
*68 (Net
uid 1694,0
decl (Decl
n "cout"
t "std_logic"
o 24
suid 49,0
)
declText (MLText
uid 1695,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,60600,35000,61400"
st "SIGNAL cout         : std_logic
"
)
)
*69 (Net
uid 1700,0
decl (Decl
n "zout"
t "std_logic"
o 25
suid 50,0
)
declText (MLText
uid 1701,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,67000,35000,67800"
st "SIGNAL zout         : std_logic
"
)
)
*70 (Net
uid 1706,0
decl (Decl
n "set_zero"
t "std_logic"
o 26
suid 51,0
)
declText (MLText
uid 1707,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,64600,35000,65400"
st "SIGNAL set_zero     : std_logic
"
)
)
*71 (Net
uid 1712,0
decl (Decl
n "set_carry"
t "std_logic"
o 27
suid 52,0
)
declText (MLText
uid 1713,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,63800,35000,64600"
st "SIGNAL set_carry    : std_logic
"
)
)
*72 (Net
uid 1718,0
decl (Decl
n "reset_zero"
t "std_logic"
o 28
suid 53,0
)
declText (MLText
uid 1719,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,63000,35000,63800"
st "SIGNAL reset_zero   : std_logic
"
)
)
*73 (Net
uid 1724,0
decl (Decl
n "reset_carry"
t "std_logic"
o 29
suid 54,0
)
declText (MLText
uid 1725,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,62200,35000,63000"
st "SIGNAL reset_carry  : std_logic
"
)
)
*74 (PortIoIn
uid 1742,0
shape (CompositeShape
uid 1743,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1744,0
sl 0
ro 270
xt "8000,9625,9500,10375"
)
(Line
uid 1745,0
sl 0
ro 270
xt "9500,10000,10000,10000"
pts [
"9500,10000"
"10000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1746,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1747,0
va (VaSet
font "arial,8,0"
)
xt "4900,9500,7000,10500"
st "clock"
ju 2
blo "7000,10300"
tm "WireNameMgr"
)
)
)
*75 (Net
uid 1766,0
decl (Decl
n "clock"
t "std_logic"
o 30
suid 56,0
)
declText (MLText
uid 1767,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,42000,31500,42800"
st "clock        : std_logic
"
)
)
*76 (Net
uid 1862,0
decl (Decl
n "SRload"
t "std_logic"
o 31
suid 57,0
)
declText (MLText
uid 1863,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,58200,35000,59000"
st "SIGNAL SRload       : std_logic
"
)
)
*77 (PortIoIn
uid 1912,0
shape (CompositeShape
uid 1913,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1914,0
sl 0
ro 270
xt "28000,625,29500,1375"
)
(Line
uid 1915,0
sl 0
ro 270
xt "29500,1000,30000,1000"
pts [
"29500,1000"
"30000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1916,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1917,0
va (VaSet
font "arial,8,0"
)
xt "25500,500,27000,1500"
st "ctrl"
ju 2
blo "27000,1300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 1928,0
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 59,0
)
declText (MLText
uid 1929,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,42800,42000,43600"
st "ctrl         : std_logic_vector(15 DOWNTO 0)
"
)
)
*79 (Net
uid 1948,0
decl (Decl
n "Zout1"
t "std_logic"
o 32
suid 60,0
)
declText (MLText
uid 1949,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,59000,35000,59800"
st "SIGNAL Zout1        : std_logic
"
)
)
*80 (Net
uid 3039,0
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 62,0
)
declText (MLText
uid 3040,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,43600,42000,44400"
st "mem_addr     : std_logic_vector(15 DOWNTO 0)
"
)
)
*81 (PortIoIn
uid 3338,0
shape (CompositeShape
uid 3339,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3340,0
sl 0
ro 270
xt "10000,32625,11500,33375"
)
(Line
uid 3341,0
sl 0
ro 270
xt "11500,33000,12000,33000"
pts [
"11500,33000"
"12000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3342,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3343,0
va (VaSet
font "arial,8,0"
)
xt "5100,32500,9000,33500"
st "mem_addr"
ju 2
blo "9000,33300"
tm "WireNameMgr"
)
)
)
*82 (PortIoIn
uid 3344,0
shape (CompositeShape
uid 3345,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3346,0
sl 0
ro 270
xt "33000,32625,34500,33375"
)
(Line
uid 3347,0
sl 0
ro 270
xt "34500,33000,35000,33000"
pts [
"34500,33000"
"35000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3348,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3349,0
va (VaSet
font "arial,8,0"
)
xt "28500,32500,32000,33500"
st "reg_addr"
ju 2
blo "32000,33300"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 3364,0
shape (CompositeShape
uid 3365,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3366,0
sl 0
ro 270
xt "19500,32625,21000,33375"
)
(Line
uid 3367,0
sl 0
ro 270
xt "19000,33000,19500,33000"
pts [
"19000,33000"
"19500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3368,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3369,0
va (VaSet
font "arial,8,0"
)
xt "22000,32500,27700,33500"
st "mem_addr_out"
blo "22000,33300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 3370,0
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 64,0
)
declText (MLText
uid 3371,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,50000,42000,50800"
st "mem_addr_out : std_logic_vector(15 DOWNTO 0)
"
)
)
*85 (PortIoOut
uid 3394,0
shape (CompositeShape
uid 3395,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3396,0
sl 0
ro 270
xt "42500,32625,44000,33375"
)
(Line
uid 3397,0
sl 0
ro 270
xt "42000,33000,42500,33000"
pts [
"42000,33000"
"42500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3398,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3399,0
va (VaSet
font "arial,8,0"
)
xt "45000,32500,50300,33500"
st "reg_addr_out"
blo "45000,33300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 3408,0
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 32
suid 67,0
)
declText (MLText
uid 3409,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,50800,41500,51600"
st "reg_addr_out : std_logic_vector(2 DOWNTO 0)
"
)
)
*87 (MWC
uid 3735,0
optionalChildren [
*88 (CptPort
uid 3718,0
optionalChildren [
*89 (Line
uid 3722,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "36000,33000,37000,33000"
pts [
"36000,33000"
"37000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3719,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "35250,32625,36000,33375"
)
tg (CPTG
uid 3720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3721,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "33000,32500,34400,33500"
st "din"
blo "33000,33300"
)
s (Text
uid 3744,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "33000,33500,33000,33500"
blo "33000,33500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 1,0
)
)
)
*90 (CptPort
uid 3723,0
optionalChildren [
*91 (Line
uid 3727,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "40000,33000,41000,33000"
pts [
"41000,33000"
"40000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3724,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "41000,32625,41750,33375"
)
tg (CPTG
uid 3725,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3726,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "42200,32500,44000,33500"
st "dout"
ju 2
blo "44000,33300"
)
s (Text
uid 3745,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "44000,33500,44000,33500"
ju 2
blo "44000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 32
suid 2,0
)
)
)
*92 (Grouping
uid 3728,0
optionalChildren [
*93 (CommentGraphic
uid 3730,0
shape (CustomPolygon
pts [
"37000,31000"
"40000,33000"
"37000,35000"
"37000,31000"
]
uid 3731,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "37000,31000,40000,35000"
)
oxt "7000,6000,10000,10000"
)
*94 (CommentText
uid 3732,0
shape (Rectangle
uid 3733,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "37000,32000,39250,34000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 3734,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "37275,32500,38975,33500"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3729,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "37000,31000,40000,35000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3736,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "36000,31000,41000,35000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3737,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 3738,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "38350,33100,43150,34100"
st "moduleware"
blo "38350,33900"
)
*96 (Text
uid 3739,0
va (VaSet
font "arial,8,0"
)
xt "38350,34100,39950,35100"
st "buff"
blo "38350,34900"
)
*97 (Text
uid 3740,0
va (VaSet
font "arial,8,0"
)
xt "38350,35100,40150,36100"
st "U_1"
blo "38350,35900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3741,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3742,0
text (MLText
uid 3743,0
va (VaSet
font "arial,8,0"
)
xt "33000,12400,33000,12400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*98 (MWC
uid 3763,0
optionalChildren [
*99 (CptPort
uid 3746,0
optionalChildren [
*100 (Line
uid 3750,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "13000,33000,14000,33000"
pts [
"13000,33000"
"14000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3747,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "12250,32625,13000,33375"
)
tg (CPTG
uid 3748,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3749,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,32500,11400,33500"
st "din"
blo "10000,33300"
)
s (Text
uid 3772,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "10000,33500,10000,33500"
blo "10000,33500"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 1,0
)
)
)
*101 (CptPort
uid 3751,0
optionalChildren [
*102 (Line
uid 3755,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "17000,33000,18000,33000"
pts [
"18000,33000"
"17000,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3752,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "18000,32625,18750,33375"
)
tg (CPTG
uid 3753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3754,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "19200,32500,21000,33500"
st "dout"
ju 2
blo "21000,33300"
)
s (Text
uid 3773,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "21000,33500,21000,33500"
ju 2
blo "21000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 2,0
)
)
)
*103 (Grouping
uid 3756,0
optionalChildren [
*104 (CommentGraphic
uid 3758,0
shape (CustomPolygon
pts [
"14000,31000"
"17000,33000"
"14000,35000"
"14000,31000"
]
uid 3759,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "14000,31000,17000,35000"
)
oxt "7000,6000,10000,10000"
)
*105 (CommentText
uid 3760,0
shape (Rectangle
uid 3761,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "14000,32000,16250,34000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 3762,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "14275,32500,15975,33500"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 3757,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "14000,31000,17000,35000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 3764,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "13000,31000,18000,35000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 3765,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 3766,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "15350,33100,20150,34100"
st "moduleware"
blo "15350,33900"
)
*107 (Text
uid 3767,0
va (VaSet
font "arial,8,0"
)
xt "15350,34100,16950,35100"
st "buff"
blo "15350,34900"
)
*108 (Text
uid 3768,0
va (VaSet
font "arial,8,0"
)
xt "15350,35100,17150,36100"
st "U_2"
blo "15350,35900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3769,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3770,0
text (MLText
uid 3771,0
va (VaSet
font "arial,8,0"
)
xt "10000,12400,10000,12400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*109 (SaComponent
uid 4146,0
optionalChildren [
*110 (CptPort
uid 4062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,-375,32000,375"
)
tg (CPTG
uid 4064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4065,0
va (VaSet
font "arial,8,0"
)
xt "33000,-500,35100,500"
st "carry"
blo "33000,300"
)
)
thePort (LogicalPort
decl (Decl
n "carry"
t "std_logic"
o 1
)
)
)
*111 (CptPort
uid 4066,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4067,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,625,32000,1375"
)
tg (CPTG
uid 4068,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4069,0
va (VaSet
font "arial,8,0"
)
xt "33000,500,37500,1500"
st "ctrl : (15:0)"
blo "33000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*112 (CptPort
uid 4070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,1625,32000,2375"
)
tg (CPTG
uid 4072,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4073,0
va (VaSet
font "arial,8,0"
)
xt "33000,1500,34900,2500"
st "zero"
blo "33000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "zero"
t "std_logic"
o 3
)
)
)
*113 (CptPort
uid 4074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,2625,32000,3375"
)
tg (CPTG
uid 4076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4077,0
va (VaSet
font "arial,8,0"
)
xt "33000,2500,35100,3500"
st "reset"
blo "33000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 4
)
)
)
*114 (CptPort
uid 4078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,8625,45750,9375"
)
tg (CPTG
uid 4080,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4081,0
va (VaSet
font "arial,8,0"
)
xt "41400,8500,44000,9500"
st "AaddB"
ju 2
blo "44000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AaddB"
t "std_logic"
o 5
)
)
)
*115 (CptPort
uid 4082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4083,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,3625,45750,4375"
)
tg (CPTG
uid 4084,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4085,0
va (VaSet
font "arial,8,0"
)
xt "41400,3500,44000,4500"
st "AandB"
ju 2
blo "44000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AandB"
t "std_logic"
o 6
)
)
)
*116 (CptPort
uid 4086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,11625,45750,12375"
)
tg (CPTG
uid 4088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4089,0
va (VaSet
font "arial,8,0"
)
xt "41200,11500,44000,12500"
st "AcmpB"
ju 2
blo "44000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AcmpB"
t "std_logic"
o 7
)
)
)
*117 (CptPort
uid 4090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,10625,45750,11375"
)
tg (CPTG
uid 4092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4093,0
va (VaSet
font "arial,8,0"
)
xt "41400,10500,44000,11500"
st "AmulB"
ju 2
blo "44000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AmulB"
t "std_logic"
o 8
)
)
)
*118 (CptPort
uid 4094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,4625,45750,5375"
)
tg (CPTG
uid 4096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4097,0
va (VaSet
font "arial,8,0"
)
xt "41900,4500,44000,5500"
st "AorB"
ju 2
blo "44000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AorB"
t "std_logic"
o 9
)
)
)
*119 (CptPort
uid 4098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,9625,45750,10375"
)
tg (CPTG
uid 4100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4101,0
va (VaSet
font "arial,8,0"
)
xt "41400,9500,44000,10500"
st "AsubB"
ju 2
blo "44000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "AsubB"
t "std_logic"
o 10
)
)
)
*120 (CptPort
uid 4102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,2625,45750,3375"
)
tg (CPTG
uid 4104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4105,0
va (VaSet
font "arial,8,0"
)
xt "41300,2500,44000,3500"
st "B15to0"
ju 2
blo "44000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "B15to0"
t "std_logic"
o 11
)
)
)
*121 (CptPort
uid 4106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,12625,45750,13375"
)
tg (CPTG
uid 4108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4109,0
va (VaSet
font "arial,8,0"
)
xt "41100,12500,44000,13500"
st "SRload"
ju 2
blo "44000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SRload"
t "std_logic"
o 12
)
)
)
*122 (CptPort
uid 4110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,-375,45750,375"
)
tg (CPTG
uid 4112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4113,0
va (VaSet
font "arial,8,0"
)
xt "38100,-500,44000,500"
st "ctrl_out : (15:0)"
ju 2
blo "44000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ctrl_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
)
)
)
*123 (CptPort
uid 4114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4115,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,625,45750,1375"
)
tg (CPTG
uid 4116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4117,0
va (VaSet
font "arial,8,0"
)
xt "42000,500,44000,1500"
st "jump"
ju 2
blo "44000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "jump"
t "std_logic"
o 14
)
)
)
*124 (CptPort
uid 4118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,5625,45750,6375"
)
tg (CPTG
uid 4120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4121,0
va (VaSet
font "arial,8,0"
)
xt "42100,5500,44000,6500"
st "notB"
ju 2
blo "44000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "notB"
t "std_logic"
o 15
)
)
)
*125 (CptPort
uid 4122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,15625,45750,16375"
)
tg (CPTG
uid 4124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4125,0
va (VaSet
font "arial,8,0"
)
xt "39400,15500,44000,16500"
st "reset_carry"
ju 2
blo "44000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_carry"
t "std_logic"
o 16
)
)
)
*126 (CptPort
uid 4126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,16625,45750,17375"
)
tg (CPTG
uid 4128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4129,0
va (VaSet
font "arial,8,0"
)
xt "39600,16500,44000,17500"
st "reset_zero"
ju 2
blo "44000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reset_zero"
t "std_logic"
o 17
)
)
)
*127 (CptPort
uid 4130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,13625,45750,14375"
)
tg (CPTG
uid 4132,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4133,0
va (VaSet
font "arial,8,0"
)
xt "40500,13500,44000,14500"
st "set_carry"
ju 2
blo "44000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "set_carry"
t "std_logic"
o 18
)
)
)
*128 (CptPort
uid 4134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,14625,45750,15375"
)
tg (CPTG
uid 4136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4137,0
va (VaSet
font "arial,8,0"
)
xt "40700,14500,44000,15500"
st "set_zero"
ju 2
blo "44000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "set_zero"
t "std_logic"
o 19
)
)
)
*129 (CptPort
uid 4138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,6625,45750,7375"
)
tg (CPTG
uid 4140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4141,0
va (VaSet
font "arial,8,0"
)
xt "42100,6500,44000,7500"
st "shlB"
ju 2
blo "44000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shlB"
t "std_logic"
o 20
)
)
)
*130 (CptPort
uid 4142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45000,7625,45750,8375"
)
tg (CPTG
uid 4144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4145,0
va (VaSet
font "arial,8,0"
)
xt "42000,7500,44000,8500"
st "shrB"
ju 2
blo "44000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shrB"
t "std_logic"
o 21
)
)
)
]
shape (Rectangle
uid 4147,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,-1000,45000,18000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4148,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 4149,0
va (VaSet
font "arial,8,1"
)
xt "34850,9000,39150,10000"
st "SAYEH_lib"
blo "34850,9800"
tm "BdLibraryNameMgr"
)
*132 (Text
uid 4150,0
va (VaSet
font "arial,8,1"
)
xt "34850,10000,40150,11000"
st "Execute_ctrl"
blo "34850,10800"
tm "CptNameMgr"
)
*133 (Text
uid 4151,0
va (VaSet
font "arial,8,1"
)
xt "34850,11000,36650,12000"
st "U_4"
blo "34850,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4152,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4153,0
text (MLText
uid 4154,0
va (VaSet
font "Courier New,8,0"
)
xt "38500,2000,38500,2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 4155,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "32250,16250,33750,17750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*134 (PortIoIn
uid 4172,0
shape (CompositeShape
uid 4173,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4174,0
sl 0
ro 270
xt "21000,2625,22500,3375"
)
(Line
uid 4175,0
sl 0
ro 270
xt "22500,3000,23000,3000"
pts [
"22500,3000"
"23000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 4176,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4177,0
va (VaSet
font "arial,8,0"
)
xt "17900,2500,20000,3500"
st "reset"
ju 2
blo "20000,3300"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 4186,0
decl (Decl
n "reset"
t "std_logic"
o 31
suid 69,0
)
declText (MLText
uid 4187,0
va (VaSet
font "Courier New,8,0"
)
xt "18000,46800,31500,47600"
st "reset        : std_logic
"
)
)
*136 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "-2000,14000,71250,27000"
pts [
"-2000,27000"
"66000,27000"
"66000,14000"
"71250,14000"
]
)
start &4
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,13000,69600,14000"
st "op0"
blo "68000,13800"
tm "WireNameMgr"
)
)
on &5
)
*137 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "70000,2000,71250,2000"
pts [
"70000,2000"
"71250,2000"
]
)
start &6
end &25
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "70000,1000,71600,2000"
st "op1"
blo "70000,1800"
tm "WireNameMgr"
)
)
on &7
)
*138 (Wire
uid 310,0
shape (OrthoPolyLine
uid 311,0
va (VaSet
vasetType 3
)
xt "35000,33000,36000,33000"
pts [
"35000,33000"
"36000,33000"
]
)
start &82
end &88
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,32000,35500,33000"
st "reg_addr"
blo "32000,32800"
tm "WireNameMgr"
)
)
on &20
)
*139 (Wire
uid 1179,0
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
)
xt "45750,1000,46000,1000"
pts [
"45750,1000"
"46000,1000"
"46000,1000"
]
)
start &123
end &21
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1182,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "45000,0,47000,1000"
st "jump"
blo "45000,800"
tm "WireNameMgr"
)
)
on &22
)
*140 (Wire
uid 1696,0
shape (OrthoPolyLine
uid 1697,0
va (VaSet
vasetType 3
)
xt "1000,12000,89000,24000"
pts [
"83750,14000"
"89000,14000"
"89000,24000"
"1000,24000"
"1000,12000"
"11250,12000"
]
)
start &39
end &54
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1699,0
va (VaSet
font "arial,8,0"
)
xt "84000,13000,85800,14000"
st "cout"
blo "84000,13800"
tm "WireNameMgr"
)
)
on &68
)
*141 (Wire
uid 1702,0
shape (OrthoPolyLine
uid 1703,0
va (VaSet
vasetType 3
)
xt "0,11000,90000,25000"
pts [
"83750,13000"
"90000,13000"
"90000,25000"
"0,25000"
"0,11000"
"11250,11000"
]
)
start &38
end &55
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1705,0
va (VaSet
font "arial,8,0"
)
xt "84000,12000,85800,13000"
st "zout"
blo "84000,12800"
tm "WireNameMgr"
)
)
on &69
)
*142 (Wire
uid 1708,0
shape (OrthoPolyLine
uid 1709,0
va (VaSet
vasetType 3
)
xt "4000,15000,71000,21000"
pts [
"45750,15000"
"71000,15000"
"71000,21000"
"4000,21000"
"4000,15000"
"11250,15000"
]
)
start &128
end &60
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1711,0
va (VaSet
font "arial,8,0"
)
xt "46000,14000,49300,15000"
st "set_zero"
blo "46000,14800"
tm "WireNameMgr"
)
)
on &70
)
*143 (Wire
uid 1714,0
shape (OrthoPolyLine
uid 1715,0
va (VaSet
vasetType 3
)
xt "3000,14000,72000,22000"
pts [
"45750,14000"
"72000,14000"
"72000,22000"
"3000,22000"
"3000,14000"
"11250,14000"
]
)
start &127
end &58
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1717,0
va (VaSet
font "arial,8,0"
)
xt "46000,13000,49500,14000"
st "set_carry"
blo "46000,13800"
tm "WireNameMgr"
)
)
on &71
)
*144 (Wire
uid 1720,0
shape (OrthoPolyLine
uid 1721,0
va (VaSet
vasetType 3
)
xt "6000,17000,73000,19000"
pts [
"45750,17000"
"73000,17000"
"73000,19000"
"6000,19000"
"6000,17000"
"11250,17000"
]
)
start &126
end &61
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1723,0
va (VaSet
font "arial,8,0"
)
xt "46000,16000,50400,17000"
st "reset_zero"
blo "46000,16800"
tm "WireNameMgr"
)
)
on &72
)
*145 (Wire
uid 1726,0
shape (OrthoPolyLine
uid 1727,0
va (VaSet
vasetType 3
)
xt "5000,16000,74000,20000"
pts [
"45750,16000"
"74000,16000"
"74000,20000"
"5000,20000"
"5000,16000"
"11250,16000"
]
)
start &125
end &59
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1729,0
va (VaSet
font "arial,8,0"
)
xt "46000,15000,50600,16000"
st "reset_carry"
blo "46000,15800"
tm "WireNameMgr"
)
)
on &73
)
*146 (Wire
uid 1748,0
shape (OrthoPolyLine
uid 1749,0
va (VaSet
vasetType 3
)
xt "10000,10000,11250,10000"
pts [
"10000,10000"
"11250,10000"
]
)
start &74
end &57
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1753,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,9000,12100,10000"
st "clock"
blo "10000,9800"
tm "WireNameMgr"
)
)
on &75
)
*147 (Wire
uid 1864,0
shape (OrthoPolyLine
uid 1865,0
va (VaSet
vasetType 3
)
xt "2000,13000,60000,23000"
pts [
"45750,13000"
"60000,13000"
"60000,23000"
"2000,23000"
"2000,13000"
"11250,13000"
]
)
start &121
end &56
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1866,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1867,0
va (VaSet
font "arial,8,0"
)
xt "46000,12000,48900,13000"
st "SRload"
blo "46000,12800"
tm "WireNameMgr"
)
)
on &76
)
*148 (Wire
uid 1918,0
shape (OrthoPolyLine
uid 1919,0
va (VaSet
vasetType 3
)
xt "30000,1000,31250,1000"
pts [
"30000,1000"
"31250,1000"
]
)
start &77
end &111
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1923,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,0,29500,1000"
st "ctrl"
blo "28000,800"
tm "WireNameMgr"
)
)
on &78
)
*149 (Wire
uid 1942,0
shape (OrthoPolyLine
uid 1943,0
va (VaSet
vasetType 3
)
xt "30000,-2000,31250,0"
pts [
"30000,-2000"
"30000,0"
"31250,0"
]
)
start *150 (BdJunction
uid 3663,0
ps "OnConnectorStrategy"
shape (Circle
uid 3664,0
va (VaSet
vasetType 1
)
xt "29600,-2400,30400,-1600"
radius 400
)
)
end &110
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1945,0
va (VaSet
font "arial,8,0"
)
xt "32000,-3000,33400,-2000"
st "cin"
blo "32000,-2200"
tm "WireNameMgr"
)
)
on &67
)
*151 (Wire
uid 1950,0
shape (OrthoPolyLine
uid 1951,0
va (VaSet
vasetType 3
)
xt "19750,2000,31250,11000"
pts [
"19750,11000"
"26000,11000"
"26000,2000"
"31250,2000"
]
)
start &63
end &112
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1953,0
va (VaSet
font "arial,8,0"
)
xt "20000,10000,22300,11000"
st "Zout1"
blo "20000,10800"
tm "WireNameMgr"
)
)
on &79
)
*152 (Wire
uid 3031,0
shape (OrthoPolyLine
uid 3032,0
va (VaSet
vasetType 3
)
xt "12000,33000,13000,33000"
pts [
"12000,33000"
"13000,33000"
]
)
start &81
end &99
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3036,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,32000,12900,33000"
st "mem_addr"
blo "9000,32800"
tm "WireNameMgr"
)
)
on &80
)
*153 (Wire
uid 3462,0
shape (OrthoPolyLine
uid 3463,0
va (VaSet
vasetType 3
)
xt "41000,33000,42000,33000"
pts [
"41000,33000"
"42000,33000"
]
)
start &90
end &85
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3465,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,32000,44300,33000"
st "reg_addr_out"
blo "39000,32800"
tm "WireNameMgr"
)
)
on &86
)
*154 (Wire
uid 3474,0
shape (OrthoPolyLine
uid 3475,0
va (VaSet
vasetType 3
)
xt "18000,33000,19000,33000"
pts [
"18000,33000"
"19000,33000"
]
)
start &101
end &83
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3477,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16000,32000,21700,33000"
st "mem_addr_out"
blo "16000,32800"
tm "WireNameMgr"
)
)
on &84
)
*155 (Wire
uid 3484,0
shape (OrthoPolyLine
uid 3485,0
va (VaSet
vasetType 3
)
xt "83750,12000,108000,27000"
pts [
"83750,12000"
"93000,12000"
"93000,27000"
"108000,27000"
]
)
start &36
end &19
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3489,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "84000,11000,87200,12000"
st "data_out"
blo "84000,11800"
tm "WireNameMgr"
)
)
on &3
)
*156 (Wire
uid 3505,0
shape (OrthoPolyLine
uid 3506,0
va (VaSet
vasetType 3
)
xt "45750,0,46000,0"
pts [
"45750,0"
"46000,0"
"46000,0"
]
)
start &122
end &1
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3510,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "44000,-1000,46900,0"
st "ctrl_out"
blo "44000,-200"
tm "WireNameMgr"
)
)
on &2
)
*157 (Wire
uid 3532,0
optionalChildren [
&150
]
shape (OrthoPolyLine
uid 3533,0
va (VaSet
vasetType 3
)
xt "19750,-2000,71250,10000"
pts [
"19750,10000"
"25000,10000"
"25000,-2000"
"71000,-2000"
"71000,3000"
"71250,3000"
]
)
start &62
end &37
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3537,0
va (VaSet
font "arial,8,0"
)
xt "20000,9000,21400,10000"
st "cin"
blo "20000,9800"
tm "WireNameMgr"
)
)
on &67
)
*158 (Wire
uid 3538,0
shape (OrthoPolyLine
uid 3539,0
va (VaSet
vasetType 3
)
xt "45750,3000,71250,4000"
pts [
"45750,3000"
"70000,3000"
"70000,4000"
"71250,4000"
]
)
start &120
end &26
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3543,0
va (VaSet
font "arial,8,0"
)
xt "46000,2000,48700,3000"
st "B15to0"
blo "46000,2800"
tm "WireNameMgr"
)
)
on &43
)
*159 (Wire
uid 3550,0
shape (OrthoPolyLine
uid 3551,0
va (VaSet
vasetType 3
)
xt "45750,4000,71250,5000"
pts [
"45750,4000"
"69000,4000"
"69000,5000"
"71250,5000"
]
)
start &115
end &27
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3555,0
va (VaSet
font "arial,8,0"
)
xt "46000,3000,48600,4000"
st "AandB"
blo "46000,3800"
tm "WireNameMgr"
)
)
on &44
)
*160 (Wire
uid 3562,0
shape (OrthoPolyLine
uid 3563,0
va (VaSet
vasetType 3
)
xt "45750,6000,71250,7000"
pts [
"45750,6000"
"67000,6000"
"67000,7000"
"71250,7000"
]
)
start &124
end &29
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3567,0
va (VaSet
font "arial,8,0"
)
xt "46000,5000,47900,6000"
st "notB"
blo "46000,5800"
tm "WireNameMgr"
)
)
on &45
)
*161 (Wire
uid 3574,0
shape (OrthoPolyLine
uid 3575,0
va (VaSet
vasetType 3
)
xt "45750,5000,71250,6000"
pts [
"45750,5000"
"68000,5000"
"68000,6000"
"71250,6000"
]
)
start &118
end &28
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3578,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3579,0
va (VaSet
font "arial,8,0"
)
xt "46000,4000,48100,5000"
st "AorB"
blo "46000,4800"
tm "WireNameMgr"
)
)
on &46
)
*162 (Wire
uid 3586,0
shape (OrthoPolyLine
uid 3587,0
va (VaSet
vasetType 3
)
xt "45750,7000,71250,8000"
pts [
"45750,7000"
"66000,7000"
"66000,8000"
"71250,8000"
]
)
start &129
end &30
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3591,0
va (VaSet
font "arial,8,0"
)
xt "46000,6000,47900,7000"
st "shlB"
blo "46000,6800"
tm "WireNameMgr"
)
)
on &47
)
*163 (Wire
uid 3598,0
shape (OrthoPolyLine
uid 3599,0
va (VaSet
vasetType 3
)
xt "45750,8000,71250,9000"
pts [
"45750,8000"
"65000,8000"
"65000,9000"
"71250,9000"
]
)
start &130
end &31
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3603,0
va (VaSet
font "arial,8,0"
)
xt "46000,7000,48000,8000"
st "shrB"
blo "46000,7800"
tm "WireNameMgr"
)
)
on &48
)
*164 (Wire
uid 3610,0
shape (OrthoPolyLine
uid 3611,0
va (VaSet
vasetType 3
)
xt "45750,9000,71250,10000"
pts [
"45750,9000"
"64000,9000"
"64000,10000"
"71250,10000"
]
)
start &114
end &32
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3615,0
va (VaSet
font "arial,8,0"
)
xt "46000,8000,48600,9000"
st "AaddB"
blo "46000,8800"
tm "WireNameMgr"
)
)
on &49
)
*165 (Wire
uid 3622,0
shape (OrthoPolyLine
uid 3623,0
va (VaSet
vasetType 3
)
xt "45750,10000,71250,11000"
pts [
"45750,10000"
"63000,10000"
"63000,11000"
"71250,11000"
]
)
start &119
end &33
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3627,0
va (VaSet
font "arial,8,0"
)
xt "46000,9000,48600,10000"
st "AsubB"
blo "46000,9800"
tm "WireNameMgr"
)
)
on &50
)
*166 (Wire
uid 3643,0
shape (OrthoPolyLine
uid 3644,0
va (VaSet
vasetType 3
)
xt "45750,11000,71250,12000"
pts [
"45750,11000"
"62000,11000"
"62000,12000"
"71250,12000"
]
)
start &117
end &34
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3648,0
va (VaSet
font "arial,8,0"
)
xt "46000,10000,48600,11000"
st "AmulB"
blo "46000,10800"
tm "WireNameMgr"
)
)
on &51
)
*167 (Wire
uid 3655,0
shape (OrthoPolyLine
uid 3656,0
va (VaSet
vasetType 3
)
xt "45750,12000,71250,13000"
pts [
"45750,12000"
"61000,12000"
"61000,13000"
"71250,13000"
]
)
start &116
end &35
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3660,0
va (VaSet
font "arial,8,0"
)
xt "46000,11000,48800,12000"
st "AcmpB"
blo "46000,11800"
tm "WireNameMgr"
)
)
on &52
)
*168 (Wire
uid 4178,0
shape (OrthoPolyLine
uid 4179,0
va (VaSet
vasetType 3
)
xt "23000,3000,31250,3000"
pts [
"23000,3000"
"31250,3000"
]
)
start &134
end &113
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4183,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "28000,2000,30100,3000"
st "reset"
blo "28000,2800"
tm "WireNameMgr"
)
)
on &135
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *169 (PackageList
uid 169,0
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
uid 170,0
va (VaSet
font "arial,8,1"
)
xt "1000,40000,6400,41000"
st "Package List"
blo "1000,40800"
)
*171 (MLText
uid 171,0
va (VaSet
font "arial,8,0"
)
xt "1000,41000,13700,46000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_signed.all;
USE IEEE.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 172,0
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 173,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,40000,29100,41000"
st "Compiler Directives"
blo "21000,40800"
)
*173 (Text
uid 174,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,41000,30600,42000"
st "Pre-module directives:"
blo "21000,41800"
)
*174 (MLText
uid 175,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,42000,28500,44000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*175 (Text
uid 176,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,44000,31100,45000"
st "Post-module directives:"
blo "21000,44800"
)
*176 (MLText
uid 177,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,40000,21000,40000"
tm "BdCompilerDirectivesTextMgr"
)
*177 (Text
uid 178,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "21000,45000,30900,46000"
st "End-module directives:"
blo "21000,45800"
)
*178 (MLText
uid 179,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,46000,21000,46000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1282,768"
viewArea "-10060,-24500,73206,24085"
cachedDiagramExtent "-6600,-3000,114200,67800"
hasePageBreakOrigin 1
pageBreakOrigin "-7000,-51000"
lastUid 4189,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*180 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*181 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*183 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*184 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*186 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*187 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*189 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*190 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*191 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*192 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*193 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*195 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*197 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*199 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "16000,40000,21400,41000"
st "Declarations"
blo "16000,40800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "16000,41000,18700,42000"
st "Ports:"
blo "16000,41800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "16000,40000,19800,41000"
st "Pre User:"
blo "16000,40800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,40000,16000,40000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "16000,51600,23100,52600"
st "Diagram Signals:"
blo "16000,52400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "16000,40000,20700,41000"
st "Post User:"
blo "16000,40800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,40000,16000,40000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 69,0
usingSuid 1
emptyRow *200 (LEmptyRow
)
uid 182,0
optionalChildren [
*201 (RefLabelRowHdr
)
*202 (TitleRowHdr
)
*203 (FilterRowHdr
)
*204 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*205 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*206 (GroupColHdr
tm "GroupColHdrMgr"
)
*207 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*208 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*209 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*210 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*211 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*212 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*213 (LeafLogPort
port (LogicalPort
decl (Decl
n "op0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 5,0
)
)
uid 121,0
)
*214 (LeafLogPort
port (LogicalPort
decl (Decl
n "op1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 6,0
)
)
uid 123,0
)
*215 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "data_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 4,0
)
)
uid 133,0
)
*216 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ctrl_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 3,0
)
)
uid 135,0
)
*217 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg_addr"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 10,0
)
)
uid 336,0
)
*218 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "jump"
t "std_logic"
o 23
suid 32,0
)
)
uid 1187,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "B15to0"
t "std_logic"
o 24
suid 37,0
)
)
uid 1606,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AandB"
t "std_logic"
o 25
suid 38,0
)
)
uid 1608,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "notB"
t "std_logic"
o 26
suid 39,0
)
)
uid 1610,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AorB"
t "std_logic"
o 27
suid 40,0
)
)
uid 1612,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shlB"
t "std_logic"
o 28
suid 41,0
)
)
uid 1614,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shrB"
t "std_logic"
o 29
suid 42,0
)
)
uid 1616,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AaddB"
t "std_logic"
o 30
suid 43,0
)
)
uid 1618,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AsubB"
t "std_logic"
o 31
suid 44,0
)
)
uid 1620,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AmulB"
t "std_logic"
o 32
suid 45,0
)
)
uid 1622,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "AcmpB"
t "std_logic"
o 33
suid 46,0
)
)
uid 1624,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cin"
t "std_logic"
o 23
suid 48,0
)
)
uid 1880,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cout"
t "std_logic"
o 24
suid 49,0
)
)
uid 1882,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "zout"
t "std_logic"
o 25
suid 50,0
)
)
uid 1884,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "set_zero"
t "std_logic"
o 26
suid 51,0
)
)
uid 1886,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "set_carry"
t "std_logic"
o 27
suid 52,0
)
)
uid 1888,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_zero"
t "std_logic"
o 28
suid 53,0
)
)
uid 1890,0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_carry"
t "std_logic"
o 29
suid 54,0
)
)
uid 1892,0
)
*236 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 30
suid 56,0
)
)
uid 1894,0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SRload"
t "std_logic"
o 31
suid 57,0
)
)
uid 1896,0
)
*238 (LeafLogPort
port (LogicalPort
decl (Decl
n "ctrl"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 59,0
)
)
uid 1954,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Zout1"
t "std_logic"
o 32
suid 60,0
)
)
uid 1956,0
)
*240 (LeafLogPort
port (LogicalPort
decl (Decl
n "mem_addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 32
suid 62,0
)
)
uid 3061,0
)
*241 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mem_addr_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 31
suid 64,0
)
)
uid 3480,0
)
*242 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "reg_addr_out"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 32
suid 67,0
)
)
uid 3482,0
)
*243 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 31
suid 69,0
)
)
uid 4188,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 195,0
optionalChildren [
*244 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *245 (MRCItem
litem &200
pos 31
dimension 20
)
uid 197,0
optionalChildren [
*246 (MRCItem
litem &201
pos 0
dimension 20
uid 198,0
)
*247 (MRCItem
litem &202
pos 1
dimension 23
uid 199,0
)
*248 (MRCItem
litem &203
pos 2
hidden 1
dimension 20
uid 200,0
)
*249 (MRCItem
litem &213
pos 0
dimension 20
uid 122,0
)
*250 (MRCItem
litem &214
pos 1
dimension 20
uid 124,0
)
*251 (MRCItem
litem &215
pos 2
dimension 20
uid 134,0
)
*252 (MRCItem
litem &216
pos 3
dimension 20
uid 136,0
)
*253 (MRCItem
litem &217
pos 4
dimension 20
uid 337,0
)
*254 (MRCItem
litem &218
pos 5
dimension 20
uid 1188,0
)
*255 (MRCItem
litem &219
pos 6
dimension 20
uid 1607,0
)
*256 (MRCItem
litem &220
pos 7
dimension 20
uid 1609,0
)
*257 (MRCItem
litem &221
pos 8
dimension 20
uid 1611,0
)
*258 (MRCItem
litem &222
pos 9
dimension 20
uid 1613,0
)
*259 (MRCItem
litem &223
pos 10
dimension 20
uid 1615,0
)
*260 (MRCItem
litem &224
pos 11
dimension 20
uid 1617,0
)
*261 (MRCItem
litem &225
pos 12
dimension 20
uid 1619,0
)
*262 (MRCItem
litem &226
pos 13
dimension 20
uid 1621,0
)
*263 (MRCItem
litem &227
pos 14
dimension 20
uid 1623,0
)
*264 (MRCItem
litem &228
pos 15
dimension 20
uid 1625,0
)
*265 (MRCItem
litem &229
pos 16
dimension 20
uid 1881,0
)
*266 (MRCItem
litem &230
pos 17
dimension 20
uid 1883,0
)
*267 (MRCItem
litem &231
pos 18
dimension 20
uid 1885,0
)
*268 (MRCItem
litem &232
pos 19
dimension 20
uid 1887,0
)
*269 (MRCItem
litem &233
pos 20
dimension 20
uid 1889,0
)
*270 (MRCItem
litem &234
pos 21
dimension 20
uid 1891,0
)
*271 (MRCItem
litem &235
pos 22
dimension 20
uid 1893,0
)
*272 (MRCItem
litem &236
pos 23
dimension 20
uid 1895,0
)
*273 (MRCItem
litem &237
pos 24
dimension 20
uid 1897,0
)
*274 (MRCItem
litem &238
pos 25
dimension 20
uid 1955,0
)
*275 (MRCItem
litem &239
pos 26
dimension 20
uid 1957,0
)
*276 (MRCItem
litem &240
pos 27
dimension 20
uid 3062,0
)
*277 (MRCItem
litem &241
pos 28
dimension 20
uid 3481,0
)
*278 (MRCItem
litem &242
pos 29
dimension 20
uid 3483,0
)
*279 (MRCItem
litem &243
pos 30
dimension 20
uid 4189,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 201,0
optionalChildren [
*280 (MRCItem
litem &204
pos 0
dimension 20
uid 202,0
)
*281 (MRCItem
litem &206
pos 1
dimension 50
uid 203,0
)
*282 (MRCItem
litem &207
pos 2
dimension 100
uid 204,0
)
*283 (MRCItem
litem &208
pos 3
dimension 50
uid 205,0
)
*284 (MRCItem
litem &209
pos 4
dimension 100
uid 206,0
)
*285 (MRCItem
litem &210
pos 5
dimension 100
uid 207,0
)
*286 (MRCItem
litem &211
pos 6
dimension 50
uid 208,0
)
*287 (MRCItem
litem &212
pos 7
dimension 80
uid 209,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 196,0
vaOverrides [
]
)
]
)
uid 181,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *288 (LEmptyRow
)
uid 211,0
optionalChildren [
*289 (RefLabelRowHdr
)
*290 (TitleRowHdr
)
*291 (FilterRowHdr
)
*292 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*293 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*294 (GroupColHdr
tm "GroupColHdrMgr"
)
*295 (NameColHdr
tm "GenericNameColHdrMgr"
)
*296 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*297 (InitColHdr
tm "GenericValueColHdrMgr"
)
*298 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*299 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 223,0
optionalChildren [
*300 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *301 (MRCItem
litem &288
pos 0
dimension 20
)
uid 225,0
optionalChildren [
*302 (MRCItem
litem &289
pos 0
dimension 20
uid 226,0
)
*303 (MRCItem
litem &290
pos 1
dimension 23
uid 227,0
)
*304 (MRCItem
litem &291
pos 2
hidden 1
dimension 20
uid 228,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 229,0
optionalChildren [
*305 (MRCItem
litem &292
pos 0
dimension 20
uid 230,0
)
*306 (MRCItem
litem &294
pos 1
dimension 50
uid 231,0
)
*307 (MRCItem
litem &295
pos 2
dimension 100
uid 232,0
)
*308 (MRCItem
litem &296
pos 3
dimension 100
uid 233,0
)
*309 (MRCItem
litem &297
pos 4
dimension 50
uid 234,0
)
*310 (MRCItem
litem &298
pos 5
dimension 50
uid 235,0
)
*311 (MRCItem
litem &299
pos 6
dimension 80
uid 236,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 224,0
vaOverrides [
]
)
]
)
uid 210,0
type 1
)
activeModelName "BlockDiag"
)
