// Seed: 1521346801
module module_0;
  wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wand  id_4,
    output wire  id_5,
    input  wor   id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  final begin : LABEL_0
    id_3[1] = id_4;
  end
endmodule
