{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 12:19:48 2021 " "Info: Processing started: Wed Dec 29 12:19:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off simple_cpu -c simple_cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off simple_cpu -c simple_cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "cpu_clk " "Info: Assuming node \"cpu_clk\" is an undefined clock" {  } { { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register ir:inst4\|ir\[0\] register reg_group:inst17\|a\[7\] 71.54 MHz 13.979 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 71.54 MHz between source register \"ir:inst4\|ir\[0\]\" and destination register \"reg_group:inst17\|a\[7\]\" (period= 13.979 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.708 ns + Longest register register " "Info: + Longest register to register delay is 13.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst4\|ir\[0\] 1 REG LCFF_X18_Y6_N25 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N25; Fanout = 25; REG Node = 'ir:inst4\|ir\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst4|ir[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.589 ns) 1.382 ns reg_group:inst17\|s\[1\]~36 2 COMB LCCOMB_X18_Y6_N8 1 " "Info: 2: + IC(0.793 ns) + CELL(0.589 ns) = 1.382 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 1; COMB Node = 'reg_group:inst17\|s\[1\]~36'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { ir:inst4|ir[0] reg_group:inst17|s[1]~36 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.623 ns) 2.376 ns reg_group:inst17\|s\[1\]~37 3 COMB LCCOMB_X18_Y6_N30 6 " "Info: 3: + IC(0.371 ns) + CELL(0.623 ns) = 2.376 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 6; COMB Node = 'reg_group:inst17\|s\[1\]~37'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { reg_group:inst17|s[1]~36 reg_group:inst17|s[1]~37 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.621 ns) 4.491 ns alu:inst9\|Add0~3 4 COMB LCCOMB_X17_Y7_N10 2 " "Info: 4: + IC(1.494 ns) + CELL(0.621 ns) = 4.491 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 2; COMB Node = 'alu:inst9\|Add0~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { reg_group:inst17|s[1]~37 alu:inst9|Add0~3 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.577 ns alu:inst9\|Add0~5 5 COMB LCCOMB_X17_Y7_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.577 ns; Loc. = LCCOMB_X17_Y7_N12; Fanout = 2; COMB Node = 'alu:inst9\|Add0~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { alu:inst9|Add0~3 alu:inst9|Add0~5 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.767 ns alu:inst9\|Add0~7 6 COMB LCCOMB_X17_Y7_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 4.767 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 2; COMB Node = 'alu:inst9\|Add0~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { alu:inst9|Add0~5 alu:inst9|Add0~7 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.853 ns alu:inst9\|Add0~9 7 COMB LCCOMB_X17_Y7_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.853 ns; Loc. = LCCOMB_X17_Y7_N16; Fanout = 2; COMB Node = 'alu:inst9\|Add0~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { alu:inst9|Add0~7 alu:inst9|Add0~9 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.939 ns alu:inst9\|Add0~11 8 COMB LCCOMB_X17_Y7_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.939 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 2; COMB Node = 'alu:inst9\|Add0~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { alu:inst9|Add0~9 alu:inst9|Add0~11 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.025 ns alu:inst9\|Add0~13 9 COMB LCCOMB_X17_Y7_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.025 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 2; COMB Node = 'alu:inst9\|Add0~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { alu:inst9|Add0~11 alu:inst9|Add0~13 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.531 ns alu:inst9\|Add0~14 10 COMB LCCOMB_X17_Y7_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 5.531 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 2; COMB Node = 'alu:inst9\|Add0~14'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { alu:inst9|Add0~13 alu:inst9|Add0~14 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 6.100 ns alu:inst9\|t\[7\]~129 11 COMB LCCOMB_X17_Y7_N4 1 " "Info: 11: + IC(0.363 ns) + CELL(0.206 ns) = 6.100 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 1; COMB Node = 'alu:inst9\|t\[7\]~129'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { alu:inst9|Add0~14 alu:inst9|t[7]~129 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.370 ns) 6.832 ns alu:inst9\|t\[7\]~89 12 COMB LCCOMB_X17_Y7_N0 2 " "Info: 12: + IC(0.362 ns) + CELL(0.370 ns) = 6.832 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 2; COMB Node = 'alu:inst9\|t\[7\]~89'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { alu:inst9|t[7]~129 alu:inst9|t[7]~89 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 7.409 ns alu:inst9\|t\[7\]~90 13 COMB LCCOMB_X17_Y7_N26 1 " "Info: 13: + IC(0.371 ns) + CELL(0.206 ns) = 7.409 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 1; COMB Node = 'alu:inst9\|t\[7\]~90'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { alu:inst9|t[7]~89 alu:inst9|t[7]~90 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 7.973 ns alu:inst9\|t\[7\]~91 14 COMB LCCOMB_X17_Y7_N28 1 " "Info: 14: + IC(0.358 ns) + CELL(0.206 ns) = 7.973 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'alu:inst9\|t\[7\]~91'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { alu:inst9|t[7]~90 alu:inst9|t[7]~91 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 8.540 ns alu:inst9\|t\[7\]~92 15 COMB LCCOMB_X17_Y7_N6 4 " "Info: 15: + IC(0.361 ns) + CELL(0.206 ns) = 8.540 ns; Loc. = LCCOMB_X17_Y7_N6; Fanout = 4; COMB Node = 'alu:inst9\|t\[7\]~92'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { alu:inst9|t[7]~91 alu:inst9|t[7]~92 } "NODE_NAME" } } { "alu.v" "" { Text "E:/simple_cpu/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.650 ns) 9.581 ns gdfx_temp0\[7\]~3 16 COMB LCCOMB_X17_Y7_N2 1 " "Info: 16: + IC(0.391 ns) + CELL(0.650 ns) = 9.581 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'gdfx_temp0\[7\]~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { alu:inst9|t[7]~92 gdfx_temp0[7]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.206 ns) 10.902 ns gdfx_temp0\[7\]~4 17 COMB LCCOMB_X18_Y4_N10 4 " "Info: 17: + IC(1.115 ns) + CELL(0.206 ns) = 10.902 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 4; COMB Node = 'gdfx_temp0\[7\]~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { gdfx_temp0[7]~3 gdfx_temp0[7]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.206 ns) 12.573 ns mux2_1:inst14\|i\[7\]~8 18 COMB LCCOMB_X15_Y7_N8 3 " "Info: 18: + IC(1.465 ns) + CELL(0.206 ns) = 12.573 ns; Loc. = LCCOMB_X15_Y7_N8; Fanout = 3; COMB Node = 'mux2_1:inst14\|i\[7\]~8'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { gdfx_temp0[7]~4 mux2_1:inst14|i[7]~8 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.460 ns) 13.708 ns reg_group:inst17\|a\[7\] 19 REG LCFF_X14_Y7_N17 3 " "Info: 19: + IC(0.675 ns) + CELL(0.460 ns) = 13.708 ns; Loc. = LCFF_X14_Y7_N17; Fanout = 3; REG Node = 'reg_group:inst17\|a\[7\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { mux2_1:inst14|i[7]~8 reg_group:inst17|a[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.589 ns ( 40.77 % ) " "Info: Total cell delay = 5.589 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.119 ns ( 59.23 % ) " "Info: Total interconnect delay = 8.119 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.708 ns" { ir:inst4|ir[0] reg_group:inst17|s[1]~36 reg_group:inst17|s[1]~37 alu:inst9|Add0~3 alu:inst9|Add0~5 alu:inst9|Add0~7 alu:inst9|Add0~9 alu:inst9|Add0~11 alu:inst9|Add0~13 alu:inst9|Add0~14 alu:inst9|t[7]~129 alu:inst9|t[7]~89 alu:inst9|t[7]~90 alu:inst9|t[7]~91 alu:inst9|t[7]~92 gdfx_temp0[7]~3 gdfx_temp0[7]~4 mux2_1:inst14|i[7]~8 reg_group:inst17|a[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "13.708 ns" { ir:inst4|ir[0] {} reg_group:inst17|s[1]~36 {} reg_group:inst17|s[1]~37 {} alu:inst9|Add0~3 {} alu:inst9|Add0~5 {} alu:inst9|Add0~7 {} alu:inst9|Add0~9 {} alu:inst9|Add0~11 {} alu:inst9|Add0~13 {} alu:inst9|Add0~14 {} alu:inst9|t[7]~129 {} alu:inst9|t[7]~89 {} alu:inst9|t[7]~90 {} alu:inst9|t[7]~91 {} alu:inst9|t[7]~92 {} gdfx_temp0[7]~3 {} gdfx_temp0[7]~4 {} mux2_1:inst14|i[7]~8 {} reg_group:inst17|a[7] {} } { 0.000ns 0.793ns 0.371ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.363ns 0.362ns 0.371ns 0.358ns 0.361ns 0.391ns 1.115ns 1.465ns 0.675ns } { 0.000ns 0.589ns 0.623ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.650ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.719 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.666 ns) 2.719 ns reg_group:inst17\|a\[7\] 3 REG LCFF_X14_Y7_N17 3 " "Info: 3: + IC(0.810 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X14_Y7_N17; Fanout = 3; REG Node = 'reg_group:inst17\|a\[7\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CLK~clkctrl reg_group:inst17|a[7] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.95 % ) " "Info: Total cell delay = 1.766 ns ( 64.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 35.05 % ) " "Info: Total interconnect delay = 0.953 ns ( 35.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK CLK~clkctrl reg_group:inst17|a[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[7] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.726 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.726 ns ir:inst4\|ir\[0\] 3 REG LCFF_X18_Y6_N25 25 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.726 ns; Loc. = LCFF_X18_Y6_N25; Fanout = 25; REG Node = 'ir:inst4\|ir\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.78 % ) " "Info: Total cell delay = 1.766 ns ( 64.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 35.22 % ) " "Info: Total interconnect delay = 0.960 ns ( 35.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK CLK~clkctrl reg_group:inst17|a[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[7] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.708 ns" { ir:inst4|ir[0] reg_group:inst17|s[1]~36 reg_group:inst17|s[1]~37 alu:inst9|Add0~3 alu:inst9|Add0~5 alu:inst9|Add0~7 alu:inst9|Add0~9 alu:inst9|Add0~11 alu:inst9|Add0~13 alu:inst9|Add0~14 alu:inst9|t[7]~129 alu:inst9|t[7]~89 alu:inst9|t[7]~90 alu:inst9|t[7]~91 alu:inst9|t[7]~92 gdfx_temp0[7]~3 gdfx_temp0[7]~4 mux2_1:inst14|i[7]~8 reg_group:inst17|a[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "13.708 ns" { ir:inst4|ir[0] {} reg_group:inst17|s[1]~36 {} reg_group:inst17|s[1]~37 {} alu:inst9|Add0~3 {} alu:inst9|Add0~5 {} alu:inst9|Add0~7 {} alu:inst9|Add0~9 {} alu:inst9|Add0~11 {} alu:inst9|Add0~13 {} alu:inst9|Add0~14 {} alu:inst9|t[7]~129 {} alu:inst9|t[7]~89 {} alu:inst9|t[7]~90 {} alu:inst9|t[7]~91 {} alu:inst9|t[7]~92 {} gdfx_temp0[7]~3 {} gdfx_temp0[7]~4 {} mux2_1:inst14|i[7]~8 {} reg_group:inst17|a[7] {} } { 0.000ns 0.793ns 0.371ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.363ns 0.362ns 0.371ns 0.358ns 0.361ns 0.391ns 1.115ns 1.465ns 0.675ns } { 0.000ns 0.589ns 0.623ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.650ns 0.206ns 0.206ns 0.460ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK CLK~clkctrl reg_group:inst17|a[7] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[7] {} } { 0.000ns 0.000ns 0.143ns 0.810ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { CLK CLK~clkctrl ir:inst4|ir[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[0] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "cpu_clk memory lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0 113.42 MHz 8.817 ns Internal " "Info: Clock \"cpu_clk\" has Internal fmax of 113.42 MHz between source memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0\" (period= 8.817 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.510 ns + Longest memory memory " "Info: + Longest memory to memory delay is 8.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|q_a\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.206 ns) 5.794 ns gdfx_temp0\[0\]~17 3 COMB LCCOMB_X18_Y6_N28 1 " "Info: 3: + IC(1.827 ns) + CELL(0.206 ns) = 5.794 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 1; COMB Node = 'gdfx_temp0\[0\]~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] gdfx_temp0[0]~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 6.354 ns gdfx_temp0\[0\]~18 4 COMB LCCOMB_X18_Y6_N6 4 " "Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 6.354 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 4; COMB Node = 'gdfx_temp0\[0\]~18'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { gdfx_temp0[0]~17 gdfx_temp0[0]~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.128 ns) 8.510 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0 5 MEM M4K_X11_Y4 1 " "Info: 5: + IC(2.028 ns) + CELL(0.128 ns) = 8.510 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { gdfx_temp0[0]~18 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.301 ns ( 50.54 % ) " "Info: Total cell delay = 4.301 ns ( 50.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 49.46 % ) " "Info: Total interconnect delay = 4.209 ns ( 49.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.510 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] gdfx_temp0[0]~17 gdfx_temp0[0]~18 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.510 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] {} gdfx_temp0[0]~17 {} gdfx_temp0[0]~18 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.827ns 0.354ns 2.028ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpu_clk destination 2.833 ns + Shortest memory " "Info: + Shortest clock path from clock \"cpu_clk\" to destination memory is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cpu_clk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'cpu_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_clk } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns cpu_clk~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'cpu_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { cpu_clk cpu_clk~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.834 ns) 2.833 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X11_Y4 1 " "Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.833 ns; Loc. = M4K_X11_Y4; Fanout = 1; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.924 ns ( 67.91 % ) " "Info: Total cell delay = 1.924 ns ( 67.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 32.09 % ) " "Info: Total interconnect delay = 0.909 ns ( 32.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "cpu_clk source 2.834 ns - Longest memory " "Info: - Longest clock path from clock \"cpu_clk\" to source memory is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns cpu_clk 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'cpu_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_clk } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns cpu_clk~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'cpu_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { cpu_clk cpu_clk~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 792 1048 1216 808 "cpu_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.835 ns) 2.834 ns lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y4 8 " "Info: 3: + IC(0.766 ns) + CELL(0.835 ns) = 2.834 ns; Loc. = M4K_X11_Y4; Fanout = 8; MEM Node = 'lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_jf91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 67.93 % ) " "Info: Total cell delay = 1.925 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.909 ns ( 32.07 % ) " "Info: Total interconnect delay = 0.909 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_jf91.tdf" "" { Text "E:/simple_cpu/db/altsyncram_jf91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.510 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] gdfx_temp0[0]~17 gdfx_temp0[0]~18 lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.510 ns" { lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|q_a[0] {} gdfx_temp0[0]~17 {} gdfx_temp0[0]~18 {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.827ns 0.354ns 2.028ns } { 0.000ns 3.761ns 0.206ns 0.206ns 0.128ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { cpu_clk cpu_clk~clkctrl lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { cpu_clk {} cpu_clk~combout {} cpu_clk~clkctrl {} lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_jf91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.766ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst17\|b\[6\] input\[6\] CLK 7.582 ns register " "Info: tsu for register \"reg_group:inst17\|b\[6\]\" (data pin = \"input\[6\]\", clock pin = \"CLK\") is 7.582 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.354 ns + Longest pin register " "Info: + Longest pin to register delay is 10.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[6\] 1 PIN PIN_51 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 1; PIN Node = 'input\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1080 576 744 1096 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.865 ns) + CELL(0.624 ns) 8.433 ns mux2_1:inst14\|i\[6\]~9 2 COMB LCCOMB_X18_Y4_N0 3 " "Info: 2: + IC(6.865 ns) + CELL(0.624 ns) = 8.433 ns; Loc. = LCCOMB_X18_Y4_N0; Fanout = 3; COMB Node = 'mux2_1:inst14\|i\[6\]~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.489 ns" { input[6] mux2_1:inst14|i[6]~9 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.460 ns) 10.354 ns reg_group:inst17\|b\[6\] 3 REG LCFF_X15_Y5_N1 3 " "Info: 3: + IC(1.461 ns) + CELL(0.460 ns) = 10.354 ns; Loc. = LCFF_X15_Y5_N1; Fanout = 3; REG Node = 'reg_group:inst17\|b\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { mux2_1:inst14|i[6]~9 reg_group:inst17|b[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.028 ns ( 19.59 % ) " "Info: Total cell delay = 2.028 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.326 ns ( 80.41 % ) " "Info: Total interconnect delay = 8.326 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.354 ns" { input[6] mux2_1:inst14|i[6]~9 reg_group:inst17|b[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "10.354 ns" { input[6] {} input[6]~combout {} mux2_1:inst14|i[6]~9 {} reg_group:inst17|b[6] {} } { 0.000ns 0.000ns 6.865ns 1.461ns } { 0.000ns 0.944ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns reg_group:inst17\|b\[6\] 3 REG LCFF_X15_Y5_N1 3 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X15_Y5_N1; Fanout = 3; REG Node = 'reg_group:inst17\|b\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { CLK~clkctrl reg_group:inst17|b[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl reg_group:inst17|b[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|b[6] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.354 ns" { input[6] mux2_1:inst14|i[6]~9 reg_group:inst17|b[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "10.354 ns" { input[6] {} input[6]~combout {} mux2_1:inst14|i[6]~9 {} reg_group:inst17|b[6] {} } { 0.000ns 0.000ns 6.865ns 1.461ns } { 0.000ns 0.944ns 0.624ns 0.460ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl reg_group:inst17|b[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|b[6] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK output\[6\] ir:inst4\|ir\[6\] 12.521 ns register " "Info: tco from clock \"CLK\" to destination pin \"output\[6\]\" through register \"ir:inst4\|ir\[6\]\" is 12.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.744 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns ir:inst4\|ir\[6\] 3 REG LCFF_X18_Y4_N21 29 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 29; REG Node = 'ir:inst4\|ir\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { CLK~clkctrl ir:inst4|ir[6] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl ir:inst4|ir[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[6] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.473 ns + Longest register pin " "Info: + Longest register to pin delay is 9.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst4\|ir\[6\] 1 REG LCFF_X18_Y4_N21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 29; REG Node = 'ir:inst4\|ir\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst4|ir[6] } "NODE_NAME" } } { "ir.v" "" { Text "E:/simple_cpu/ir.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.206 ns) 2.148 ns instruction_decode:inst\|out1~9 2 COMB LCCOMB_X14_Y5_N18 2 " "Info: 2: + IC(1.942 ns) + CELL(0.206 ns) = 2.148 ns; Loc. = LCCOMB_X14_Y5_N18; Fanout = 2; COMB Node = 'instruction_decode:inst\|out1~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { ir:inst4|ir[6] instruction_decode:inst|out1~9 } "NODE_NAME" } } { "instruction_decode.v" "" { Text "E:/simple_cpu/instruction_decode.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.206 ns) 3.062 ns instruction_decode:inst\|out1~10 3 COMB LCCOMB_X15_Y5_N16 10 " "Info: 3: + IC(0.708 ns) + CELL(0.206 ns) = 3.062 ns; Loc. = LCCOMB_X15_Y5_N16; Fanout = 10; COMB Node = 'instruction_decode:inst\|out1~10'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { instruction_decode:inst|out1~9 instruction_decode:inst|out1~10 } "NODE_NAME" } } { "instruction_decode.v" "" { Text "E:/simple_cpu/instruction_decode.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(3.318 ns) 9.473 ns output\[6\] 4 PIN PIN_121 0 " "Info: 4: + IC(3.093 ns) + CELL(3.318 ns) = 9.473 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.411 ns" { instruction_decode:inst|out1~10 output[6] } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 824 1080 1256 840 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.730 ns ( 39.38 % ) " "Info: Total cell delay = 3.730 ns ( 39.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.743 ns ( 60.62 % ) " "Info: Total interconnect delay = 5.743 ns ( 60.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.473 ns" { ir:inst4|ir[6] instruction_decode:inst|out1~9 instruction_decode:inst|out1~10 output[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.473 ns" { ir:inst4|ir[6] {} instruction_decode:inst|out1~9 {} instruction_decode:inst|out1~10 {} output[6] {} } { 0.000ns 1.942ns 0.708ns 3.093ns } { 0.000ns 0.206ns 0.206ns 3.318ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl ir:inst4|ir[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst4|ir[6] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.473 ns" { ir:inst4|ir[6] instruction_decode:inst|out1~9 instruction_decode:inst|out1~10 output[6] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.473 ns" { ir:inst4|ir[6] {} instruction_decode:inst|out1~9 {} instruction_decode:inst|out1~10 {} output[6] {} } { 0.000ns 1.942ns 0.708ns 3.093ns } { 0.000ns 0.206ns 0.206ns 3.318ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst17\|a\[2\] input\[2\] CLK -0.267 ns register " "Info: th for register \"reg_group:inst17\|a\[2\]\" (data pin = \"input\[2\]\", clock pin = \"CLK\") is -0.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.718 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLK~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1064 336 504 1080 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.666 ns) 2.718 ns reg_group:inst17\|a\[2\] 3 REG LCFF_X14_Y6_N17 3 " "Info: 3: + IC(0.809 ns) + CELL(0.666 ns) = 2.718 ns; Loc. = LCFF_X14_Y6_N17; Fanout = 3; REG Node = 'reg_group:inst17\|a\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { CLK~clkctrl reg_group:inst17|a[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.97 % ) " "Info: Total cell delay = 1.766 ns ( 64.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 35.03 % ) " "Info: Total interconnect delay = 0.952 ns ( 35.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { CLK CLK~clkctrl reg_group:inst17|a[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[2] {} } { 0.000ns 0.000ns 0.143ns 0.809ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.291 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns input\[2\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'input\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "simple_cpu.bdf" "" { Schematic "E:/simple_cpu/simple_cpu.bdf" { { 1080 576 744 1096 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.624 ns) 3.183 ns mux2_1:inst14\|i\[2\]~13 2 COMB LCCOMB_X14_Y6_N16 3 " "Info: 2: + IC(1.459 ns) + CELL(0.624 ns) = 3.183 ns; Loc. = LCCOMB_X14_Y6_N16; Fanout = 3; COMB Node = 'mux2_1:inst14\|i\[2\]~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { input[2] mux2_1:inst14|i[2]~13 } "NODE_NAME" } } { "mux2_1.v" "" { Text "E:/simple_cpu/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.291 ns reg_group:inst17\|a\[2\] 3 REG LCFF_X14_Y6_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.291 ns; Loc. = LCFF_X14_Y6_N17; Fanout = 3; REG Node = 'reg_group:inst17\|a\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mux2_1:inst14|i[2]~13 reg_group:inst17|a[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/simple_cpu/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.832 ns ( 55.67 % ) " "Info: Total cell delay = 1.832 ns ( 55.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.459 ns ( 44.33 % ) " "Info: Total interconnect delay = 1.459 ns ( 44.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.291 ns" { input[2] mux2_1:inst14|i[2]~13 reg_group:inst17|a[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.291 ns" { input[2] {} input[2]~combout {} mux2_1:inst14|i[2]~13 {} reg_group:inst17|a[2] {} } { 0.000ns 0.000ns 1.459ns 0.000ns } { 0.000ns 1.100ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.718 ns" { CLK CLK~clkctrl reg_group:inst17|a[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.718 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst17|a[2] {} } { 0.000ns 0.000ns 0.143ns 0.809ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.291 ns" { input[2] mux2_1:inst14|i[2]~13 reg_group:inst17|a[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.291 ns" { input[2] {} input[2]~combout {} mux2_1:inst14|i[2]~13 {} reg_group:inst17|a[2] {} } { 0.000ns 0.000ns 1.459ns 0.000ns } { 0.000ns 1.100ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 29 12:19:48 2021 " "Info: Processing ended: Wed Dec 29 12:19:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
