<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Publications – AIDA Lab</title>
  <link rel="stylesheet" href="assets/css/style.css" />
  <meta name="description" content="Full publication list categorized into journals and conferences.">
</head>
<body>
  <header>
    <h1>AIDA Lab</h1>
    <nav>
      <a href="index.html">Home</a>
      <a href="research.html">Research</a>
      <a href="people/index.html">People</a>
      <a href="publications.html" class="current">Publications</a>
      <a href="news.html">News</a>
      <a href="apply.html">Apply/Contact</a>
      <a href="gallery.html">Gallery</a>
    </nav>
  </header>

  <main class="container">
    <h2>Publications</h2>

    <!-- INTERNATIONAL JOURNALS -->
    <h3>International Journals</h3>
    <table class="pub-table">
      <thead>
        <tr>
          <th>Year</th>
          <th>Authors</th>
          <th>Title</th>
          <th>Journal</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>2025</td>
          <td><strong>Suwan Kim</strong>, Taewhan Kim</td>
          <td>Design and Utilization of Multi-skewed Multi-bit Flip-flop Cells for Timing Optimization: Design and Technology Co-optimization</td>
          <td>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</td>
        </tr>
        <tr>
          <td>2024</td>
          <td>Hyunbum Park, Kyeonghyeon Baek, <strong>Suwan Kim</strong>, Kyumyung Choi, Taewhan Kim</td>
          <td>Pin Accessibility and Routing Congestion Aware Design Rule Checking Hotspot Prediction for Designs in Advanced Technology Nodes With Consolidated Practical Applicability and Sustainability</td>
          <td>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</td>
        </tr>
        <tr>
          <td>2024</td>
          <td><strong>Suwan Kim</strong>, Heechun Park</td>
          <td>Comprehensive Physical Design Flow Incorporating Three-Dimensional Connections for Monolithic Three-Dimensional Integrated Circuits</td>
          <td>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</td>
        </tr>
        <tr>
          <td>—</td>
          <td><strong>Suwan Kim</strong>, Taewhan Kim</td>
          <td>Complementary Field-Effect Transistor Standard Cell Synthesis with Optimal Transistor Folding and Placement for Design and Technology Co-optimization</td>
          <td>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (Under Review)</td>
        </tr>
      </tbody>
    </table>
<br><br>
    <!-- INTERNATIONAL CONFERENCES -->
    <h3>International Conferences</h3>
    <table class="pub-table">
      <thead>
        <tr>
          <th>Year</th>
          <th>Authors</th>
          <th>Title</th>
          <th>Conference</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>2025</td>
          <td>Youngmin Oh, Jinje Park, Taejin Paik, Seunggeun Kim, <strong>Suwan Kim</strong>, Yoon Hyeok Lee, David Z. Pan</td>
          <td>Mamba-assisted Multi-Circuit Optimization via Model-based Reinforcement Learning with Effective Scheduling</td>
          <td>IEEE/ACM International Conference on Computer-Aided Design</td>
        </tr>
        <tr>
          <td>2025</td>
          <td>Cheng-Yu Tsai, <strong>Suwan Kim</strong>, Sung Kyu Lim</td>
          <td>Capacitance Extraction via Machine Learning with Application to Interconnect Geometry Exploration</td>
          <td>IEEE/ACM International Conference on Computer-Aided Design</td>
        </tr>
        <tr>
          <td>2024</td>
          <td><strong>Suwan Kim</strong>, Taewhan Kim</td>
          <td>Optimal Transistor Folding and Placement for Synthesizing Standard Cells of Complementary Field-Effect Transistor Technology</td>
          <td>IEEE/ACM Design Automation Conference</td>
        </tr>
        <tr>
          <td>2024</td>
          <td><strong>Suwan Kim</strong>, Hyunbum Park, Kyeonghyeon Baek, Kyumyung Choi, Taewhan Kim</td>
          <td>Methodology of Resolving Design Rule Checking Violations Coupled with Fully Compatible Prediction Model</td>
          <td>Association for Computing Machinery International Symposium on Physical Design</td>
        </tr>
        <tr>
          <td>2023</td>
          <td><strong>Suwan Kim</strong>, Taewhan Kim</td>
          <td>Design and Technology Co-optimization for Useful Skew Scheduling on Multi-bit Flip-flops</td>
          <td>IEEE/ACM International Conference on Computer-Aided Design</td>
        </tr>
        <tr>
          <td>2022</td>
          <td>Kyeonghyeon Baek, Hyunbum Park, <strong>Suwan Kim</strong>, Kyumyung Choi, Taewhan Kim</td>
          <td>Pin Accessibility and Routing Congestion Aware Design Rule Checking Hotspot Prediction using Graph Neural Network and U-Net</td>
          <td>IEEE/ACM International Conference on Computer-Aided Design</td>
        </tr>
        <tr>
          <td>2022</td>
          <td><strong>Suwan Kim</strong>, Sehyeon Chung, Taewhan Kim, Heechun Park</td>
          <td>Tightly Linking Three-Dimensional Via Allocation towards Routing Optimization for Monolithic Three-Dimensional Integrated Circuits</td>
          <td>IEEE/ACM International Symposium on Low Power Electronics and Design</td>
        </tr>
        <tr>
          <td>2022</td>
          <td><strong>Suwan Kim</strong>, Taewhan Kim</td>
          <td>Pin Accessibility-driven Placement Optimization with Accurate and Comprehensive Prediction Model</td>
          <td>Design, Automation and Test in Europe Conference</td>
        </tr>
        <tr>
          <td>2021</td>
          <td><strong>Suwan Kim</strong>, Taewhan Kim</td>
          <td>Practical Approach to Cell Replacement for Resolving Pin Inaccessibility</td>
          <td>Institute of Electrical and Electronics Engineers Midwest Symposium on Circuits and Systems</td>
        </tr>
        <tr>
          <td>2021</td>
          <td><strong>Suwan Kim</strong>, Kyeongrok Jo, Taewhan Kim</td>
          <td>Boosting Pin Accessibility Through Cell Layout Topology Diversification</td>
          <td>Institute of Electrical and Electronics Engineers Asia and South Pacific Design Automation Conference</td>
        </tr>
      </tbody>
    </table>
<br><br>
    <!-- DOMESTIC CONFERENCES -->
    <h3>Domestic Conferences</h3>
    <table class="pub-table">
      <thead>
        <tr>
          <th>Year</th>
          <th>Authors</th>
          <th>Title</th>
          <th>Conference</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td>2021</td>
          <td><strong>Suwan Kim</strong>, Taewhan Kim</td>
          <td>Timing Improvement through Cell Replacement at Engineering Change Order Routing</td>
          <td>Autumn Annual Conference of the Institute of Electronics and Information Engineers</td>
        </tr>
      </tbody>
    </table>
  </main>

  <footer>
    <p>&copy; 2025 AIDA Lab, Kyung Hee University. All rights reserved.</p>
  </footer>
</body>
</html>
