/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  reg [3:0] celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  reg [9:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [16:0] celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [24:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [25:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[54] ? in_data[25] : in_data[39];
  assign celloutsig_1_7z = celloutsig_1_6z[8] ? in_data[162] : celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_2z[6] ? celloutsig_1_6z[4] : celloutsig_1_3z;
  assign celloutsig_1_16z = celloutsig_1_2z[1] ? celloutsig_1_6z[0] : celloutsig_1_15z[15];
  assign celloutsig_0_2z = in_data[84] ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_86z = ~(celloutsig_0_29z & celloutsig_0_22z[1]);
  assign celloutsig_0_29z = ~(celloutsig_0_18z[1] & celloutsig_0_22z[3]);
  assign celloutsig_0_19z = celloutsig_0_9z | ~(celloutsig_0_9z);
  assign celloutsig_1_5z = in_data[142:140] / { 1'h1, in_data[149:148] };
  assign celloutsig_1_10z = in_data[172:165] / { 1'h1, celloutsig_1_6z[7:1] };
  assign celloutsig_0_22z = celloutsig_0_5z[9:6] / { 1'h1, celloutsig_0_16z[1:0], celloutsig_0_19z };
  assign celloutsig_1_2z = ~ in_data[161:143];
  assign celloutsig_0_8z = ~ celloutsig_0_6z[2:0];
  assign celloutsig_1_18z = ~ { celloutsig_1_15z[13:2], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_1_19z = ~ { celloutsig_1_18z[11], celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_6z[9:2] | celloutsig_1_2z[16:9];
  assign celloutsig_0_3z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[147:143];
  assign celloutsig_1_1z = ^ in_data[183:162];
  assign celloutsig_1_3z = ^ celloutsig_1_2z[9:0];
  assign celloutsig_0_9z = ^ { celloutsig_0_5z[1:0], celloutsig_0_7z };
  assign celloutsig_1_17z = ^ { celloutsig_1_15z[21:3], celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_10z = ^ in_data[77:62];
  assign celloutsig_0_12z = ^ { celloutsig_0_5z[11:6], celloutsig_0_3z };
  assign celloutsig_0_1z = ^ in_data[90:65];
  assign celloutsig_0_25z = ^ { celloutsig_0_6z[1:0], celloutsig_0_18z };
  assign celloutsig_0_26z = ^ { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_23z };
  assign celloutsig_1_6z = { celloutsig_1_2z[9:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } << { celloutsig_1_2z[12:10], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_3z } << { celloutsig_1_6z[7:4], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_8z[1], celloutsig_0_2z, 1'h1, celloutsig_0_4z[1:0] } << { in_data[29:27], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_14z[3:2], celloutsig_0_20z } << { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_5z[6:1], celloutsig_0_26z, celloutsig_0_25z } << in_data[28:21];
  assign celloutsig_0_14z = celloutsig_0_11z[3:0] - { celloutsig_0_5z[0], celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_13z[6:5], celloutsig_0_13z[10] } - { celloutsig_0_13z[10], 1'h0, celloutsig_0_13z[2] };
  assign celloutsig_0_85z = { celloutsig_0_35z[8], celloutsig_0_10z, celloutsig_0_19z } ~^ celloutsig_0_23z;
  assign celloutsig_1_11z = ~((celloutsig_1_0z & celloutsig_1_3z) | celloutsig_1_3z);
  assign celloutsig_1_13z = ~((celloutsig_1_1z & celloutsig_1_0z) | in_data[143]);
  assign celloutsig_0_20z = ~((celloutsig_0_9z & celloutsig_0_5z[13]) | celloutsig_0_12z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_35z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_35z = { celloutsig_0_22z[3], celloutsig_0_30z, celloutsig_0_25z };
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_5z = { in_data[93:78], celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = in_data[11:8];
  always_latch
    if (!clkin_data[0]) celloutsig_0_17z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_17z = { celloutsig_0_7z[3:1], celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_18z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_18z = { celloutsig_0_8z[1:0], celloutsig_0_17z };
  assign { celloutsig_0_4z[0], celloutsig_0_4z[1] } = { celloutsig_0_3z, celloutsig_0_0z } ~^ { celloutsig_0_0z, celloutsig_0_2z };
  assign { celloutsig_0_13z[1], celloutsig_0_13z[2], celloutsig_0_13z[9:5], celloutsig_0_13z[10] } = ~ { celloutsig_0_4z[0], celloutsig_0_4z[1], celloutsig_0_11z, celloutsig_0_0z };
  assign { celloutsig_0_13z[4:3], celloutsig_0_13z[0] } = { celloutsig_0_13z[10], 1'h0, celloutsig_0_13z[10] };
  assign celloutsig_0_4z[2] = 1'h1;
  assign { out_data[153:128], out_data[98:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
