-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Sun May  5 14:21:46 2024
-- Host        : Zen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/spedon/Documents/eeworks/FPGA/eko/verilog/eko.srcs/design/bd/eko_bd/ip/eko_bd_pl_cross_0_1/eko_bd_pl_cross_0_1_sim_netlist.vhdl
-- Design      : eko_bd_pl_cross_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_bram_com_cross is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    threshold_base : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_clk : out STD_LOGIC;
    bram_wrdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_en : out STD_LOGIC;
    bram_rst : out STD_LOGIC;
    bram_we : out STD_LOGIC_VECTOR ( 3 downto 0 );
    intr0 : out STD_LOGIC
  );
  attribute CFG_DATA_ADDR : integer;
  attribute CFG_DATA_ADDR of eko_bd_pl_cross_0_1_bram_com_cross : entity is 4000;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_bram_com_cross : entity is "bram_com_cross";
  attribute READ : string;
  attribute READ of eko_bd_pl_cross_0_1_bram_com_cross : entity is "1'b1";
  attribute RECV_LENGTH : string;
  attribute RECV_LENGTH of eko_bd_pl_cross_0_1_bram_com_cross : entity is "10'b0011010000";
  attribute WRITE : string;
  attribute WRITE of eko_bd_pl_cross_0_1_bram_com_cross : entity is "1'b0";
end eko_bd_pl_cross_0_1_bram_com_cross;

architecture STRUCTURE of eko_bd_pl_cross_0_1_bram_com_cross is
  signal \<const0>\ : STD_LOGIC;
  signal \^aclk\ : STD_LOGIC;
  signal \^bram_addr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \bram_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[11]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[11]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr[12]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[13]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[14]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[15]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[17]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[18]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[19]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[20]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[21]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[22]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[23]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[24]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[25]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[26]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[27]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[28]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[29]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[30]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[31]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr[31]_i_4_n_0\ : STD_LOGIC;
  signal \bram_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \bram_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \bram_addr_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \bram_addr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \bram_addr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \bram_addr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \bram_addr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^bram_rst\ : STD_LOGIC;
  signal \^bram_we\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^intr0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \read_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \read_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \read_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \read_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \^s_axis_data_tdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal state_i_1_n_0 : STD_LOGIC;
  signal \threshold_base[15]_i_1_n_0\ : STD_LOGIC;
  signal \write_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \write_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \write_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \write_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \write_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \write_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \write_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \write_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_bram_addr_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_bram_addr_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bram_addr_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram_addr[10]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bram_addr[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \bram_addr[12]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bram_addr[13]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bram_addr[14]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \bram_addr[15]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bram_addr[16]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bram_addr[17]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \bram_addr[18]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \bram_addr[19]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bram_addr[20]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bram_addr[21]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \bram_addr[22]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bram_addr[23]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \bram_addr[24]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \bram_addr[25]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bram_addr[26]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \bram_addr[27]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bram_addr[28]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \bram_addr[29]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \bram_addr[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \bram_addr[30]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \bram_addr[31]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \bram_addr[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \bram_addr[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \bram_addr[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bram_addr[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \bram_addr[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bram_addr[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \bram_addr[9]_i_1\ : label is "soft_lutpair110";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \bram_addr_reg[10]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[10]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[11]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[11]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[12]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[12]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bram_addr_reg[12]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[13]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[13]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[14]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[14]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[15]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[15]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[16]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[16]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD of \bram_addr_reg[16]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[17]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[17]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[18]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[18]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[19]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[19]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[20]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[20]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD of \bram_addr_reg[20]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[21]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[21]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[22]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[22]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[23]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[23]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[24]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[24]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD of \bram_addr_reg[24]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[25]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[25]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[26]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[26]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[27]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[27]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[28]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[28]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD of \bram_addr_reg[28]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[29]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[29]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[2]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[2]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[30]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[30]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[31]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[31]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD of \bram_addr_reg[31]_i_3\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[3]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[3]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[4]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[4]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD of \bram_addr_reg[4]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[5]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[5]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[6]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[6]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[7]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[7]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of \bram_addr_reg[8]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[8]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute ADDER_THRESHOLD of \bram_addr_reg[8]_i_2\ : label is 35;
  attribute X_INTERFACE_INFO of \bram_addr_reg[9]\ : label is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of \bram_addr_reg[9]\ : label is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute SOFT_HLUTNM of bram_en_INST_0 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \bram_we[0]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \read_counter[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \read_counter[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of s_axis_data_tready_INST_0 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair103";
  attribute X_INTERFACE_INFO of state_reg : label is "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of state_reg : label is "XIL_INTERFACENAME IRQ, SENSITIVITY EDGE_RISING";
  attribute SOFT_HLUTNM of \write_counter[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \write_counter[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \write_counter[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \write_counter[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \write_counter[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \write_counter[4]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \write_counter[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \write_counter[5]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \write_counter[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \write_counter[7]_i_1\ : label is "soft_lutpair108";
  attribute X_INTERFACE_INFO of bram_clk : signal is "xilinx.com:interface:bram:1.0 bram_rtl CLK";
  attribute X_INTERFACE_INFO of bram_en : signal is "xilinx.com:interface:bram:1.0 bram_rtl EN";
  attribute X_INTERFACE_INFO of bram_rst : signal is "xilinx.com:interface:bram:1.0 bram_rtl RST";
  attribute X_INTERFACE_INFO of intr0 : signal is "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of intr0 : signal is "XIL_INTERFACENAME IRQ, SENSITIVITY EDGE_RISING";
  attribute X_INTERFACE_INFO of bram_addr : signal is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of bram_addr : signal is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of bram_rddata : signal is "xilinx.com:interface:bram:1.0 bram_rtl DOUT";
  attribute X_INTERFACE_INFO of bram_we : signal is "xilinx.com:interface:bram:1.0 bram_rtl WE";
  attribute X_INTERFACE_INFO of bram_wrdata : signal is "xilinx.com:interface:bram:1.0 bram_rtl DIN";
begin
  \^aclk\ <= aclk;
  \^s_axis_data_tdata\(31 downto 0) <= s_axis_data_tdata(31 downto 0);
  bram_addr(31 downto 2) <= \^bram_addr\(31 downto 2);
  bram_addr(1) <= \<const0>\;
  bram_addr(0) <= \<const0>\;
  bram_clk <= \^aclk\;
  bram_rst <= \^bram_rst\;
  bram_we(3) <= \^bram_we\(0);
  bram_we(2) <= \^bram_we\(0);
  bram_we(1) <= \^bram_we\(0);
  bram_we(0) <= \^bram_we\(0);
  bram_wrdata(31 downto 0) <= \^s_axis_data_tdata\(31 downto 0);
  intr0 <= \^intr0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\bram_addr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^intr0\,
      I1 => \bram_addr[11]_i_2_n_0\,
      I2 => \bram_addr_reg[12]_i_2_n_6\,
      O => \bram_addr[10]_i_1_n_0\
    );
\bram_addr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^intr0\,
      I1 => \bram_addr[11]_i_2_n_0\,
      I2 => \bram_addr_reg[12]_i_2_n_5\,
      O => \bram_addr[11]_i_1_n_0\
    );
\bram_addr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => \write_counter[4]_i_2_n_0\,
      I1 => \write_counter_reg_n_0_[5]\,
      I2 => \write_counter_reg_n_0_[4]\,
      I3 => \write_counter_reg_n_0_[3]\,
      I4 => \write_counter[4]_i_3_n_0\,
      O => \bram_addr[11]_i_2_n_0\
    );
\bram_addr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[12]_i_2_n_4\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[12]_i_1_n_0\
    );
\bram_addr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[16]_i_2_n_7\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[13]_i_1_n_0\
    );
\bram_addr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[16]_i_2_n_6\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[14]_i_1_n_0\
    );
\bram_addr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[16]_i_2_n_5\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[15]_i_1_n_0\
    );
\bram_addr[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[16]_i_2_n_4\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[16]_i_1_n_0\
    );
\bram_addr[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[20]_i_2_n_7\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[17]_i_1_n_0\
    );
\bram_addr[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[20]_i_2_n_6\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[18]_i_1_n_0\
    );
\bram_addr[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[20]_i_2_n_5\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[19]_i_1_n_0\
    );
\bram_addr[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[20]_i_2_n_4\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[20]_i_1_n_0\
    );
\bram_addr[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[24]_i_2_n_7\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[21]_i_1_n_0\
    );
\bram_addr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[24]_i_2_n_6\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[22]_i_1_n_0\
    );
\bram_addr[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[24]_i_2_n_5\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[23]_i_1_n_0\
    );
\bram_addr[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[24]_i_2_n_4\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[24]_i_1_n_0\
    );
\bram_addr[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[28]_i_2_n_7\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[25]_i_1_n_0\
    );
\bram_addr[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[28]_i_2_n_6\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[26]_i_1_n_0\
    );
\bram_addr[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[28]_i_2_n_5\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[27]_i_1_n_0\
    );
\bram_addr[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[28]_i_2_n_4\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[28]_i_1_n_0\
    );
\bram_addr[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[31]_i_3_n_7\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[29]_i_1_n_0\
    );
\bram_addr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[4]_i_2_n_6\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[2]_i_1_n_0\
    );
\bram_addr[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[31]_i_3_n_6\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[30]_i_1_n_0\
    );
\bram_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \read_counter_reg_n_0_[1]\,
      I1 => \read_counter_reg_n_0_[0]\,
      I2 => \^intr0\,
      I3 => s_axis_data_tvalid,
      O => \bram_addr[31]_i_1_n_0\
    );
\bram_addr[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[31]_i_3_n_5\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[31]_i_2_n_0\
    );
\bram_addr[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAABAAAAAAAAA"
    )
        port map (
      I0 => \^intr0\,
      I1 => \write_counter[4]_i_3_n_0\,
      I2 => \write_counter_reg_n_0_[3]\,
      I3 => \write_counter_reg_n_0_[4]\,
      I4 => \write_counter_reg_n_0_[5]\,
      I5 => \write_counter[4]_i_2_n_0\,
      O => \bram_addr[31]_i_4_n_0\
    );
\bram_addr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[4]_i_2_n_5\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[3]_i_1_n_0\
    );
\bram_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[4]_i_2_n_4\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[4]_i_1_n_0\
    );
\bram_addr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bram_addr\(2),
      O => \bram_addr[4]_i_3_n_0\
    );
\bram_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^intr0\,
      I1 => \bram_addr[11]_i_2_n_0\,
      I2 => \bram_addr_reg[8]_i_2_n_7\,
      O => \bram_addr[5]_i_1_n_0\
    );
\bram_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bram_addr_reg[8]_i_2_n_6\,
      I1 => \bram_addr[31]_i_4_n_0\,
      O => \bram_addr[6]_i_1_n_0\
    );
\bram_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^intr0\,
      I1 => \bram_addr[11]_i_2_n_0\,
      I2 => \bram_addr_reg[8]_i_2_n_5\,
      O => \bram_addr[7]_i_1_n_0\
    );
\bram_addr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^intr0\,
      I1 => \bram_addr[11]_i_2_n_0\,
      I2 => \bram_addr_reg[8]_i_2_n_4\,
      O => \bram_addr[8]_i_1_n_0\
    );
\bram_addr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^intr0\,
      I1 => \bram_addr[11]_i_2_n_0\,
      I2 => \bram_addr_reg[12]_i_2_n_7\,
      O => \bram_addr[9]_i_1_n_0\
    );
\bram_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[10]_i_1_n_0\,
      Q => \^bram_addr\(10)
    );
\bram_addr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[11]_i_1_n_0\,
      Q => \^bram_addr\(11)
    );
\bram_addr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[12]_i_1_n_0\,
      Q => \^bram_addr\(12)
    );
\bram_addr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bram_addr_reg[8]_i_2_n_0\,
      CO(3) => \bram_addr_reg[12]_i_2_n_0\,
      CO(2) => \bram_addr_reg[12]_i_2_n_1\,
      CO(1) => \bram_addr_reg[12]_i_2_n_2\,
      CO(0) => \bram_addr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bram_addr_reg[12]_i_2_n_4\,
      O(2) => \bram_addr_reg[12]_i_2_n_5\,
      O(1) => \bram_addr_reg[12]_i_2_n_6\,
      O(0) => \bram_addr_reg[12]_i_2_n_7\,
      S(3 downto 0) => \^bram_addr\(12 downto 9)
    );
\bram_addr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[13]_i_1_n_0\,
      Q => \^bram_addr\(13)
    );
\bram_addr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[14]_i_1_n_0\,
      Q => \^bram_addr\(14)
    );
\bram_addr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[15]_i_1_n_0\,
      Q => \^bram_addr\(15)
    );
\bram_addr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[16]_i_1_n_0\,
      Q => \^bram_addr\(16)
    );
\bram_addr_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bram_addr_reg[12]_i_2_n_0\,
      CO(3) => \bram_addr_reg[16]_i_2_n_0\,
      CO(2) => \bram_addr_reg[16]_i_2_n_1\,
      CO(1) => \bram_addr_reg[16]_i_2_n_2\,
      CO(0) => \bram_addr_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bram_addr_reg[16]_i_2_n_4\,
      O(2) => \bram_addr_reg[16]_i_2_n_5\,
      O(1) => \bram_addr_reg[16]_i_2_n_6\,
      O(0) => \bram_addr_reg[16]_i_2_n_7\,
      S(3 downto 0) => \^bram_addr\(16 downto 13)
    );
\bram_addr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[17]_i_1_n_0\,
      Q => \^bram_addr\(17)
    );
\bram_addr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[18]_i_1_n_0\,
      Q => \^bram_addr\(18)
    );
\bram_addr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[19]_i_1_n_0\,
      Q => \^bram_addr\(19)
    );
\bram_addr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[20]_i_1_n_0\,
      Q => \^bram_addr\(20)
    );
\bram_addr_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bram_addr_reg[16]_i_2_n_0\,
      CO(3) => \bram_addr_reg[20]_i_2_n_0\,
      CO(2) => \bram_addr_reg[20]_i_2_n_1\,
      CO(1) => \bram_addr_reg[20]_i_2_n_2\,
      CO(0) => \bram_addr_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bram_addr_reg[20]_i_2_n_4\,
      O(2) => \bram_addr_reg[20]_i_2_n_5\,
      O(1) => \bram_addr_reg[20]_i_2_n_6\,
      O(0) => \bram_addr_reg[20]_i_2_n_7\,
      S(3 downto 0) => \^bram_addr\(20 downto 17)
    );
\bram_addr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[21]_i_1_n_0\,
      Q => \^bram_addr\(21)
    );
\bram_addr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[22]_i_1_n_0\,
      Q => \^bram_addr\(22)
    );
\bram_addr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[23]_i_1_n_0\,
      Q => \^bram_addr\(23)
    );
\bram_addr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[24]_i_1_n_0\,
      Q => \^bram_addr\(24)
    );
\bram_addr_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bram_addr_reg[20]_i_2_n_0\,
      CO(3) => \bram_addr_reg[24]_i_2_n_0\,
      CO(2) => \bram_addr_reg[24]_i_2_n_1\,
      CO(1) => \bram_addr_reg[24]_i_2_n_2\,
      CO(0) => \bram_addr_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bram_addr_reg[24]_i_2_n_4\,
      O(2) => \bram_addr_reg[24]_i_2_n_5\,
      O(1) => \bram_addr_reg[24]_i_2_n_6\,
      O(0) => \bram_addr_reg[24]_i_2_n_7\,
      S(3 downto 0) => \^bram_addr\(24 downto 21)
    );
\bram_addr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[25]_i_1_n_0\,
      Q => \^bram_addr\(25)
    );
\bram_addr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[26]_i_1_n_0\,
      Q => \^bram_addr\(26)
    );
\bram_addr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[27]_i_1_n_0\,
      Q => \^bram_addr\(27)
    );
\bram_addr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[28]_i_1_n_0\,
      Q => \^bram_addr\(28)
    );
\bram_addr_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bram_addr_reg[24]_i_2_n_0\,
      CO(3) => \bram_addr_reg[28]_i_2_n_0\,
      CO(2) => \bram_addr_reg[28]_i_2_n_1\,
      CO(1) => \bram_addr_reg[28]_i_2_n_2\,
      CO(0) => \bram_addr_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bram_addr_reg[28]_i_2_n_4\,
      O(2) => \bram_addr_reg[28]_i_2_n_5\,
      O(1) => \bram_addr_reg[28]_i_2_n_6\,
      O(0) => \bram_addr_reg[28]_i_2_n_7\,
      S(3 downto 0) => \^bram_addr\(28 downto 25)
    );
\bram_addr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[29]_i_1_n_0\,
      Q => \^bram_addr\(29)
    );
\bram_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[2]_i_1_n_0\,
      Q => \^bram_addr\(2)
    );
\bram_addr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[30]_i_1_n_0\,
      Q => \^bram_addr\(30)
    );
\bram_addr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[31]_i_2_n_0\,
      Q => \^bram_addr\(31)
    );
\bram_addr_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bram_addr_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_bram_addr_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \bram_addr_reg[31]_i_3_n_2\,
      CO(0) => \bram_addr_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_bram_addr_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2) => \bram_addr_reg[31]_i_3_n_5\,
      O(1) => \bram_addr_reg[31]_i_3_n_6\,
      O(0) => \bram_addr_reg[31]_i_3_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^bram_addr\(31 downto 29)
    );
\bram_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[3]_i_1_n_0\,
      Q => \^bram_addr\(3)
    );
\bram_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[4]_i_1_n_0\,
      Q => \^bram_addr\(4)
    );
\bram_addr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bram_addr_reg[4]_i_2_n_0\,
      CO(2) => \bram_addr_reg[4]_i_2_n_1\,
      CO(1) => \bram_addr_reg[4]_i_2_n_2\,
      CO(0) => \bram_addr_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^bram_addr\(2),
      DI(0) => '0',
      O(3) => \bram_addr_reg[4]_i_2_n_4\,
      O(2) => \bram_addr_reg[4]_i_2_n_5\,
      O(1) => \bram_addr_reg[4]_i_2_n_6\,
      O(0) => \NLW_bram_addr_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3 downto 2) => \^bram_addr\(4 downto 3),
      S(1) => \bram_addr[4]_i_3_n_0\,
      S(0) => '0'
    );
\bram_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[5]_i_1_n_0\,
      Q => \^bram_addr\(5)
    );
\bram_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[6]_i_1_n_0\,
      Q => \^bram_addr\(6)
    );
\bram_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[7]_i_1_n_0\,
      Q => \^bram_addr\(7)
    );
\bram_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[8]_i_1_n_0\,
      Q => \^bram_addr\(8)
    );
\bram_addr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bram_addr_reg[4]_i_2_n_0\,
      CO(3) => \bram_addr_reg[8]_i_2_n_0\,
      CO(2) => \bram_addr_reg[8]_i_2_n_1\,
      CO(1) => \bram_addr_reg[8]_i_2_n_2\,
      CO(0) => \bram_addr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \bram_addr_reg[8]_i_2_n_4\,
      O(2) => \bram_addr_reg[8]_i_2_n_5\,
      O(1) => \bram_addr_reg[8]_i_2_n_6\,
      O(0) => \bram_addr_reg[8]_i_2_n_7\,
      S(3 downto 0) => \^bram_addr\(8 downto 5)
    );
\bram_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \bram_addr[9]_i_1_n_0\,
      Q => \^bram_addr\(9)
    );
bram_en_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axis_data_tvalid,
      I1 => \^intr0\,
      O => bram_en
    );
bram_rst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^bram_rst\
    );
\bram_we[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_data_tvalid,
      I1 => \^intr0\,
      O => \^bram_we\(0)
    );
\read_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A0"
    )
        port map (
      I0 => \bram_addr[31]_i_4_n_0\,
      I1 => s_axis_data_tvalid,
      I2 => \^intr0\,
      I3 => \read_counter_reg_n_0_[0]\,
      O => \read_counter[0]_i_1_n_0\
    );
\read_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"773F8800"
    )
        port map (
      I0 => \read_counter_reg_n_0_[0]\,
      I1 => \bram_addr[31]_i_4_n_0\,
      I2 => s_axis_data_tvalid,
      I3 => \^intr0\,
      I4 => \read_counter_reg_n_0_[1]\,
      O => \read_counter[1]_i_1_n_0\
    );
\read_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => '1',
      CLR => \^bram_rst\,
      D => \read_counter[0]_i_1_n_0\,
      Q => \read_counter_reg_n_0_[0]\
    );
\read_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => '1',
      CLR => \^bram_rst\,
      D => \read_counter[1]_i_1_n_0\,
      Q => \read_counter_reg_n_0_[1]\
    );
s_axis_data_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^intr0\,
      O => s_axis_data_tready
    );
state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF8888"
    )
        port map (
      I0 => s_axis_data_tvalid,
      I1 => \bram_addr[31]_i_4_n_0\,
      I2 => \read_counter_reg_n_0_[1]\,
      I3 => \read_counter_reg_n_0_[0]\,
      I4 => \^intr0\,
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => '1',
      CLR => \^bram_rst\,
      D => state_i_1_n_0,
      Q => \^intr0\
    );
\threshold_base[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \read_counter_reg_n_0_[0]\,
      I1 => \read_counter_reg_n_0_[1]\,
      I2 => \^intr0\,
      O => \threshold_base[15]_i_1_n_0\
    );
\threshold_base_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(0),
      Q => threshold_base(0)
    );
\threshold_base_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(10),
      Q => threshold_base(10)
    );
\threshold_base_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(11),
      Q => threshold_base(11)
    );
\threshold_base_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(12),
      Q => threshold_base(12)
    );
\threshold_base_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(13),
      Q => threshold_base(13)
    );
\threshold_base_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(14),
      Q => threshold_base(14)
    );
\threshold_base_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(15),
      Q => threshold_base(15)
    );
\threshold_base_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      D => bram_rddata(1),
      PRE => \^bram_rst\,
      Q => threshold_base(1)
    );
\threshold_base_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(2),
      Q => threshold_base(2)
    );
\threshold_base_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      D => bram_rddata(3),
      PRE => \^bram_rst\,
      Q => threshold_base(3)
    );
\threshold_base_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      D => bram_rddata(4),
      PRE => \^bram_rst\,
      Q => threshold_base(4)
    );
\threshold_base_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      D => bram_rddata(5),
      PRE => \^bram_rst\,
      Q => threshold_base(5)
    );
\threshold_base_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      D => bram_rddata(6),
      PRE => \^bram_rst\,
      Q => threshold_base(6)
    );
\threshold_base_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      D => bram_rddata(7),
      PRE => \^bram_rst\,
      Q => threshold_base(7)
    );
\threshold_base_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(8),
      Q => threshold_base(8)
    );
\threshold_base_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \threshold_base[15]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => bram_rddata(9),
      Q => threshold_base(9)
    );
\write_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^intr0\,
      I1 => \write_counter_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\write_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \write_counter_reg_n_0_[0]\,
      I1 => \write_counter_reg_n_0_[1]\,
      I2 => \^intr0\,
      O => p_0_in(1)
    );
\write_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \write_counter_reg_n_0_[1]\,
      I1 => \write_counter_reg_n_0_[0]\,
      I2 => \write_counter_reg_n_0_[2]\,
      I3 => \^intr0\,
      O => p_0_in(2)
    );
\write_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \^intr0\,
      I1 => \write_counter_reg_n_0_[2]\,
      I2 => \write_counter_reg_n_0_[0]\,
      I3 => \write_counter_reg_n_0_[1]\,
      I4 => \write_counter_reg_n_0_[3]\,
      O => \write_counter[3]_i_1_n_0\
    );
\write_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10011010"
    )
        port map (
      I0 => \^intr0\,
      I1 => \write_counter[4]_i_2_n_0\,
      I2 => \write_counter_reg_n_0_[4]\,
      I3 => \write_counter[4]_i_3_n_0\,
      I4 => \write_counter_reg_n_0_[3]\,
      O => \write_counter[4]_i_1_n_0\
    );
\write_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \write_counter_reg_n_0_[7]\,
      I1 => \write_counter_reg_n_0_[6]\,
      I2 => \write_counter_reg_n_0_[8]\,
      I3 => \write_counter_reg_n_0_[4]\,
      I4 => \write_counter_reg_n_0_[5]\,
      I5 => \write_counter_reg_n_0_[9]\,
      O => \write_counter[4]_i_2_n_0\
    );
\write_counter[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \write_counter_reg_n_0_[2]\,
      I1 => \write_counter_reg_n_0_[0]\,
      I2 => \write_counter_reg_n_0_[1]\,
      O => \write_counter[4]_i_3_n_0\
    );
\write_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^intr0\,
      I1 => \write_counter[5]_i_2_n_0\,
      I2 => \write_counter_reg_n_0_[5]\,
      O => \write_counter[5]_i_1_n_0\
    );
\write_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \write_counter_reg_n_0_[3]\,
      I1 => \write_counter_reg_n_0_[2]\,
      I2 => \write_counter_reg_n_0_[0]\,
      I3 => \write_counter_reg_n_0_[1]\,
      I4 => \write_counter_reg_n_0_[4]\,
      O => \write_counter[5]_i_2_n_0\
    );
\write_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \write_counter_reg_n_0_[6]\,
      I1 => \write_counter[9]_i_2_n_0\,
      I2 => \bram_addr[31]_i_4_n_0\,
      O => p_0_in(6)
    );
\write_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \write_counter[9]_i_2_n_0\,
      I1 => \write_counter_reg_n_0_[6]\,
      I2 => \write_counter_reg_n_0_[7]\,
      I3 => \bram_addr[31]_i_4_n_0\,
      O => p_0_in(7)
    );
\write_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \^intr0\,
      I1 => \write_counter[9]_i_2_n_0\,
      I2 => \write_counter_reg_n_0_[6]\,
      I3 => \write_counter_reg_n_0_[7]\,
      I4 => \write_counter_reg_n_0_[8]\,
      O => \write_counter[8]_i_1_n_0\
    );
\write_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \write_counter_reg_n_0_[7]\,
      I1 => \write_counter_reg_n_0_[6]\,
      I2 => \write_counter[9]_i_2_n_0\,
      I3 => \write_counter_reg_n_0_[8]\,
      I4 => \write_counter_reg_n_0_[9]\,
      I5 => \^intr0\,
      O => p_0_in(9)
    );
\write_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \write_counter_reg_n_0_[5]\,
      I1 => \write_counter_reg_n_0_[4]\,
      I2 => \write_counter_reg_n_0_[1]\,
      I3 => \write_counter_reg_n_0_[0]\,
      I4 => \write_counter_reg_n_0_[2]\,
      I5 => \write_counter_reg_n_0_[3]\,
      O => \write_counter[9]_i_2_n_0\
    );
\write_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => p_0_in(0),
      Q => \write_counter_reg_n_0_[0]\
    );
\write_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => p_0_in(1),
      Q => \write_counter_reg_n_0_[1]\
    );
\write_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => p_0_in(2),
      Q => \write_counter_reg_n_0_[2]\
    );
\write_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \write_counter[3]_i_1_n_0\,
      Q => \write_counter_reg_n_0_[3]\
    );
\write_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \write_counter[4]_i_1_n_0\,
      Q => \write_counter_reg_n_0_[4]\
    );
\write_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \write_counter[5]_i_1_n_0\,
      Q => \write_counter_reg_n_0_[5]\
    );
\write_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => p_0_in(6),
      Q => \write_counter_reg_n_0_[6]\
    );
\write_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => p_0_in(7),
      Q => \write_counter_reg_n_0_[7]\
    );
\write_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => \write_counter[8]_i_1_n_0\,
      Q => \write_counter_reg_n_0_[8]\
    );
\write_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \^aclk\,
      CE => \bram_addr[31]_i_1_n_0\,
      CLR => \^bram_rst\,
      D => p_0_in(9),
      Q => \write_counter_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_delay is
  port (
    dina : out STD_LOGIC_VECTOR ( 41 downto 0 );
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 41 downto 0 );
    aclk : in STD_LOGIC;
    \shift_reg_reg[33][3]_0\ : in STD_LOGIC;
    \shift_reg_reg[33][3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_delay : entity is "delay";
end eko_bd_pl_cross_0_1_delay;

architecture STRUCTURE of eko_bd_pl_cross_0_1_delay is
  signal \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__10_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__11_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__12_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__13_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__14_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__15_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__16_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__17_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__18_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__19_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__20_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__21_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__22_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__23_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__24_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__25_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__26_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__27_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__28_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__29_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__32_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__33_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__34_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__35_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__36_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__37_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__38_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__39_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__40_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__7_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__8_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__9_n_0\ : STD_LOGIC;
  signal shift_reg_reg_gate_n_0 : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst1/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of shift_reg_reg_gate : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__12\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__13\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__14\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__15\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__16\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__17\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__18\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__19\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__20\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__21\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__22\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__23\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__24\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__25\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__26\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__27\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__28\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__29\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__30\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__31\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__32\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__33\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__34\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__35\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__36\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__37\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__38\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__39\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__40\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__7\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__8\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__9\ : label is "soft_lutpair58";
begin
\shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(7),
      Q => \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(8),
      Q => \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(9),
      Q => \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(10),
      Q => \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(11),
      Q => \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(12),
      Q => \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(13),
      Q => \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(14),
      Q => \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(15),
      Q => \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(16),
      Q => \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(17),
      Q => \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(18),
      Q => \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(19),
      Q => \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(20),
      Q => \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(21),
      Q => \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(22),
      Q => \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(23),
      Q => \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(24),
      Q => \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(25),
      Q => \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(26),
      Q => \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(27),
      Q => \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(28),
      Q => \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(29),
      Q => \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(30),
      Q => \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(31),
      Q => \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(32),
      Q => \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(33),
      Q => \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(0),
      Q => \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(34),
      Q => \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(35),
      Q => \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(36),
      Q => \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(37),
      Q => \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(38),
      Q => \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(39),
      Q => \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(40),
      Q => \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(41),
      Q => \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(1),
      Q => \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(2),
      Q => \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(3),
      Q => \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(4),
      Q => \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(5),
      Q => \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(6),
      Q => \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[33][10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__33_n_0\,
      Q => dina(7)
    );
\shift_reg_reg[33][11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__32_n_0\,
      Q => dina(8)
    );
\shift_reg_reg[33][12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__31_n_0\,
      Q => dina(9)
    );
\shift_reg_reg[33][13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__30_n_0\,
      Q => dina(10)
    );
\shift_reg_reg[33][14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__29_n_0\,
      Q => dina(11)
    );
\shift_reg_reg[33][15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__28_n_0\,
      Q => dina(12)
    );
\shift_reg_reg[33][16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__27_n_0\,
      Q => dina(13)
    );
\shift_reg_reg[33][17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__26_n_0\,
      Q => dina(14)
    );
\shift_reg_reg[33][18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__25_n_0\,
      Q => dina(15)
    );
\shift_reg_reg[33][19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__24_n_0\,
      Q => dina(16)
    );
\shift_reg_reg[33][20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__23_n_0\,
      Q => dina(17)
    );
\shift_reg_reg[33][21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__22_n_0\,
      Q => dina(18)
    );
\shift_reg_reg[33][22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__21_n_0\,
      Q => dina(19)
    );
\shift_reg_reg[33][23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__20_n_0\,
      Q => dina(20)
    );
\shift_reg_reg[33][27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__19_n_0\,
      Q => dina(21)
    );
\shift_reg_reg[33][28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__18_n_0\,
      Q => dina(22)
    );
\shift_reg_reg[33][29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__17_n_0\,
      Q => dina(23)
    );
\shift_reg_reg[33][30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__16_n_0\,
      Q => dina(24)
    );
\shift_reg_reg[33][31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__15_n_0\,
      Q => dina(25)
    );
\shift_reg_reg[33][32]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__14_n_0\,
      Q => dina(26)
    );
\shift_reg_reg[33][33]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__13_n_0\,
      Q => dina(27)
    );
\shift_reg_reg[33][34]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__12_n_0\,
      Q => dina(28)
    );
\shift_reg_reg[33][35]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__11_n_0\,
      Q => dina(29)
    );
\shift_reg_reg[33][36]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__10_n_0\,
      Q => dina(30)
    );
\shift_reg_reg[33][37]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__9_n_0\,
      Q => dina(31)
    );
\shift_reg_reg[33][38]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__8_n_0\,
      Q => dina(32)
    );
\shift_reg_reg[33][39]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__7_n_0\,
      Q => dina(33)
    );
\shift_reg_reg[33][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__40_n_0\,
      Q => dina(0)
    );
\shift_reg_reg[33][40]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__6_n_0\,
      Q => dina(34)
    );
\shift_reg_reg[33][41]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__5_n_0\,
      Q => dina(35)
    );
\shift_reg_reg[33][42]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__4_n_0\,
      Q => dina(36)
    );
\shift_reg_reg[33][43]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__3_n_0\,
      Q => dina(37)
    );
\shift_reg_reg[33][44]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__2_n_0\,
      Q => dina(38)
    );
\shift_reg_reg[33][45]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__1_n_0\,
      Q => dina(39)
    );
\shift_reg_reg[33][46]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__0_n_0\,
      Q => dina(40)
    );
\shift_reg_reg[33][47]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => shift_reg_reg_gate_n_0,
      Q => dina(41)
    );
\shift_reg_reg[33][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__39_n_0\,
      Q => dina(1)
    );
\shift_reg_reg[33][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__38_n_0\,
      Q => dina(2)
    );
\shift_reg_reg[33][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__37_n_0\,
      Q => dina(3)
    );
\shift_reg_reg[33][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__36_n_0\,
      Q => dina(4)
    );
\shift_reg_reg[33][8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__35_n_0\,
      Q => dina(5)
    );
\shift_reg_reg[33][9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]_1\,
      D => \shift_reg_reg_gate__34_n_0\,
      Q => dina(6)
    );
shift_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => shift_reg_reg_gate_n_0
    );
\shift_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__0_n_0\
    );
\shift_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__1_n_0\
    );
\shift_reg_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__10_n_0\
    );
\shift_reg_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__11_n_0\
    );
\shift_reg_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__12_n_0\
    );
\shift_reg_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__13_n_0\
    );
\shift_reg_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__14_n_0\
    );
\shift_reg_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__15_n_0\
    );
\shift_reg_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__16_n_0\
    );
\shift_reg_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__17_n_0\
    );
\shift_reg_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__18_n_0\
    );
\shift_reg_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__19_n_0\
    );
\shift_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__2_n_0\
    );
\shift_reg_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__20_n_0\
    );
\shift_reg_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__21_n_0\
    );
\shift_reg_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__22_n_0\
    );
\shift_reg_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__23_n_0\
    );
\shift_reg_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__24_n_0\
    );
\shift_reg_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__25_n_0\
    );
\shift_reg_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__26_n_0\
    );
\shift_reg_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__27_n_0\
    );
\shift_reg_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__28_n_0\
    );
\shift_reg_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__29_n_0\
    );
\shift_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__3_n_0\
    );
\shift_reg_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__30_n_0\
    );
\shift_reg_reg_gate__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__31_n_0\
    );
\shift_reg_reg_gate__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__32_n_0\
    );
\shift_reg_reg_gate__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__33_n_0\
    );
\shift_reg_reg_gate__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__34_n_0\
    );
\shift_reg_reg_gate__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__35_n_0\
    );
\shift_reg_reg_gate__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__36_n_0\
    );
\shift_reg_reg_gate__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__37_n_0\
    );
\shift_reg_reg_gate__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__38_n_0\
    );
\shift_reg_reg_gate__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__39_n_0\
    );
\shift_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__4_n_0\
    );
\shift_reg_reg_gate__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__40_n_0\
    );
\shift_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__5_n_0\
    );
\shift_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__6_n_0\
    );
\shift_reg_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__7_n_0\
    );
\shift_reg_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__8_n_0\
    );
\shift_reg_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \shift_reg_reg[33][3]_0\,
      O => \shift_reg_reg_gate__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_delay_0 is
  port (
    aresetn_0 : out STD_LOGIC;
    shift_reg_reg_c_31_0 : out STD_LOGIC;
    dina : out STD_LOGIC_VECTOR ( 41 downto 0 );
    aclk : in STD_LOGIC;
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 41 downto 0 );
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_delay_0 : entity is "delay";
end eko_bd_pl_cross_0_1_delay_0;

architecture STRUCTURE of eko_bd_pl_cross_0_1_delay_0 is
  signal \^aresetn_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\ : STD_LOGIC;
  signal shift_reg_reg_c_0_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_10_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_11_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_12_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_13_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_14_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_15_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_16_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_17_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_18_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_19_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_1_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_20_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_21_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_22_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_23_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_24_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_25_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_26_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_27_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_28_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_29_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_2_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_30_n_0 : STD_LOGIC;
  signal \^shift_reg_reg_c_31_0\ : STD_LOGIC;
  signal shift_reg_reg_c_3_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_4_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_5_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_6_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_7_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_8_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_9_n_0 : STD_LOGIC;
  signal shift_reg_reg_c_n_0 : STD_LOGIC;
  signal \shift_reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__10_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__11_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__12_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__13_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__14_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__15_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__16_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__17_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__18_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__19_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__20_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__21_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__22_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__23_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__24_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__25_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__26_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__27_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__28_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__29_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__2_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__30_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__31_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__32_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__33_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__34_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__35_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__36_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__37_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__38_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__39_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__3_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__40_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__4_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__5_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__6_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__7_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__8_n_0\ : STD_LOGIC;
  signal \shift_reg_reg_gate__9_n_0\ : STD_LOGIC;
  signal shift_reg_reg_gate_n_0 : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name : string;
  attribute srl_name of \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute srl_bus_name of \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31] ";
  attribute srl_name of \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\ : label is "inst/cross_gcc_phat_inst0/\gcc_phat_core_inst0/normalize_2_inst0/weight_0_inst0/delay_inst0/shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of shift_reg_reg_gate : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__10\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__11\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__12\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__13\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__14\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__15\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__16\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__17\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__18\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__19\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__20\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__21\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__22\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__23\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__24\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__25\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__26\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__27\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__28\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__29\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__30\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__31\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__32\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__33\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__34\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__35\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__36\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__37\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__38\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__39\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__40\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__8\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \shift_reg_reg_gate__9\ : label is "soft_lutpair24";
begin
  aresetn_0 <= \^aresetn_0\;
  shift_reg_reg_c_31_0 <= \^shift_reg_reg_c_31_0\;
random_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^aresetn_0\
    );
\shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(7),
      Q => \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(8),
      Q => \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(9),
      Q => \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(10),
      Q => \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(11),
      Q => \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(12),
      Q => \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(13),
      Q => \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(14),
      Q => \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(15),
      Q => \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(16),
      Q => \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(17),
      Q => \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(18),
      Q => \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(19),
      Q => \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(20),
      Q => \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(21),
      Q => \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(22),
      Q => \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(23),
      Q => \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(24),
      Q => \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(25),
      Q => \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(26),
      Q => \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(27),
      Q => \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(28),
      Q => \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(29),
      Q => \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(30),
      Q => \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(31),
      Q => \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(32),
      Q => \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(33),
      Q => \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(0),
      Q => \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(34),
      Q => \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(35),
      Q => \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(36),
      Q => \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(37),
      Q => \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(38),
      Q => \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(39),
      Q => \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(40),
      Q => \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(41),
      Q => \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(1),
      Q => \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(2),
      Q => \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(3),
      Q => \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(4),
      Q => \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(5),
      Q => \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => aclk,
      D => m_axis_dout_tdata(6),
      Q => \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q31 => \NLW_shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_Q31_UNCONNECTED\
    );
\shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][10]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][11]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][12]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][13]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][14]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][15]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][16]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][17]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][18]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][19]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][20]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][21]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][22]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][23]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][27]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][28]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][29]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][30]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][31]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][32]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][33]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][34]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][35]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][36]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][37]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][38]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][39]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][3]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][40]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][41]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][42]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][43]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][44]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][45]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][46]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][47]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][4]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][5]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][6]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][7]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][8]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \shift_reg_reg[31][9]_srl32_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_30_n_0\,
      Q => \shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      R => '0'
    );
\shift_reg_reg[33][10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__33_n_0\,
      Q => dina(7)
    );
\shift_reg_reg[33][11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__32_n_0\,
      Q => dina(8)
    );
\shift_reg_reg[33][12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__31_n_0\,
      Q => dina(9)
    );
\shift_reg_reg[33][13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__30_n_0\,
      Q => dina(10)
    );
\shift_reg_reg[33][14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__29_n_0\,
      Q => dina(11)
    );
\shift_reg_reg[33][15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__28_n_0\,
      Q => dina(12)
    );
\shift_reg_reg[33][16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__27_n_0\,
      Q => dina(13)
    );
\shift_reg_reg[33][17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__26_n_0\,
      Q => dina(14)
    );
\shift_reg_reg[33][18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__25_n_0\,
      Q => dina(15)
    );
\shift_reg_reg[33][19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__24_n_0\,
      Q => dina(16)
    );
\shift_reg_reg[33][20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__23_n_0\,
      Q => dina(17)
    );
\shift_reg_reg[33][21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__22_n_0\,
      Q => dina(18)
    );
\shift_reg_reg[33][22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__21_n_0\,
      Q => dina(19)
    );
\shift_reg_reg[33][23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__20_n_0\,
      Q => dina(20)
    );
\shift_reg_reg[33][27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__19_n_0\,
      Q => dina(21)
    );
\shift_reg_reg[33][28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__18_n_0\,
      Q => dina(22)
    );
\shift_reg_reg[33][29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__17_n_0\,
      Q => dina(23)
    );
\shift_reg_reg[33][30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__16_n_0\,
      Q => dina(24)
    );
\shift_reg_reg[33][31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__15_n_0\,
      Q => dina(25)
    );
\shift_reg_reg[33][32]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__14_n_0\,
      Q => dina(26)
    );
\shift_reg_reg[33][33]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__13_n_0\,
      Q => dina(27)
    );
\shift_reg_reg[33][34]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__12_n_0\,
      Q => dina(28)
    );
\shift_reg_reg[33][35]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__11_n_0\,
      Q => dina(29)
    );
\shift_reg_reg[33][36]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__10_n_0\,
      Q => dina(30)
    );
\shift_reg_reg[33][37]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__9_n_0\,
      Q => dina(31)
    );
\shift_reg_reg[33][38]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__8_n_0\,
      Q => dina(32)
    );
\shift_reg_reg[33][39]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__7_n_0\,
      Q => dina(33)
    );
\shift_reg_reg[33][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__40_n_0\,
      Q => dina(0)
    );
\shift_reg_reg[33][40]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__6_n_0\,
      Q => dina(34)
    );
\shift_reg_reg[33][41]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__5_n_0\,
      Q => dina(35)
    );
\shift_reg_reg[33][42]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__4_n_0\,
      Q => dina(36)
    );
\shift_reg_reg[33][43]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__3_n_0\,
      Q => dina(37)
    );
\shift_reg_reg[33][44]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__2_n_0\,
      Q => dina(38)
    );
\shift_reg_reg[33][45]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__1_n_0\,
      Q => dina(39)
    );
\shift_reg_reg[33][46]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__0_n_0\,
      Q => dina(40)
    );
\shift_reg_reg[33][47]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_gate_n_0,
      Q => dina(41)
    );
\shift_reg_reg[33][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__39_n_0\,
      Q => dina(1)
    );
\shift_reg_reg[33][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__38_n_0\,
      Q => dina(2)
    );
\shift_reg_reg[33][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__37_n_0\,
      Q => dina(3)
    );
\shift_reg_reg[33][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__36_n_0\,
      Q => dina(4)
    );
\shift_reg_reg[33][8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__35_n_0\,
      Q => dina(5)
    );
\shift_reg_reg[33][9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \shift_reg_reg_gate__34_n_0\,
      Q => dina(6)
    );
shift_reg_reg_c: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => '1',
      Q => shift_reg_reg_c_n_0
    );
shift_reg_reg_c_0: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_n_0,
      Q => shift_reg_reg_c_0_n_0
    );
shift_reg_reg_c_1: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_0_n_0,
      Q => shift_reg_reg_c_1_n_0
    );
shift_reg_reg_c_10: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_9_n_0,
      Q => shift_reg_reg_c_10_n_0
    );
shift_reg_reg_c_11: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_10_n_0,
      Q => shift_reg_reg_c_11_n_0
    );
shift_reg_reg_c_12: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_11_n_0,
      Q => shift_reg_reg_c_12_n_0
    );
shift_reg_reg_c_13: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_12_n_0,
      Q => shift_reg_reg_c_13_n_0
    );
shift_reg_reg_c_14: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_13_n_0,
      Q => shift_reg_reg_c_14_n_0
    );
shift_reg_reg_c_15: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_14_n_0,
      Q => shift_reg_reg_c_15_n_0
    );
shift_reg_reg_c_16: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_15_n_0,
      Q => shift_reg_reg_c_16_n_0
    );
shift_reg_reg_c_17: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_16_n_0,
      Q => shift_reg_reg_c_17_n_0
    );
shift_reg_reg_c_18: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_17_n_0,
      Q => shift_reg_reg_c_18_n_0
    );
shift_reg_reg_c_19: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_18_n_0,
      Q => shift_reg_reg_c_19_n_0
    );
shift_reg_reg_c_2: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_1_n_0,
      Q => shift_reg_reg_c_2_n_0
    );
shift_reg_reg_c_20: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_19_n_0,
      Q => shift_reg_reg_c_20_n_0
    );
shift_reg_reg_c_21: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_20_n_0,
      Q => shift_reg_reg_c_21_n_0
    );
shift_reg_reg_c_22: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_21_n_0,
      Q => shift_reg_reg_c_22_n_0
    );
shift_reg_reg_c_23: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_22_n_0,
      Q => shift_reg_reg_c_23_n_0
    );
shift_reg_reg_c_24: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_23_n_0,
      Q => shift_reg_reg_c_24_n_0
    );
shift_reg_reg_c_25: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_24_n_0,
      Q => shift_reg_reg_c_25_n_0
    );
shift_reg_reg_c_26: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_25_n_0,
      Q => shift_reg_reg_c_26_n_0
    );
shift_reg_reg_c_27: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_26_n_0,
      Q => shift_reg_reg_c_27_n_0
    );
shift_reg_reg_c_28: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_27_n_0,
      Q => shift_reg_reg_c_28_n_0
    );
shift_reg_reg_c_29: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_28_n_0,
      Q => shift_reg_reg_c_29_n_0
    );
shift_reg_reg_c_3: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_2_n_0,
      Q => shift_reg_reg_c_3_n_0
    );
shift_reg_reg_c_30: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_29_n_0,
      Q => shift_reg_reg_c_30_n_0
    );
shift_reg_reg_c_31: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_30_n_0,
      Q => \^shift_reg_reg_c_31_0\
    );
shift_reg_reg_c_4: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_3_n_0,
      Q => shift_reg_reg_c_4_n_0
    );
shift_reg_reg_c_5: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_4_n_0,
      Q => shift_reg_reg_c_5_n_0
    );
shift_reg_reg_c_6: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_5_n_0,
      Q => shift_reg_reg_c_6_n_0
    );
shift_reg_reg_c_7: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_6_n_0,
      Q => shift_reg_reg_c_7_n_0
    );
shift_reg_reg_c_8: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_7_n_0,
      Q => shift_reg_reg_c_8_n_0
    );
shift_reg_reg_c_9: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => shift_reg_reg_c_8_n_0,
      Q => shift_reg_reg_c_9_n_0
    );
shift_reg_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][47]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => shift_reg_reg_gate_n_0
    );
\shift_reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][46]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__0_n_0\
    );
\shift_reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][45]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__1_n_0\
    );
\shift_reg_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][36]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__10_n_0\
    );
\shift_reg_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][35]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__11_n_0\
    );
\shift_reg_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][34]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__12_n_0\
    );
\shift_reg_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][33]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__13_n_0\
    );
\shift_reg_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][32]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__14_n_0\
    );
\shift_reg_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][31]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__15_n_0\
    );
\shift_reg_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][30]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__16_n_0\
    );
\shift_reg_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][29]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__17_n_0\
    );
\shift_reg_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][28]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__18_n_0\
    );
\shift_reg_reg_gate__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][27]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__19_n_0\
    );
\shift_reg_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][44]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__2_n_0\
    );
\shift_reg_reg_gate__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][23]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__20_n_0\
    );
\shift_reg_reg_gate__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][22]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__21_n_0\
    );
\shift_reg_reg_gate__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][21]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__22_n_0\
    );
\shift_reg_reg_gate__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][20]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__23_n_0\
    );
\shift_reg_reg_gate__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][19]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__24_n_0\
    );
\shift_reg_reg_gate__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][18]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__25_n_0\
    );
\shift_reg_reg_gate__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][17]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__26_n_0\
    );
\shift_reg_reg_gate__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][16]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__27_n_0\
    );
\shift_reg_reg_gate__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][15]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__28_n_0\
    );
\shift_reg_reg_gate__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][14]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__29_n_0\
    );
\shift_reg_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][43]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__3_n_0\
    );
\shift_reg_reg_gate__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][13]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__30_n_0\
    );
\shift_reg_reg_gate__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][12]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__31_n_0\
    );
\shift_reg_reg_gate__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][11]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__32_n_0\
    );
\shift_reg_reg_gate__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][10]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__33_n_0\
    );
\shift_reg_reg_gate__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][9]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__34_n_0\
    );
\shift_reg_reg_gate__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][8]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__35_n_0\
    );
\shift_reg_reg_gate__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][7]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__36_n_0\
    );
\shift_reg_reg_gate__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][6]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__37_n_0\
    );
\shift_reg_reg_gate__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][5]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__38_n_0\
    );
\shift_reg_reg_gate__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][4]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__39_n_0\
    );
\shift_reg_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][42]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__4_n_0\
    );
\shift_reg_reg_gate__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][3]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__40_n_0\
    );
\shift_reg_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][41]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__5_n_0\
    );
\shift_reg_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][40]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__6_n_0\
    );
\shift_reg_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][39]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__7_n_0\
    );
\shift_reg_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][38]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__8_n_0\
    );
\shift_reg_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \shift_reg_reg[32][37]_gcc_phat_core_inst0_normalize_2_inst0_weight_0_inst0_delay_inst0_shift_reg_reg_c_31_n_0\,
      I1 => \^shift_reg_reg_c_31_0\,
      O => \shift_reg_reg_gate__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_i2s_recv_cross is
  port (
    aresetn_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_i2s_recv_cross : entity is "i2s_recv_cross";
end eko_bd_pl_cross_0_1_i2s_recv_cross;

architecture STRUCTURE of eko_bd_pl_cross_0_1_i2s_recv_cross is
  signal \^aresetn_0\ : STD_LOGIC;
  signal \bit_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \bit_count[6]_i_4_n_0\ : STD_LOGIC;
  signal \clock_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clock_count_reg_n_0_[3]\ : STD_LOGIC;
  signal half_bit_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i2s_data_tmp : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \i2s_data_tmp[63]_i_1_n_0\ : STD_LOGIC;
  signal \i2s_data_tmp[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_data_tdata[63]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_data_tvalid_i_1_n_0 : STD_LOGIC;
  signal m_axis_data_tvalid_i_2_n_0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^s_axis_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bit_count[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \bit_count[1]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \bit_count[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \bit_count[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \bit_count[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \clock_count[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \clock_count[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \clock_count[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i2s_data_tmp[63]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of m_axis_data_tvalid_i_2 : label is "soft_lutpair127";
begin
  aresetn_0 <= \^aresetn_0\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
  s_axis_tvalid <= \^s_axis_tvalid\;
\bit_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => p_0_in(0)
    );
\bit_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(0),
      I1 => half_bit_count(0),
      O => p_0_in(1)
    );
\bit_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^out\(0),
      I1 => half_bit_count(0),
      I2 => half_bit_count(1),
      O => p_0_in(2)
    );
\bit_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => half_bit_count(1),
      I1 => half_bit_count(0),
      I2 => \^out\(0),
      I3 => half_bit_count(2),
      O => p_0_in(3)
    );
\bit_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => half_bit_count(2),
      I1 => \^out\(0),
      I2 => half_bit_count(0),
      I3 => half_bit_count(1),
      I4 => half_bit_count(3),
      O => p_0_in(4)
    );
\bit_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => half_bit_count(3),
      I1 => half_bit_count(1),
      I2 => half_bit_count(0),
      I3 => \^out\(0),
      I4 => half_bit_count(2),
      I5 => half_bit_count(4),
      O => p_0_in(5)
    );
\bit_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \clock_count_reg_n_0_[3]\,
      I1 => \clock_count_reg_n_0_[1]\,
      I2 => \clock_count_reg_n_0_[0]\,
      I3 => \clock_count_reg_n_0_[2]\,
      O => \bit_count[6]_i_1_n_0\
    );
\bit_count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \bit_count[6]_i_4_n_0\,
      I1 => \^out\(1),
      O => p_0_in(6)
    );
\bit_count[6]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^aresetn_0\
    );
\bit_count[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => half_bit_count(3),
      I1 => half_bit_count(1),
      I2 => half_bit_count(0),
      I3 => \^out\(0),
      I4 => half_bit_count(2),
      I5 => half_bit_count(4),
      O => \bit_count[6]_i_4_n_0\
    );
\bit_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \bit_count[6]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => p_0_in(0),
      Q => \^out\(0)
    );
\bit_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \bit_count[6]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => p_0_in(1),
      Q => half_bit_count(0)
    );
\bit_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \bit_count[6]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => p_0_in(2),
      Q => half_bit_count(1)
    );
\bit_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \bit_count[6]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => p_0_in(3),
      Q => half_bit_count(2)
    );
\bit_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \bit_count[6]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => p_0_in(4),
      Q => half_bit_count(3)
    );
\bit_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \bit_count[6]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => p_0_in(5),
      Q => half_bit_count(4)
    );
\bit_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \bit_count[6]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => p_0_in(6),
      Q => \^out\(1)
    );
\clock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clock_count_reg_n_0_[0]\,
      O => \clock_count[0]_i_1_n_0\
    );
\clock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clock_count_reg_n_0_[1]\,
      I1 => \clock_count_reg_n_0_[0]\,
      O => \clock_count[1]_i_1_n_0\
    );
\clock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clock_count_reg_n_0_[1]\,
      I1 => \clock_count_reg_n_0_[0]\,
      I2 => \clock_count_reg_n_0_[2]\,
      O => \clock_count[2]_i_1_n_0\
    );
\clock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \clock_count_reg_n_0_[2]\,
      I1 => \clock_count_reg_n_0_[0]\,
      I2 => \clock_count_reg_n_0_[1]\,
      I3 => \clock_count_reg_n_0_[3]\,
      O => \clock_count[3]_i_1_n_0\
    );
\clock_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \clock_count[0]_i_1_n_0\,
      Q => \clock_count_reg_n_0_[0]\
    );
\clock_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \clock_count[1]_i_1_n_0\,
      Q => \clock_count_reg_n_0_[1]\
    );
\clock_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \clock_count[2]_i_1_n_0\,
      Q => \clock_count_reg_n_0_[2]\
    );
\clock_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => \clock_count[3]_i_1_n_0\,
      Q => \clock_count_reg_n_0_[3]\
    );
\i2s_data_tmp[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010100"
    )
        port map (
      I0 => m_axis_data_tvalid_i_2_n_0,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => half_bit_count(4),
      I4 => \i2s_data_tmp[63]_i_2_n_0\,
      I5 => half_bit_count(0),
      O => \i2s_data_tmp[63]_i_1_n_0\
    );
\i2s_data_tmp[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => half_bit_count(3),
      I1 => half_bit_count(2),
      I2 => half_bit_count(1),
      O => \i2s_data_tmp[63]_i_2_n_0\
    );
\i2s_data_tmp_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => D(0),
      Q => i2s_data_tmp(0)
    );
\i2s_data_tmp_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(9),
      Q => i2s_data_tmp(10)
    );
\i2s_data_tmp_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(10),
      Q => i2s_data_tmp(11)
    );
\i2s_data_tmp_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(11),
      Q => i2s_data_tmp(12)
    );
\i2s_data_tmp_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(12),
      Q => i2s_data_tmp(13)
    );
\i2s_data_tmp_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(13),
      Q => i2s_data_tmp(14)
    );
\i2s_data_tmp_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(14),
      Q => i2s_data_tmp(15)
    );
\i2s_data_tmp_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => D(1),
      Q => i2s_data_tmp(16)
    );
\i2s_data_tmp_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(16),
      Q => i2s_data_tmp(17)
    );
\i2s_data_tmp_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(17),
      Q => i2s_data_tmp(18)
    );
\i2s_data_tmp_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(18),
      Q => i2s_data_tmp(19)
    );
\i2s_data_tmp_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(0),
      Q => i2s_data_tmp(1)
    );
\i2s_data_tmp_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(19),
      Q => i2s_data_tmp(20)
    );
\i2s_data_tmp_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(20),
      Q => i2s_data_tmp(21)
    );
\i2s_data_tmp_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(21),
      Q => i2s_data_tmp(22)
    );
\i2s_data_tmp_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(22),
      Q => i2s_data_tmp(23)
    );
\i2s_data_tmp_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(23),
      Q => i2s_data_tmp(24)
    );
\i2s_data_tmp_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(24),
      Q => i2s_data_tmp(25)
    );
\i2s_data_tmp_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(25),
      Q => i2s_data_tmp(26)
    );
\i2s_data_tmp_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(26),
      Q => i2s_data_tmp(27)
    );
\i2s_data_tmp_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(27),
      Q => i2s_data_tmp(28)
    );
\i2s_data_tmp_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(28),
      Q => i2s_data_tmp(29)
    );
\i2s_data_tmp_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(1),
      Q => i2s_data_tmp(2)
    );
\i2s_data_tmp_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(29),
      Q => i2s_data_tmp(30)
    );
\i2s_data_tmp_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(30),
      Q => i2s_data_tmp(31)
    );
\i2s_data_tmp_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => D(2),
      Q => i2s_data_tmp(32)
    );
\i2s_data_tmp_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(32),
      Q => i2s_data_tmp(33)
    );
\i2s_data_tmp_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(33),
      Q => i2s_data_tmp(34)
    );
\i2s_data_tmp_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(34),
      Q => i2s_data_tmp(35)
    );
\i2s_data_tmp_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(35),
      Q => i2s_data_tmp(36)
    );
\i2s_data_tmp_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(36),
      Q => i2s_data_tmp(37)
    );
\i2s_data_tmp_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(37),
      Q => i2s_data_tmp(38)
    );
\i2s_data_tmp_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(38),
      Q => i2s_data_tmp(39)
    );
\i2s_data_tmp_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(2),
      Q => i2s_data_tmp(3)
    );
\i2s_data_tmp_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(39),
      Q => i2s_data_tmp(40)
    );
\i2s_data_tmp_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(40),
      Q => i2s_data_tmp(41)
    );
\i2s_data_tmp_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(41),
      Q => i2s_data_tmp(42)
    );
\i2s_data_tmp_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(42),
      Q => i2s_data_tmp(43)
    );
\i2s_data_tmp_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(43),
      Q => i2s_data_tmp(44)
    );
\i2s_data_tmp_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(44),
      Q => i2s_data_tmp(45)
    );
\i2s_data_tmp_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(45),
      Q => i2s_data_tmp(46)
    );
\i2s_data_tmp_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(46),
      Q => i2s_data_tmp(47)
    );
\i2s_data_tmp_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => D(3),
      Q => i2s_data_tmp(48)
    );
\i2s_data_tmp_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(48),
      Q => i2s_data_tmp(49)
    );
\i2s_data_tmp_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(3),
      Q => i2s_data_tmp(4)
    );
\i2s_data_tmp_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(49),
      Q => i2s_data_tmp(50)
    );
\i2s_data_tmp_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(50),
      Q => i2s_data_tmp(51)
    );
\i2s_data_tmp_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(51),
      Q => i2s_data_tmp(52)
    );
\i2s_data_tmp_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(52),
      Q => i2s_data_tmp(53)
    );
\i2s_data_tmp_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(53),
      Q => i2s_data_tmp(54)
    );
\i2s_data_tmp_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(54),
      Q => i2s_data_tmp(55)
    );
\i2s_data_tmp_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(55),
      Q => i2s_data_tmp(56)
    );
\i2s_data_tmp_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(56),
      Q => i2s_data_tmp(57)
    );
\i2s_data_tmp_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(57),
      Q => i2s_data_tmp(58)
    );
\i2s_data_tmp_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(58),
      Q => i2s_data_tmp(59)
    );
\i2s_data_tmp_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(4),
      Q => i2s_data_tmp(5)
    );
\i2s_data_tmp_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(59),
      Q => i2s_data_tmp(60)
    );
\i2s_data_tmp_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(60),
      Q => i2s_data_tmp(61)
    );
\i2s_data_tmp_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(61),
      Q => i2s_data_tmp(62)
    );
\i2s_data_tmp_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(62),
      Q => i2s_data_tmp(63)
    );
\i2s_data_tmp_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(5),
      Q => i2s_data_tmp(6)
    );
\i2s_data_tmp_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(6),
      Q => i2s_data_tmp(7)
    );
\i2s_data_tmp_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(7),
      Q => i2s_data_tmp(8)
    );
\i2s_data_tmp_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \i2s_data_tmp[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(8),
      Q => i2s_data_tmp(9)
    );
\m_axis_data_tdata[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \i2s_data_tmp[63]_i_2_n_0\,
      I1 => half_bit_count(4),
      I2 => half_bit_count(0),
      I3 => \^out\(0),
      I4 => \^out\(1),
      I5 => m_axis_data_tvalid_i_2_n_0,
      O => \m_axis_data_tdata[63]_i_1_n_0\
    );
\m_axis_data_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(0),
      Q => Q(0)
    );
\m_axis_data_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(10),
      Q => Q(10)
    );
\m_axis_data_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(11),
      Q => Q(11)
    );
\m_axis_data_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(12),
      Q => Q(12)
    );
\m_axis_data_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(13),
      Q => Q(13)
    );
\m_axis_data_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(14),
      Q => Q(14)
    );
\m_axis_data_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(15),
      Q => Q(15)
    );
\m_axis_data_tdata_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(16),
      Q => Q(16)
    );
\m_axis_data_tdata_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(17),
      Q => Q(17)
    );
\m_axis_data_tdata_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(18),
      Q => Q(18)
    );
\m_axis_data_tdata_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(19),
      Q => Q(19)
    );
\m_axis_data_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(1),
      Q => Q(1)
    );
\m_axis_data_tdata_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(20),
      Q => Q(20)
    );
\m_axis_data_tdata_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(21),
      Q => Q(21)
    );
\m_axis_data_tdata_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(22),
      Q => Q(22)
    );
\m_axis_data_tdata_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(23),
      Q => Q(23)
    );
\m_axis_data_tdata_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(24),
      Q => Q(24)
    );
\m_axis_data_tdata_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(25),
      Q => Q(25)
    );
\m_axis_data_tdata_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(26),
      Q => Q(26)
    );
\m_axis_data_tdata_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(27),
      Q => Q(27)
    );
\m_axis_data_tdata_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(28),
      Q => Q(28)
    );
\m_axis_data_tdata_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(29),
      Q => Q(29)
    );
\m_axis_data_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(2),
      Q => Q(2)
    );
\m_axis_data_tdata_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(30),
      Q => Q(30)
    );
\m_axis_data_tdata_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(31),
      Q => Q(31)
    );
\m_axis_data_tdata_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(32),
      Q => Q(32)
    );
\m_axis_data_tdata_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(33),
      Q => Q(33)
    );
\m_axis_data_tdata_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(34),
      Q => Q(34)
    );
\m_axis_data_tdata_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(35),
      Q => Q(35)
    );
\m_axis_data_tdata_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(36),
      Q => Q(36)
    );
\m_axis_data_tdata_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(37),
      Q => Q(37)
    );
\m_axis_data_tdata_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(38),
      Q => Q(38)
    );
\m_axis_data_tdata_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(39),
      Q => Q(39)
    );
\m_axis_data_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(3),
      Q => Q(3)
    );
\m_axis_data_tdata_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(40),
      Q => Q(40)
    );
\m_axis_data_tdata_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(41),
      Q => Q(41)
    );
\m_axis_data_tdata_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(42),
      Q => Q(42)
    );
\m_axis_data_tdata_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(43),
      Q => Q(43)
    );
\m_axis_data_tdata_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(44),
      Q => Q(44)
    );
\m_axis_data_tdata_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(45),
      Q => Q(45)
    );
\m_axis_data_tdata_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(46),
      Q => Q(46)
    );
\m_axis_data_tdata_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(47),
      Q => Q(47)
    );
\m_axis_data_tdata_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(48),
      Q => Q(48)
    );
\m_axis_data_tdata_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(49),
      Q => Q(49)
    );
\m_axis_data_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(4),
      Q => Q(4)
    );
\m_axis_data_tdata_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(50),
      Q => Q(50)
    );
\m_axis_data_tdata_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(51),
      Q => Q(51)
    );
\m_axis_data_tdata_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(52),
      Q => Q(52)
    );
\m_axis_data_tdata_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(53),
      Q => Q(53)
    );
\m_axis_data_tdata_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(54),
      Q => Q(54)
    );
\m_axis_data_tdata_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(55),
      Q => Q(55)
    );
\m_axis_data_tdata_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(56),
      Q => Q(56)
    );
\m_axis_data_tdata_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(57),
      Q => Q(57)
    );
\m_axis_data_tdata_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(58),
      Q => Q(58)
    );
\m_axis_data_tdata_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(59),
      Q => Q(59)
    );
\m_axis_data_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(5),
      Q => Q(5)
    );
\m_axis_data_tdata_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(60),
      Q => Q(60)
    );
\m_axis_data_tdata_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(61),
      Q => Q(61)
    );
\m_axis_data_tdata_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(62),
      Q => Q(62)
    );
\m_axis_data_tdata_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(63),
      Q => Q(63)
    );
\m_axis_data_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(6),
      Q => Q(6)
    );
\m_axis_data_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(7),
      Q => Q(7)
    );
\m_axis_data_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(8),
      Q => Q(8)
    );
\m_axis_data_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_data_tdata[63]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => i2s_data_tmp(9),
      Q => Q(9)
    );
m_axis_data_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEAAEAAAEE"
    )
        port map (
      I0 => \m_axis_data_tdata[63]_i_1_n_0\,
      I1 => \^s_axis_tvalid\,
      I2 => \bit_count[6]_i_4_n_0\,
      I3 => s_axis_tready,
      I4 => \^out\(1),
      I5 => m_axis_data_tvalid_i_2_n_0,
      O => m_axis_data_tvalid_i_1_n_0
    );
m_axis_data_tvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \clock_count_reg_n_0_[2]\,
      I1 => \clock_count_reg_n_0_[0]\,
      I2 => \clock_count_reg_n_0_[1]\,
      I3 => \clock_count_reg_n_0_[3]\,
      O => m_axis_data_tvalid_i_2_n_0
    );
m_axis_data_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => m_axis_data_tvalid_i_1_n_0,
      Q => \^s_axis_tvalid\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_magnitude_0 is
  port (
    s_axis_cartesian_tready : out STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_dout_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_magnitude_0 : entity is "magnitude_0";
end eko_bd_pl_cross_0_1_magnitude_0;

architecture STRUCTURE of eko_bd_pl_cross_0_1_magnitude_0 is
  component cordic_2_HD24 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    s_axis_cartesian_tready : out STD_LOGIC;
    s_axis_cartesian_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_cartesian_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component cordic_2_HD24;
  signal NLW_cordic_2_inst0_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  attribute x_core_info : string;
  attribute x_core_info of cordic_2_inst0 : label is "cordic_v6_0_20,Vivado 2023.2";
begin
cordic_2_inst0: component cordic_2_HD24
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(31 downto 16) => NLW_cordic_2_inst0_m_axis_dout_tdata_UNCONNECTED(31 downto 16),
      m_axis_dout_tdata(15 downto 0) => m_axis_dout_tdata(15 downto 0),
      m_axis_dout_tready => m_axis_dout_tready,
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_cartesian_tdata(47 downto 42) => B"000000",
      s_axis_cartesian_tdata(41) => m_axis_data_tdata(31),
      s_axis_cartesian_tdata(40) => m_axis_data_tdata(31),
      s_axis_cartesian_tdata(39 downto 24) => m_axis_data_tdata(31 downto 16),
      s_axis_cartesian_tdata(23 downto 18) => B"000000",
      s_axis_cartesian_tdata(17) => m_axis_data_tdata(15),
      s_axis_cartesian_tdata(16) => m_axis_data_tdata(15),
      s_axis_cartesian_tdata(15 downto 0) => m_axis_data_tdata(15 downto 0),
      s_axis_cartesian_tready => s_axis_cartesian_tready,
      s_axis_cartesian_tvalid => m_axis_data_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_magnitude_0__xdcDup__1\ is
  port (
    s_axis_cartesian_tready : out STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_dout_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_magnitude_0__xdcDup__1\ : entity is "magnitude_0";
end \eko_bd_pl_cross_0_1_magnitude_0__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_magnitude_0__xdcDup__1\ is
  component eko_bd_pl_cross_0_1_cordic_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_cartesian_tvalid : in STD_LOGIC;
    s_axis_cartesian_tready : out STD_LOGIC;
    s_axis_cartesian_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_cordic_2;
  signal NLW_cordic_2_inst0_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  attribute x_core_info : string;
  attribute x_core_info of cordic_2_inst0 : label is "cordic_v6_0_20,Vivado 2023.2";
begin
cordic_2_inst0: component eko_bd_pl_cross_0_1_cordic_2
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(31 downto 16) => NLW_cordic_2_inst0_m_axis_dout_tdata_UNCONNECTED(31 downto 16),
      m_axis_dout_tdata(15 downto 0) => m_axis_dout_tdata(15 downto 0),
      m_axis_dout_tready => m_axis_dout_tready,
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_cartesian_tdata(47 downto 42) => B"000000",
      s_axis_cartesian_tdata(41) => m_axis_data_tdata(31),
      s_axis_cartesian_tdata(40) => m_axis_data_tdata(31),
      s_axis_cartesian_tdata(39 downto 24) => m_axis_data_tdata(31 downto 16),
      s_axis_cartesian_tdata(23 downto 18) => B"000000",
      s_axis_cartesian_tdata(17) => m_axis_data_tdata(15),
      s_axis_cartesian_tdata(16) => m_axis_data_tdata(15),
      s_axis_cartesian_tdata(15 downto 0) => m_axis_data_tdata(15 downto 0),
      s_axis_cartesian_tready => s_axis_cartesian_tready,
      s_axis_cartesian_tvalid => m_axis_data_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_multiply_1 is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_cartesian_tready : in STD_LOGIC;
    random_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_multiply_1 : entity is "multiply_1";
end eko_bd_pl_cross_0_1_multiply_1;

architecture STRUCTURE of eko_bd_pl_cross_0_1_multiply_1 is
  component broadcaster_4_HD22 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component broadcaster_4_HD22;
  component cmpy_0_HD23 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_ctrl_tready : out STD_LOGIC;
    s_axis_ctrl_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_ctrl_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component cmpy_0_HD23;
  signal axis_broadcaster_4_tready : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axis_broadcaster_4_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal broadcaster_4_inst0_n_19 : STD_LOGIC;
  signal broadcaster_4_inst0_n_20 : STD_LOGIC;
  signal broadcaster_4_inst0_n_21 : STD_LOGIC;
  signal broadcaster_4_inst0_n_22 : STD_LOGIC;
  signal broadcaster_4_inst0_n_23 : STD_LOGIC;
  signal broadcaster_4_inst0_n_24 : STD_LOGIC;
  signal broadcaster_4_inst0_n_25 : STD_LOGIC;
  signal broadcaster_4_inst0_n_26 : STD_LOGIC;
  signal broadcaster_4_inst0_n_27 : STD_LOGIC;
  signal broadcaster_4_inst0_n_28 : STD_LOGIC;
  signal broadcaster_4_inst0_n_29 : STD_LOGIC;
  signal broadcaster_4_inst0_n_30 : STD_LOGIC;
  signal broadcaster_4_inst0_n_31 : STD_LOGIC;
  signal broadcaster_4_inst0_n_32 : STD_LOGIC;
  signal broadcaster_4_inst0_n_33 : STD_LOGIC;
  signal broadcaster_4_inst0_n_34 : STD_LOGIC;
  signal broadcaster_4_inst0_n_51 : STD_LOGIC;
  signal broadcaster_4_inst0_n_52 : STD_LOGIC;
  signal broadcaster_4_inst0_n_53 : STD_LOGIC;
  signal broadcaster_4_inst0_n_54 : STD_LOGIC;
  signal broadcaster_4_inst0_n_55 : STD_LOGIC;
  signal broadcaster_4_inst0_n_56 : STD_LOGIC;
  signal broadcaster_4_inst0_n_57 : STD_LOGIC;
  signal broadcaster_4_inst0_n_58 : STD_LOGIC;
  signal broadcaster_4_inst0_n_59 : STD_LOGIC;
  signal broadcaster_4_inst0_n_60 : STD_LOGIC;
  signal broadcaster_4_inst0_n_61 : STD_LOGIC;
  signal broadcaster_4_inst0_n_62 : STD_LOGIC;
  signal broadcaster_4_inst0_n_63 : STD_LOGIC;
  signal broadcaster_4_inst0_n_64 : STD_LOGIC;
  signal broadcaster_4_inst0_n_65 : STD_LOGIC;
  signal broadcaster_4_inst0_n_66 : STD_LOGIC;
  signal cmpy_0_inst0_i_10_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_11_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_12_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_13_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_14_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_15_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_16_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_17_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_18_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_19_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_5_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_6_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_7_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_8_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_9_n_0 : STD_LOGIC;
  signal \freq_im[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \freq_im[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal random : STD_LOGIC;
  signal \random_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_cmpy_0_inst0_s_axis_ctrl_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_cmpy_0_inst0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute x_core_info : string;
  attribute x_core_info of broadcaster_4_inst0 : label is "top_broadcaster_4,Vivado 2023.2";
  attribute x_core_info of cmpy_0_inst0 : label is "cmpy_v6_0_22,Vivado 2023.2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_1 : label is 35;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_2 : label is 35;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_3 : label is 35;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_4 : label is 35;
begin
broadcaster_4_inst0: component broadcaster_4_HD22
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(63 downto 48) => \freq_im[1]_1\(15 downto 0),
      m_axis_tdata(47) => broadcaster_4_inst0_n_19,
      m_axis_tdata(46) => broadcaster_4_inst0_n_20,
      m_axis_tdata(45) => broadcaster_4_inst0_n_21,
      m_axis_tdata(44) => broadcaster_4_inst0_n_22,
      m_axis_tdata(43) => broadcaster_4_inst0_n_23,
      m_axis_tdata(42) => broadcaster_4_inst0_n_24,
      m_axis_tdata(41) => broadcaster_4_inst0_n_25,
      m_axis_tdata(40) => broadcaster_4_inst0_n_26,
      m_axis_tdata(39) => broadcaster_4_inst0_n_27,
      m_axis_tdata(38) => broadcaster_4_inst0_n_28,
      m_axis_tdata(37) => broadcaster_4_inst0_n_29,
      m_axis_tdata(36) => broadcaster_4_inst0_n_30,
      m_axis_tdata(35) => broadcaster_4_inst0_n_31,
      m_axis_tdata(34) => broadcaster_4_inst0_n_32,
      m_axis_tdata(33) => broadcaster_4_inst0_n_33,
      m_axis_tdata(32) => broadcaster_4_inst0_n_34,
      m_axis_tdata(31 downto 16) => \freq_im[0]_0\(15 downto 0),
      m_axis_tdata(15) => broadcaster_4_inst0_n_51,
      m_axis_tdata(14) => broadcaster_4_inst0_n_52,
      m_axis_tdata(13) => broadcaster_4_inst0_n_53,
      m_axis_tdata(12) => broadcaster_4_inst0_n_54,
      m_axis_tdata(11) => broadcaster_4_inst0_n_55,
      m_axis_tdata(10) => broadcaster_4_inst0_n_56,
      m_axis_tdata(9) => broadcaster_4_inst0_n_57,
      m_axis_tdata(8) => broadcaster_4_inst0_n_58,
      m_axis_tdata(7) => broadcaster_4_inst0_n_59,
      m_axis_tdata(6) => broadcaster_4_inst0_n_60,
      m_axis_tdata(5) => broadcaster_4_inst0_n_61,
      m_axis_tdata(4) => broadcaster_4_inst0_n_62,
      m_axis_tdata(3) => broadcaster_4_inst0_n_63,
      m_axis_tdata(2) => broadcaster_4_inst0_n_64,
      m_axis_tdata(1) => broadcaster_4_inst0_n_65,
      m_axis_tdata(0) => broadcaster_4_inst0_n_66,
      m_axis_tready(1 downto 0) => axis_broadcaster_4_tready(1 downto 0),
      m_axis_tvalid(1 downto 0) => axis_broadcaster_4_tvalid(1 downto 0),
      s_axis_tdata(63 downto 0) => m_axis_data_tdata(63 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => m_axis_data_tvalid
    );
cmpy_0_inst0: component cmpy_0_HD23
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(47 downto 0) => m_axis_dout_tdata(47 downto 0),
      m_axis_dout_tready => s_axis_cartesian_tready,
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_a_tdata(31 downto 16) => \freq_im[0]_0\(15 downto 0),
      s_axis_a_tdata(15) => broadcaster_4_inst0_n_51,
      s_axis_a_tdata(14) => broadcaster_4_inst0_n_52,
      s_axis_a_tdata(13) => broadcaster_4_inst0_n_53,
      s_axis_a_tdata(12) => broadcaster_4_inst0_n_54,
      s_axis_a_tdata(11) => broadcaster_4_inst0_n_55,
      s_axis_a_tdata(10) => broadcaster_4_inst0_n_56,
      s_axis_a_tdata(9) => broadcaster_4_inst0_n_57,
      s_axis_a_tdata(8) => broadcaster_4_inst0_n_58,
      s_axis_a_tdata(7) => broadcaster_4_inst0_n_59,
      s_axis_a_tdata(6) => broadcaster_4_inst0_n_60,
      s_axis_a_tdata(5) => broadcaster_4_inst0_n_61,
      s_axis_a_tdata(4) => broadcaster_4_inst0_n_62,
      s_axis_a_tdata(3) => broadcaster_4_inst0_n_63,
      s_axis_a_tdata(2) => broadcaster_4_inst0_n_64,
      s_axis_a_tdata(1) => broadcaster_4_inst0_n_65,
      s_axis_a_tdata(0) => broadcaster_4_inst0_n_66,
      s_axis_a_tready => axis_broadcaster_4_tready(0),
      s_axis_a_tvalid => axis_broadcaster_4_tvalid(0),
      s_axis_b_tdata(31) => cmpy_0_inst0_i_1_n_4,
      s_axis_b_tdata(30) => cmpy_0_inst0_i_1_n_5,
      s_axis_b_tdata(29) => cmpy_0_inst0_i_1_n_6,
      s_axis_b_tdata(28) => cmpy_0_inst0_i_1_n_7,
      s_axis_b_tdata(27) => cmpy_0_inst0_i_2_n_4,
      s_axis_b_tdata(26) => cmpy_0_inst0_i_2_n_5,
      s_axis_b_tdata(25) => cmpy_0_inst0_i_2_n_6,
      s_axis_b_tdata(24) => cmpy_0_inst0_i_2_n_7,
      s_axis_b_tdata(23) => cmpy_0_inst0_i_3_n_4,
      s_axis_b_tdata(22) => cmpy_0_inst0_i_3_n_5,
      s_axis_b_tdata(21) => cmpy_0_inst0_i_3_n_6,
      s_axis_b_tdata(20) => cmpy_0_inst0_i_3_n_7,
      s_axis_b_tdata(19) => cmpy_0_inst0_i_4_n_4,
      s_axis_b_tdata(18) => cmpy_0_inst0_i_4_n_5,
      s_axis_b_tdata(17) => cmpy_0_inst0_i_4_n_6,
      s_axis_b_tdata(16) => cmpy_0_inst0_i_4_n_7,
      s_axis_b_tdata(15) => broadcaster_4_inst0_n_19,
      s_axis_b_tdata(14) => broadcaster_4_inst0_n_20,
      s_axis_b_tdata(13) => broadcaster_4_inst0_n_21,
      s_axis_b_tdata(12) => broadcaster_4_inst0_n_22,
      s_axis_b_tdata(11) => broadcaster_4_inst0_n_23,
      s_axis_b_tdata(10) => broadcaster_4_inst0_n_24,
      s_axis_b_tdata(9) => broadcaster_4_inst0_n_25,
      s_axis_b_tdata(8) => broadcaster_4_inst0_n_26,
      s_axis_b_tdata(7) => broadcaster_4_inst0_n_27,
      s_axis_b_tdata(6) => broadcaster_4_inst0_n_28,
      s_axis_b_tdata(5) => broadcaster_4_inst0_n_29,
      s_axis_b_tdata(4) => broadcaster_4_inst0_n_30,
      s_axis_b_tdata(3) => broadcaster_4_inst0_n_31,
      s_axis_b_tdata(2) => broadcaster_4_inst0_n_32,
      s_axis_b_tdata(1) => broadcaster_4_inst0_n_33,
      s_axis_b_tdata(0) => broadcaster_4_inst0_n_34,
      s_axis_b_tready => axis_broadcaster_4_tready(1),
      s_axis_b_tvalid => axis_broadcaster_4_tvalid(1),
      s_axis_ctrl_tdata(7 downto 1) => B"0000000",
      s_axis_ctrl_tdata(0) => random,
      s_axis_ctrl_tready => NLW_cmpy_0_inst0_s_axis_ctrl_tready_UNCONNECTED,
      s_axis_ctrl_tvalid => '1'
    );
cmpy_0_inst0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => cmpy_0_inst0_i_2_n_0,
      CO(3) => NLW_cmpy_0_inst0_i_1_CO_UNCONNECTED(3),
      CO(2) => cmpy_0_inst0_i_1_n_1,
      CO(1) => cmpy_0_inst0_i_1_n_2,
      CO(0) => cmpy_0_inst0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cmpy_0_inst0_i_1_n_4,
      O(2) => cmpy_0_inst0_i_1_n_5,
      O(1) => cmpy_0_inst0_i_1_n_6,
      O(0) => cmpy_0_inst0_i_1_n_7,
      S(3) => cmpy_0_inst0_i_5_n_0,
      S(2) => cmpy_0_inst0_i_6_n_0,
      S(1) => cmpy_0_inst0_i_7_n_0,
      S(0) => cmpy_0_inst0_i_8_n_0
    );
cmpy_0_inst0_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(10),
      O => cmpy_0_inst0_i_10_n_0
    );
cmpy_0_inst0_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(9),
      O => cmpy_0_inst0_i_11_n_0
    );
cmpy_0_inst0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(8),
      O => cmpy_0_inst0_i_12_n_0
    );
cmpy_0_inst0_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(7),
      O => cmpy_0_inst0_i_13_n_0
    );
cmpy_0_inst0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(6),
      O => cmpy_0_inst0_i_14_n_0
    );
cmpy_0_inst0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(5),
      O => cmpy_0_inst0_i_15_n_0
    );
cmpy_0_inst0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(4),
      O => cmpy_0_inst0_i_16_n_0
    );
cmpy_0_inst0_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(3),
      O => cmpy_0_inst0_i_17_n_0
    );
cmpy_0_inst0_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(2),
      O => cmpy_0_inst0_i_18_n_0
    );
cmpy_0_inst0_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(1),
      O => cmpy_0_inst0_i_19_n_0
    );
cmpy_0_inst0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => cmpy_0_inst0_i_3_n_0,
      CO(3) => cmpy_0_inst0_i_2_n_0,
      CO(2) => cmpy_0_inst0_i_2_n_1,
      CO(1) => cmpy_0_inst0_i_2_n_2,
      CO(0) => cmpy_0_inst0_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cmpy_0_inst0_i_2_n_4,
      O(2) => cmpy_0_inst0_i_2_n_5,
      O(1) => cmpy_0_inst0_i_2_n_6,
      O(0) => cmpy_0_inst0_i_2_n_7,
      S(3) => cmpy_0_inst0_i_9_n_0,
      S(2) => cmpy_0_inst0_i_10_n_0,
      S(1) => cmpy_0_inst0_i_11_n_0,
      S(0) => cmpy_0_inst0_i_12_n_0
    );
cmpy_0_inst0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => cmpy_0_inst0_i_4_n_0,
      CO(3) => cmpy_0_inst0_i_3_n_0,
      CO(2) => cmpy_0_inst0_i_3_n_1,
      CO(1) => cmpy_0_inst0_i_3_n_2,
      CO(0) => cmpy_0_inst0_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cmpy_0_inst0_i_3_n_4,
      O(2) => cmpy_0_inst0_i_3_n_5,
      O(1) => cmpy_0_inst0_i_3_n_6,
      O(0) => cmpy_0_inst0_i_3_n_7,
      S(3) => cmpy_0_inst0_i_13_n_0,
      S(2) => cmpy_0_inst0_i_14_n_0,
      S(1) => cmpy_0_inst0_i_15_n_0,
      S(0) => cmpy_0_inst0_i_16_n_0
    );
cmpy_0_inst0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmpy_0_inst0_i_4_n_0,
      CO(2) => cmpy_0_inst0_i_4_n_1,
      CO(1) => cmpy_0_inst0_i_4_n_2,
      CO(0) => cmpy_0_inst0_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => cmpy_0_inst0_i_4_n_4,
      O(2) => cmpy_0_inst0_i_4_n_5,
      O(1) => cmpy_0_inst0_i_4_n_6,
      O(0) => cmpy_0_inst0_i_4_n_7,
      S(3) => cmpy_0_inst0_i_17_n_0,
      S(2) => cmpy_0_inst0_i_18_n_0,
      S(1) => cmpy_0_inst0_i_19_n_0,
      S(0) => \freq_im[1]_1\(0)
    );
cmpy_0_inst0_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(15),
      O => cmpy_0_inst0_i_5_n_0
    );
cmpy_0_inst0_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(14),
      O => cmpy_0_inst0_i_6_n_0
    );
cmpy_0_inst0_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(13),
      O => cmpy_0_inst0_i_7_n_0
    );
cmpy_0_inst0_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(12),
      O => cmpy_0_inst0_i_8_n_0
    );
cmpy_0_inst0_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(11),
      O => cmpy_0_inst0_i_9_n_0
    );
\random_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => random,
      O => \random_i_1__0_n_0\
    );
random_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => random_reg_0,
      D => \random_i_1__0_n_0\,
      Q => random
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_multiply_1__xdcDup__1\ is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_cartesian_tready : in STD_LOGIC;
    random_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_multiply_1__xdcDup__1\ : entity is "multiply_1";
end \eko_bd_pl_cross_0_1_multiply_1__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_multiply_1__xdcDup__1\ is
  component eko_bd_pl_cross_0_1_broadcaster_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_broadcaster_4;
  component eko_bd_pl_cross_0_1_cmpy_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_a_tvalid : in STD_LOGIC;
    s_axis_a_tready : out STD_LOGIC;
    s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_b_tvalid : in STD_LOGIC;
    s_axis_b_tready : out STD_LOGIC;
    s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_ctrl_tvalid : in STD_LOGIC;
    s_axis_ctrl_tready : out STD_LOGIC;
    s_axis_ctrl_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_cmpy_0;
  signal axis_broadcaster_4_tready : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axis_broadcaster_4_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal broadcaster_4_inst0_n_19 : STD_LOGIC;
  signal broadcaster_4_inst0_n_20 : STD_LOGIC;
  signal broadcaster_4_inst0_n_21 : STD_LOGIC;
  signal broadcaster_4_inst0_n_22 : STD_LOGIC;
  signal broadcaster_4_inst0_n_23 : STD_LOGIC;
  signal broadcaster_4_inst0_n_24 : STD_LOGIC;
  signal broadcaster_4_inst0_n_25 : STD_LOGIC;
  signal broadcaster_4_inst0_n_26 : STD_LOGIC;
  signal broadcaster_4_inst0_n_27 : STD_LOGIC;
  signal broadcaster_4_inst0_n_28 : STD_LOGIC;
  signal broadcaster_4_inst0_n_29 : STD_LOGIC;
  signal broadcaster_4_inst0_n_30 : STD_LOGIC;
  signal broadcaster_4_inst0_n_31 : STD_LOGIC;
  signal broadcaster_4_inst0_n_32 : STD_LOGIC;
  signal broadcaster_4_inst0_n_33 : STD_LOGIC;
  signal broadcaster_4_inst0_n_34 : STD_LOGIC;
  signal broadcaster_4_inst0_n_51 : STD_LOGIC;
  signal broadcaster_4_inst0_n_52 : STD_LOGIC;
  signal broadcaster_4_inst0_n_53 : STD_LOGIC;
  signal broadcaster_4_inst0_n_54 : STD_LOGIC;
  signal broadcaster_4_inst0_n_55 : STD_LOGIC;
  signal broadcaster_4_inst0_n_56 : STD_LOGIC;
  signal broadcaster_4_inst0_n_57 : STD_LOGIC;
  signal broadcaster_4_inst0_n_58 : STD_LOGIC;
  signal broadcaster_4_inst0_n_59 : STD_LOGIC;
  signal broadcaster_4_inst0_n_60 : STD_LOGIC;
  signal broadcaster_4_inst0_n_61 : STD_LOGIC;
  signal broadcaster_4_inst0_n_62 : STD_LOGIC;
  signal broadcaster_4_inst0_n_63 : STD_LOGIC;
  signal broadcaster_4_inst0_n_64 : STD_LOGIC;
  signal broadcaster_4_inst0_n_65 : STD_LOGIC;
  signal broadcaster_4_inst0_n_66 : STD_LOGIC;
  signal cmpy_0_inst0_i_10_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_11_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_12_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_13_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_14_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_15_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_16_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_17_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_18_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_19_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_1_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_2_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_3_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_1 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_2 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_3 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_4 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_5 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_6 : STD_LOGIC;
  signal cmpy_0_inst0_i_4_n_7 : STD_LOGIC;
  signal cmpy_0_inst0_i_5_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_6_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_7_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_8_n_0 : STD_LOGIC;
  signal cmpy_0_inst0_i_9_n_0 : STD_LOGIC;
  signal \freq_im[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \freq_im[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal random : STD_LOGIC;
  signal NLW_cmpy_0_inst0_s_axis_ctrl_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_cmpy_0_inst0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute x_core_info : string;
  attribute x_core_info of broadcaster_4_inst0 : label is "top_broadcaster_4,Vivado 2023.2";
  attribute x_core_info of cmpy_0_inst0 : label is "cmpy_v6_0_22,Vivado 2023.2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_1 : label is 35;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_2 : label is 35;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_3 : label is 35;
  attribute ADDER_THRESHOLD of cmpy_0_inst0_i_4 : label is 35;
begin
broadcaster_4_inst0: component eko_bd_pl_cross_0_1_broadcaster_4
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(63 downto 48) => \freq_im[1]_1\(15 downto 0),
      m_axis_tdata(47) => broadcaster_4_inst0_n_19,
      m_axis_tdata(46) => broadcaster_4_inst0_n_20,
      m_axis_tdata(45) => broadcaster_4_inst0_n_21,
      m_axis_tdata(44) => broadcaster_4_inst0_n_22,
      m_axis_tdata(43) => broadcaster_4_inst0_n_23,
      m_axis_tdata(42) => broadcaster_4_inst0_n_24,
      m_axis_tdata(41) => broadcaster_4_inst0_n_25,
      m_axis_tdata(40) => broadcaster_4_inst0_n_26,
      m_axis_tdata(39) => broadcaster_4_inst0_n_27,
      m_axis_tdata(38) => broadcaster_4_inst0_n_28,
      m_axis_tdata(37) => broadcaster_4_inst0_n_29,
      m_axis_tdata(36) => broadcaster_4_inst0_n_30,
      m_axis_tdata(35) => broadcaster_4_inst0_n_31,
      m_axis_tdata(34) => broadcaster_4_inst0_n_32,
      m_axis_tdata(33) => broadcaster_4_inst0_n_33,
      m_axis_tdata(32) => broadcaster_4_inst0_n_34,
      m_axis_tdata(31 downto 16) => \freq_im[0]_0\(15 downto 0),
      m_axis_tdata(15) => broadcaster_4_inst0_n_51,
      m_axis_tdata(14) => broadcaster_4_inst0_n_52,
      m_axis_tdata(13) => broadcaster_4_inst0_n_53,
      m_axis_tdata(12) => broadcaster_4_inst0_n_54,
      m_axis_tdata(11) => broadcaster_4_inst0_n_55,
      m_axis_tdata(10) => broadcaster_4_inst0_n_56,
      m_axis_tdata(9) => broadcaster_4_inst0_n_57,
      m_axis_tdata(8) => broadcaster_4_inst0_n_58,
      m_axis_tdata(7) => broadcaster_4_inst0_n_59,
      m_axis_tdata(6) => broadcaster_4_inst0_n_60,
      m_axis_tdata(5) => broadcaster_4_inst0_n_61,
      m_axis_tdata(4) => broadcaster_4_inst0_n_62,
      m_axis_tdata(3) => broadcaster_4_inst0_n_63,
      m_axis_tdata(2) => broadcaster_4_inst0_n_64,
      m_axis_tdata(1) => broadcaster_4_inst0_n_65,
      m_axis_tdata(0) => broadcaster_4_inst0_n_66,
      m_axis_tready(1 downto 0) => axis_broadcaster_4_tready(1 downto 0),
      m_axis_tvalid(1 downto 0) => axis_broadcaster_4_tvalid(1 downto 0),
      s_axis_tdata(63 downto 0) => m_axis_data_tdata(63 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => m_axis_data_tvalid
    );
cmpy_0_inst0: component eko_bd_pl_cross_0_1_cmpy_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(47 downto 0) => m_axis_dout_tdata(47 downto 0),
      m_axis_dout_tready => s_axis_cartesian_tready,
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_a_tdata(31 downto 16) => \freq_im[0]_0\(15 downto 0),
      s_axis_a_tdata(15) => broadcaster_4_inst0_n_51,
      s_axis_a_tdata(14) => broadcaster_4_inst0_n_52,
      s_axis_a_tdata(13) => broadcaster_4_inst0_n_53,
      s_axis_a_tdata(12) => broadcaster_4_inst0_n_54,
      s_axis_a_tdata(11) => broadcaster_4_inst0_n_55,
      s_axis_a_tdata(10) => broadcaster_4_inst0_n_56,
      s_axis_a_tdata(9) => broadcaster_4_inst0_n_57,
      s_axis_a_tdata(8) => broadcaster_4_inst0_n_58,
      s_axis_a_tdata(7) => broadcaster_4_inst0_n_59,
      s_axis_a_tdata(6) => broadcaster_4_inst0_n_60,
      s_axis_a_tdata(5) => broadcaster_4_inst0_n_61,
      s_axis_a_tdata(4) => broadcaster_4_inst0_n_62,
      s_axis_a_tdata(3) => broadcaster_4_inst0_n_63,
      s_axis_a_tdata(2) => broadcaster_4_inst0_n_64,
      s_axis_a_tdata(1) => broadcaster_4_inst0_n_65,
      s_axis_a_tdata(0) => broadcaster_4_inst0_n_66,
      s_axis_a_tready => axis_broadcaster_4_tready(0),
      s_axis_a_tvalid => axis_broadcaster_4_tvalid(0),
      s_axis_b_tdata(31) => cmpy_0_inst0_i_1_n_4,
      s_axis_b_tdata(30) => cmpy_0_inst0_i_1_n_5,
      s_axis_b_tdata(29) => cmpy_0_inst0_i_1_n_6,
      s_axis_b_tdata(28) => cmpy_0_inst0_i_1_n_7,
      s_axis_b_tdata(27) => cmpy_0_inst0_i_2_n_4,
      s_axis_b_tdata(26) => cmpy_0_inst0_i_2_n_5,
      s_axis_b_tdata(25) => cmpy_0_inst0_i_2_n_6,
      s_axis_b_tdata(24) => cmpy_0_inst0_i_2_n_7,
      s_axis_b_tdata(23) => cmpy_0_inst0_i_3_n_4,
      s_axis_b_tdata(22) => cmpy_0_inst0_i_3_n_5,
      s_axis_b_tdata(21) => cmpy_0_inst0_i_3_n_6,
      s_axis_b_tdata(20) => cmpy_0_inst0_i_3_n_7,
      s_axis_b_tdata(19) => cmpy_0_inst0_i_4_n_4,
      s_axis_b_tdata(18) => cmpy_0_inst0_i_4_n_5,
      s_axis_b_tdata(17) => cmpy_0_inst0_i_4_n_6,
      s_axis_b_tdata(16) => cmpy_0_inst0_i_4_n_7,
      s_axis_b_tdata(15) => broadcaster_4_inst0_n_19,
      s_axis_b_tdata(14) => broadcaster_4_inst0_n_20,
      s_axis_b_tdata(13) => broadcaster_4_inst0_n_21,
      s_axis_b_tdata(12) => broadcaster_4_inst0_n_22,
      s_axis_b_tdata(11) => broadcaster_4_inst0_n_23,
      s_axis_b_tdata(10) => broadcaster_4_inst0_n_24,
      s_axis_b_tdata(9) => broadcaster_4_inst0_n_25,
      s_axis_b_tdata(8) => broadcaster_4_inst0_n_26,
      s_axis_b_tdata(7) => broadcaster_4_inst0_n_27,
      s_axis_b_tdata(6) => broadcaster_4_inst0_n_28,
      s_axis_b_tdata(5) => broadcaster_4_inst0_n_29,
      s_axis_b_tdata(4) => broadcaster_4_inst0_n_30,
      s_axis_b_tdata(3) => broadcaster_4_inst0_n_31,
      s_axis_b_tdata(2) => broadcaster_4_inst0_n_32,
      s_axis_b_tdata(1) => broadcaster_4_inst0_n_33,
      s_axis_b_tdata(0) => broadcaster_4_inst0_n_34,
      s_axis_b_tready => axis_broadcaster_4_tready(1),
      s_axis_b_tvalid => axis_broadcaster_4_tvalid(1),
      s_axis_ctrl_tdata(7 downto 1) => B"0000000",
      s_axis_ctrl_tdata(0) => random,
      s_axis_ctrl_tready => NLW_cmpy_0_inst0_s_axis_ctrl_tready_UNCONNECTED,
      s_axis_ctrl_tvalid => '1'
    );
cmpy_0_inst0_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => cmpy_0_inst0_i_2_n_0,
      CO(3) => NLW_cmpy_0_inst0_i_1_CO_UNCONNECTED(3),
      CO(2) => cmpy_0_inst0_i_1_n_1,
      CO(1) => cmpy_0_inst0_i_1_n_2,
      CO(0) => cmpy_0_inst0_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cmpy_0_inst0_i_1_n_4,
      O(2) => cmpy_0_inst0_i_1_n_5,
      O(1) => cmpy_0_inst0_i_1_n_6,
      O(0) => cmpy_0_inst0_i_1_n_7,
      S(3) => cmpy_0_inst0_i_5_n_0,
      S(2) => cmpy_0_inst0_i_6_n_0,
      S(1) => cmpy_0_inst0_i_7_n_0,
      S(0) => cmpy_0_inst0_i_8_n_0
    );
cmpy_0_inst0_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(10),
      O => cmpy_0_inst0_i_10_n_0
    );
cmpy_0_inst0_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(9),
      O => cmpy_0_inst0_i_11_n_0
    );
cmpy_0_inst0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(8),
      O => cmpy_0_inst0_i_12_n_0
    );
cmpy_0_inst0_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(7),
      O => cmpy_0_inst0_i_13_n_0
    );
cmpy_0_inst0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(6),
      O => cmpy_0_inst0_i_14_n_0
    );
cmpy_0_inst0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(5),
      O => cmpy_0_inst0_i_15_n_0
    );
cmpy_0_inst0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(4),
      O => cmpy_0_inst0_i_16_n_0
    );
cmpy_0_inst0_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(3),
      O => cmpy_0_inst0_i_17_n_0
    );
cmpy_0_inst0_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(2),
      O => cmpy_0_inst0_i_18_n_0
    );
cmpy_0_inst0_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(1),
      O => cmpy_0_inst0_i_19_n_0
    );
cmpy_0_inst0_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => cmpy_0_inst0_i_3_n_0,
      CO(3) => cmpy_0_inst0_i_2_n_0,
      CO(2) => cmpy_0_inst0_i_2_n_1,
      CO(1) => cmpy_0_inst0_i_2_n_2,
      CO(0) => cmpy_0_inst0_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cmpy_0_inst0_i_2_n_4,
      O(2) => cmpy_0_inst0_i_2_n_5,
      O(1) => cmpy_0_inst0_i_2_n_6,
      O(0) => cmpy_0_inst0_i_2_n_7,
      S(3) => cmpy_0_inst0_i_9_n_0,
      S(2) => cmpy_0_inst0_i_10_n_0,
      S(1) => cmpy_0_inst0_i_11_n_0,
      S(0) => cmpy_0_inst0_i_12_n_0
    );
cmpy_0_inst0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => cmpy_0_inst0_i_4_n_0,
      CO(3) => cmpy_0_inst0_i_3_n_0,
      CO(2) => cmpy_0_inst0_i_3_n_1,
      CO(1) => cmpy_0_inst0_i_3_n_2,
      CO(0) => cmpy_0_inst0_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => cmpy_0_inst0_i_3_n_4,
      O(2) => cmpy_0_inst0_i_3_n_5,
      O(1) => cmpy_0_inst0_i_3_n_6,
      O(0) => cmpy_0_inst0_i_3_n_7,
      S(3) => cmpy_0_inst0_i_13_n_0,
      S(2) => cmpy_0_inst0_i_14_n_0,
      S(1) => cmpy_0_inst0_i_15_n_0,
      S(0) => cmpy_0_inst0_i_16_n_0
    );
cmpy_0_inst0_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmpy_0_inst0_i_4_n_0,
      CO(2) => cmpy_0_inst0_i_4_n_1,
      CO(1) => cmpy_0_inst0_i_4_n_2,
      CO(0) => cmpy_0_inst0_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => cmpy_0_inst0_i_4_n_4,
      O(2) => cmpy_0_inst0_i_4_n_5,
      O(1) => cmpy_0_inst0_i_4_n_6,
      O(0) => cmpy_0_inst0_i_4_n_7,
      S(3) => cmpy_0_inst0_i_17_n_0,
      S(2) => cmpy_0_inst0_i_18_n_0,
      S(1) => cmpy_0_inst0_i_19_n_0,
      S(0) => \freq_im[1]_1\(0)
    );
cmpy_0_inst0_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(15),
      O => cmpy_0_inst0_i_5_n_0
    );
cmpy_0_inst0_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(14),
      O => cmpy_0_inst0_i_6_n_0
    );
cmpy_0_inst0_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(13),
      O => cmpy_0_inst0_i_7_n_0
    );
cmpy_0_inst0_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(12),
      O => cmpy_0_inst0_i_8_n_0
    );
cmpy_0_inst0_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_im[1]_1\(11),
      O => cmpy_0_inst0_i_9_n_0
    );
random_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => random,
      O => p_0_in
    );
random_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => random_reg_0,
      D => p_0_in,
      Q => random
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_nonblock_fir_cic_0 is
  port (
    s_axis_data_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid_reg_0 : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_nonblock_fir_cic_0 : entity is "nonblock_fir_cic_0";
end eko_bd_pl_cross_0_1_nonblock_fir_cic_0;

architecture STRUCTURE of eko_bd_pl_cross_0_1_nonblock_fir_cic_0 is
  component cic_0_HD12 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    event_halted : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component cic_0_HD12;
  component fir_0_HD13 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component fir_0_HD13;
  signal axis_cic_0_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_cic_0_tvalid : STD_LOGIC;
  signal axis_fir_0_tdata : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal axis_fir_0_tready : STD_LOGIC;
  signal axis_fir_0_tvalid : STD_LOGIC;
  signal m_axis_data_tvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axis_tvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cic_0_inst0_event_halted_UNCONNECTED : STD_LOGIC;
  signal NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  attribute x_core_info : string;
  attribute x_core_info of cic_0_inst0 : label is "cic_compiler_v4_0_17,Vivado 2023.2";
  attribute x_core_info of fir_0_inst0 : label is "fir_compiler_v7_2_20,Vivado 2023.2";
begin
  s_axis_tvalid(0) <= \^s_axis_tvalid\(0);
cic_0_inst0: component cic_0_HD12
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_halted => NLW_cic_0_inst0_event_halted_UNCONNECTED,
      m_axis_data_tdata(15 downto 0) => axis_cic_0_tdata(15 downto 0),
      m_axis_data_tready => '1',
      m_axis_data_tvalid => axis_cic_0_tvalid,
      s_axis_data_tdata(15 downto 0) => axis_fir_0_tdata(32 downto 17),
      s_axis_data_tready => axis_fir_0_tready,
      s_axis_data_tvalid => axis_fir_0_tvalid
    );
fir_0_inst0: component fir_0_HD13
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(39 downto 33) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(39 downto 33),
      m_axis_data_tdata(32 downto 17) => axis_fir_0_tdata(32 downto 17),
      m_axis_data_tdata(16 downto 0) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(16 downto 0),
      m_axis_data_tready => axis_fir_0_tready,
      m_axis_data_tvalid => axis_fir_0_tvalid,
      s_axis_data_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      s_axis_data_tready => s_axis_data_tready,
      s_axis_data_tvalid => m_axis_tvalid(0)
    );
\m_axis_data_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(0),
      Q => Q(0)
    );
\m_axis_data_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(10),
      Q => Q(10)
    );
\m_axis_data_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(11),
      Q => Q(11)
    );
\m_axis_data_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(12),
      Q => Q(12)
    );
\m_axis_data_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(13),
      Q => Q(13)
    );
\m_axis_data_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(14),
      Q => Q(14)
    );
\m_axis_data_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(15),
      Q => Q(15)
    );
\m_axis_data_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(1),
      Q => Q(1)
    );
\m_axis_data_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(2),
      Q => Q(2)
    );
\m_axis_data_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(3),
      Q => Q(3)
    );
\m_axis_data_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(4),
      Q => Q(4)
    );
\m_axis_data_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(5),
      Q => Q(5)
    );
\m_axis_data_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(6),
      Q => Q(6)
    );
\m_axis_data_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(7),
      Q => Q(7)
    );
\m_axis_data_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(8),
      Q => Q(8)
    );
\m_axis_data_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(9),
      Q => Q(9)
    );
m_axis_data_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \^s_axis_tvalid\(0),
      I2 => axis_cic_0_tvalid,
      O => m_axis_data_tvalid_i_1_n_0
    );
m_axis_data_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => m_axis_data_tvalid_reg_0,
      D => m_axis_data_tvalid_i_1_n_0,
      Q => \^s_axis_tvalid\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__1\ is
  port (
    s_axis_data_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_data_tdata_reg[15]_0\ : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__1\ : entity is "nonblock_fir_cic_0";
end \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__1\ is
  component eko_bd_pl_cross_0_1_cic_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    event_halted : out STD_LOGIC
  );
  end component eko_bd_pl_cross_0_1_cic_0;
  component eko_bd_pl_cross_0_1_fir_0 is
  port (
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_fir_0;
  signal axis_cic_0_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_cic_0_tvalid : STD_LOGIC;
  signal axis_fir_0_tdata : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal axis_fir_0_tready : STD_LOGIC;
  signal axis_fir_0_tvalid : STD_LOGIC;
  signal m_axis_data_tvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axis_tvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cic_0_inst0_event_halted_UNCONNECTED : STD_LOGIC;
  signal NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  attribute x_core_info : string;
  attribute x_core_info of cic_0_inst0 : label is "cic_compiler_v4_0_17,Vivado 2023.2";
  attribute x_core_info of fir_0_inst0 : label is "fir_compiler_v7_2_20,Vivado 2023.2";
begin
  s_axis_tvalid(0) <= \^s_axis_tvalid\(0);
cic_0_inst0: component eko_bd_pl_cross_0_1_cic_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_halted => NLW_cic_0_inst0_event_halted_UNCONNECTED,
      m_axis_data_tdata(15 downto 0) => axis_cic_0_tdata(15 downto 0),
      m_axis_data_tready => '1',
      m_axis_data_tvalid => axis_cic_0_tvalid,
      s_axis_data_tdata(15 downto 0) => axis_fir_0_tdata(32 downto 17),
      s_axis_data_tready => axis_fir_0_tready,
      s_axis_data_tvalid => axis_fir_0_tvalid
    );
fir_0_inst0: component eko_bd_pl_cross_0_1_fir_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(39 downto 33) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(39 downto 33),
      m_axis_data_tdata(32 downto 17) => axis_fir_0_tdata(32 downto 17),
      m_axis_data_tdata(16 downto 0) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(16 downto 0),
      m_axis_data_tready => axis_fir_0_tready,
      m_axis_data_tvalid => axis_fir_0_tvalid,
      s_axis_data_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      s_axis_data_tready => s_axis_data_tready,
      s_axis_data_tvalid => m_axis_tvalid(0)
    );
\m_axis_data_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(0),
      Q => Q(0)
    );
\m_axis_data_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(10),
      Q => Q(10)
    );
\m_axis_data_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(11),
      Q => Q(11)
    );
\m_axis_data_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(12),
      Q => Q(12)
    );
\m_axis_data_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(13),
      Q => Q(13)
    );
\m_axis_data_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(14),
      Q => Q(14)
    );
\m_axis_data_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(15),
      Q => Q(15)
    );
\m_axis_data_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(1),
      Q => Q(1)
    );
\m_axis_data_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(2),
      Q => Q(2)
    );
\m_axis_data_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(3),
      Q => Q(3)
    );
\m_axis_data_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(4),
      Q => Q(4)
    );
\m_axis_data_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(5),
      Q => Q(5)
    );
\m_axis_data_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(6),
      Q => Q(6)
    );
\m_axis_data_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(7),
      Q => Q(7)
    );
\m_axis_data_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(8),
      Q => Q(8)
    );
\m_axis_data_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(9),
      Q => Q(9)
    );
m_axis_data_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \^s_axis_tvalid\(0),
      I2 => axis_cic_0_tvalid,
      O => m_axis_data_tvalid_i_1_n_0
    );
m_axis_data_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => m_axis_data_tvalid_i_1_n_0,
      Q => \^s_axis_tvalid\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__2\ is
  port (
    s_axis_data_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid_reg_0 : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__2\ : entity is "nonblock_fir_cic_0";
end \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__2\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__2\ is
  component eko_bd_pl_cross_0_1_cic_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    event_halted : out STD_LOGIC
  );
  end component eko_bd_pl_cross_0_1_cic_0;
  component eko_bd_pl_cross_0_1_fir_0 is
  port (
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_fir_0;
  signal axis_cic_0_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_cic_0_tvalid : STD_LOGIC;
  signal axis_fir_0_tdata : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal axis_fir_0_tready : STD_LOGIC;
  signal axis_fir_0_tvalid : STD_LOGIC;
  signal m_axis_data_tvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axis_tvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cic_0_inst0_event_halted_UNCONNECTED : STD_LOGIC;
  signal NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  attribute x_core_info : string;
  attribute x_core_info of cic_0_inst0 : label is "cic_compiler_v4_0_17,Vivado 2023.2";
  attribute x_core_info of fir_0_inst0 : label is "fir_compiler_v7_2_20,Vivado 2023.2";
begin
  s_axis_tvalid(0) <= \^s_axis_tvalid\(0);
cic_0_inst0: component eko_bd_pl_cross_0_1_cic_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_halted => NLW_cic_0_inst0_event_halted_UNCONNECTED,
      m_axis_data_tdata(15 downto 0) => axis_cic_0_tdata(15 downto 0),
      m_axis_data_tready => '1',
      m_axis_data_tvalid => axis_cic_0_tvalid,
      s_axis_data_tdata(15 downto 0) => axis_fir_0_tdata(32 downto 17),
      s_axis_data_tready => axis_fir_0_tready,
      s_axis_data_tvalid => axis_fir_0_tvalid
    );
fir_0_inst0: component eko_bd_pl_cross_0_1_fir_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(39 downto 33) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(39 downto 33),
      m_axis_data_tdata(32 downto 17) => axis_fir_0_tdata(32 downto 17),
      m_axis_data_tdata(16 downto 0) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(16 downto 0),
      m_axis_data_tready => axis_fir_0_tready,
      m_axis_data_tvalid => axis_fir_0_tvalid,
      s_axis_data_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      s_axis_data_tready => s_axis_data_tready,
      s_axis_data_tvalid => m_axis_tvalid(0)
    );
\m_axis_data_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(0),
      Q => Q(0)
    );
\m_axis_data_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(10),
      Q => Q(10)
    );
\m_axis_data_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(11),
      Q => Q(11)
    );
\m_axis_data_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(12),
      Q => Q(12)
    );
\m_axis_data_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(13),
      Q => Q(13)
    );
\m_axis_data_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(14),
      Q => Q(14)
    );
\m_axis_data_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(15),
      Q => Q(15)
    );
\m_axis_data_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(1),
      Q => Q(1)
    );
\m_axis_data_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(2),
      Q => Q(2)
    );
\m_axis_data_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(3),
      Q => Q(3)
    );
\m_axis_data_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(4),
      Q => Q(4)
    );
\m_axis_data_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(5),
      Q => Q(5)
    );
\m_axis_data_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(6),
      Q => Q(6)
    );
\m_axis_data_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(7),
      Q => Q(7)
    );
\m_axis_data_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(8),
      Q => Q(8)
    );
\m_axis_data_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => m_axis_data_tvalid_reg_0,
      D => axis_cic_0_tdata(9),
      Q => Q(9)
    );
m_axis_data_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \^s_axis_tvalid\(0),
      I2 => axis_cic_0_tvalid,
      O => m_axis_data_tvalid_i_1_n_0
    );
m_axis_data_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => m_axis_data_tvalid_reg_0,
      D => m_axis_data_tvalid_i_1_n_0,
      Q => \^s_axis_tvalid\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__3\ is
  port (
    s_axis_data_tready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_axis_data_tdata_reg[15]_0\ : in STD_LOGIC;
    s_axis_tready : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__3\ : entity is "nonblock_fir_cic_0";
end \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__3\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__3\ is
  component eko_bd_pl_cross_0_1_cic_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    event_halted : out STD_LOGIC
  );
  end component eko_bd_pl_cross_0_1_cic_0;
  component eko_bd_pl_cross_0_1_fir_0 is
  port (
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_fir_0;
  signal axis_cic_0_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_cic_0_tvalid : STD_LOGIC;
  signal axis_fir_0_tdata : STD_LOGIC_VECTOR ( 32 downto 17 );
  signal axis_fir_0_tready : STD_LOGIC;
  signal axis_fir_0_tvalid : STD_LOGIC;
  signal m_axis_data_tvalid_i_1_n_0 : STD_LOGIC;
  signal \^s_axis_tvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_cic_0_inst0_event_halted_UNCONNECTED : STD_LOGIC;
  signal NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 0 );
  attribute x_core_info : string;
  attribute x_core_info of cic_0_inst0 : label is "cic_compiler_v4_0_17,Vivado 2023.2";
  attribute x_core_info of fir_0_inst0 : label is "fir_compiler_v7_2_20,Vivado 2023.2";
begin
  s_axis_tvalid(0) <= \^s_axis_tvalid\(0);
cic_0_inst0: component eko_bd_pl_cross_0_1_cic_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_halted => NLW_cic_0_inst0_event_halted_UNCONNECTED,
      m_axis_data_tdata(15 downto 0) => axis_cic_0_tdata(15 downto 0),
      m_axis_data_tready => '1',
      m_axis_data_tvalid => axis_cic_0_tvalid,
      s_axis_data_tdata(15 downto 0) => axis_fir_0_tdata(32 downto 17),
      s_axis_data_tready => axis_fir_0_tready,
      s_axis_data_tvalid => axis_fir_0_tvalid
    );
fir_0_inst0: component eko_bd_pl_cross_0_1_fir_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(39 downto 33) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(39 downto 33),
      m_axis_data_tdata(32 downto 17) => axis_fir_0_tdata(32 downto 17),
      m_axis_data_tdata(16 downto 0) => NLW_fir_0_inst0_m_axis_data_tdata_UNCONNECTED(16 downto 0),
      m_axis_data_tready => axis_fir_0_tready,
      m_axis_data_tvalid => axis_fir_0_tvalid,
      s_axis_data_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      s_axis_data_tready => s_axis_data_tready,
      s_axis_data_tvalid => m_axis_tvalid(0)
    );
\m_axis_data_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(0),
      Q => Q(0)
    );
\m_axis_data_tdata_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(10),
      Q => Q(10)
    );
\m_axis_data_tdata_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(11),
      Q => Q(11)
    );
\m_axis_data_tdata_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(12),
      Q => Q(12)
    );
\m_axis_data_tdata_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(13),
      Q => Q(13)
    );
\m_axis_data_tdata_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(14),
      Q => Q(14)
    );
\m_axis_data_tdata_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(15),
      Q => Q(15)
    );
\m_axis_data_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(1),
      Q => Q(1)
    );
\m_axis_data_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(2),
      Q => Q(2)
    );
\m_axis_data_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(3),
      Q => Q(3)
    );
\m_axis_data_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(4),
      Q => Q(4)
    );
\m_axis_data_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(5),
      Q => Q(5)
    );
\m_axis_data_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(6),
      Q => Q(6)
    );
\m_axis_data_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(7),
      Q => Q(7)
    );
\m_axis_data_tdata_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(8),
      Q => Q(8)
    );
\m_axis_data_tdata_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => axis_cic_0_tvalid,
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => axis_cic_0_tdata(9),
      Q => Q(9)
    );
m_axis_data_tvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \^s_axis_tvalid\(0),
      I2 => axis_cic_0_tvalid,
      O => m_axis_data_tvalid_i_1_n_0
    );
m_axis_data_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \m_axis_data_tdata_reg[15]_0\,
      D => m_axis_data_tvalid_i_1_n_0,
      Q => \^s_axis_tvalid\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_roi is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    state_reg_0 : out STD_LOGIC;
    m_axis_dout_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_dout_tvalid : in STD_LOGIC;
    state_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_roi : entity is "roi";
end eko_bd_pl_cross_0_1_roi;

architecture STRUCTURE of eko_bd_pl_cross_0_1_roi is
  component roi_bram_0_HD14 is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component roi_bram_0_HD14;
  signal \addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \addr[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \index[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \index[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \index[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \index[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \index[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_reg[11]_i_5__0_n_2\ : STD_LOGIC;
  signal \index_reg[11]_i_5__0_n_3\ : STD_LOGIC;
  signal \index_reg[11]_i_5__0_n_5\ : STD_LOGIC;
  signal \index_reg[11]_i_5__0_n_6\ : STD_LOGIC;
  signal \index_reg[11]_i_5__0_n_7\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \index_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \index_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \index_reg_n_0_[0]\ : STD_LOGIC;
  signal \index_reg_n_0_[10]\ : STD_LOGIC;
  signal \index_reg_n_0_[11]\ : STD_LOGIC;
  signal \index_reg_n_0_[1]\ : STD_LOGIC;
  signal \index_reg_n_0_[2]\ : STD_LOGIC;
  signal \index_reg_n_0_[3]\ : STD_LOGIC;
  signal \index_reg_n_0_[4]\ : STD_LOGIC;
  signal \index_reg_n_0_[5]\ : STD_LOGIC;
  signal \index_reg_n_0_[6]\ : STD_LOGIC;
  signal \index_reg_n_0_[7]\ : STD_LOGIC;
  signal \index_reg_n_0_[8]\ : STD_LOGIC;
  signal \index_reg_n_0_[9]\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal \roi_bram_0_inst0_i_3__0_n_0\ : STD_LOGIC;
  signal \roi_bram_0_inst0_i_4__0_n_0\ : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal \state_i_2__2_n_0\ : STD_LOGIC;
  signal \state_i_3__2_n_0\ : STD_LOGIC;
  signal \^state_reg_0\ : STD_LOGIC;
  signal we : STD_LOGIC;
  signal \NLW_index_reg[11]_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_index_reg[11]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[1]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \addr[2]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \addr[6]_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \addr[7]_i_11__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \addr[7]_i_12__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \addr[7]_i_6__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \addr[7]_i_9__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \cordic_2_inst0_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \index[0]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \index[10]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \index[11]_i_2__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \index[11]_i_3__0\ : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \index_reg[11]_i_5__0\ : label is 35;
  attribute ADDER_THRESHOLD of \index_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \index_reg[8]_i_2__0\ : label is 35;
  attribute x_core_info : string;
  attribute x_core_info of roi_bram_0_inst0 : label is "blk_mem_gen_v8_4_7,Vivado 2023.2";
  attribute SOFT_HLUTNM of \roi_bram_0_inst0_i_2__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \roi_bram_0_inst0_i_4__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \state_i_3__2\ : label is "soft_lutpair95";
begin
  state_reg_0 <= \^state_reg_0\;
\addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addr[6]_i_2__0_n_0\,
      I1 => \addr_reg_n_0_[0]\,
      O => \addr[0]_i_1__0_n_0\
    );
\addr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr[7]_i_5__0_n_0\,
      I1 => \addr_reg_n_0_[1]\,
      I2 => \addr_reg_n_0_[0]\,
      O => \addr[1]_i_1__0_n_0\
    );
\addr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \addr[7]_i_5__0_n_0\,
      I1 => \addr_reg_n_0_[2]\,
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      O => \addr[2]_i_1__0_n_0\
    );
\addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F800000"
    )
        port map (
      I0 => \addr_reg_n_0_[2]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => \addr_reg_n_0_[1]\,
      I3 => \addr_reg_n_0_[3]\,
      I4 => \addr[6]_i_2__0_n_0\,
      I5 => \state_i_2__2_n_0\,
      O => \addr[3]_i_1__0_n_0\
    );
\addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \addr[7]_i_5__0_n_0\,
      I1 => \addr_reg_n_0_[4]\,
      I2 => \addr_reg_n_0_[2]\,
      I3 => \addr_reg_n_0_[0]\,
      I4 => \addr_reg_n_0_[1]\,
      I5 => \addr_reg_n_0_[3]\,
      O => \addr[4]_i_1__0_n_0\
    );
\addr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB400"
    )
        port map (
      I0 => \addr[7]_i_6__0_n_0\,
      I1 => \addr_reg_n_0_[4]\,
      I2 => \addr_reg_n_0_[5]\,
      I3 => \addr[6]_i_2__0_n_0\,
      I4 => \state_i_2__2_n_0\,
      O => \addr[5]_i_1__0_n_0\
    );
\addr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF400000"
    )
        port map (
      I0 => \addr[7]_i_6__0_n_0\,
      I1 => \addr_reg_n_0_[4]\,
      I2 => \addr_reg_n_0_[5]\,
      I3 => \addr_reg_n_0_[6]\,
      I4 => \addr[6]_i_2__0_n_0\,
      I5 => \state_i_2__2_n_0\,
      O => \addr[6]_i_1__0_n_0\
    );
\addr[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr[7]_i_8__0_n_0\,
      I1 => \addr[7]_i_13__0_n_0\,
      I2 => \addr[7]_i_12__0_n_0\,
      I3 => \^state_reg_0\,
      O => \addr[6]_i_2__0_n_0\
    );
\addr[7]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \addr_reg_n_0_[7]\,
      I1 => \addr_reg_n_0_[5]\,
      I2 => \addr_reg_n_0_[4]\,
      O => \addr[7]_i_10__0_n_0\
    );
\addr[7]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addr_reg_n_0_[3]\,
      I1 => \addr_reg_n_0_[1]\,
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[2]\,
      I4 => \addr_reg_n_0_[6]\,
      O => \addr[7]_i_11__0_n_0\
    );
\addr[7]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \index_reg_n_0_[10]\,
      I1 => \index_reg_n_0_[9]\,
      I2 => \index_reg_n_0_[8]\,
      I3 => \index_reg_n_0_[7]\,
      O => \addr[7]_i_12__0_n_0\
    );
\addr[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFFFFFFFFF6"
    )
        port map (
      I0 => \index_reg_n_0_[8]\,
      I1 => \index_reg_n_0_[9]\,
      I2 => \index_reg_n_0_[7]\,
      I3 => \index_reg_n_0_[1]\,
      I4 => \index_reg_n_0_[2]\,
      I5 => \index_reg_n_0_[4]\,
      O => \addr[7]_i_13__0_n_0\
    );
\addr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEAEAEAEAE"
    )
        port map (
      I0 => \addr[7]_i_3__0_n_0\,
      I1 => \addr[7]_i_4__0_n_0\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \roi_bram_0_inst0_i_3__0_n_0\,
      I4 => \^state_reg_0\,
      I5 => m_axis_dout_tvalid,
      O => \addr[7]_i_1__0_n_0\
    );
\addr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \addr[7]_i_5__0_n_0\,
      I1 => \addr_reg_n_0_[7]\,
      I2 => \addr_reg_n_0_[5]\,
      I3 => \addr_reg_n_0_[4]\,
      I4 => \addr_reg_n_0_[6]\,
      I5 => \addr[7]_i_6__0_n_0\,
      O => \addr[7]_i_2__0_n_0\
    );
\addr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAA0C00"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \addr[7]_i_7__0_n_0\,
      I2 => \index_reg_n_0_[4]\,
      I3 => m_axis_dout_tvalid,
      I4 => \^state_reg_0\,
      I5 => \addr[7]_i_8__0_n_0\,
      O => \addr[7]_i_3__0_n_0\
    );
\addr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000020"
    )
        port map (
      I0 => m_axis_dout_tvalid,
      I1 => \^state_reg_0\,
      I2 => \index_reg_n_0_[4]\,
      I3 => \index_reg_n_0_[11]\,
      I4 => \index_reg_n_0_[10]\,
      I5 => \addr[7]_i_9__0_n_0\,
      O => \addr[7]_i_4__0_n_0\
    );
\addr[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \addr[7]_i_10__0_n_0\,
      I1 => \addr[7]_i_11__0_n_0\,
      I2 => \^state_reg_0\,
      I3 => \addr[7]_i_12__0_n_0\,
      I4 => \addr[7]_i_13__0_n_0\,
      I5 => \addr[7]_i_8__0_n_0\,
      O => \addr[7]_i_5__0_n_0\
    );
\addr[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \addr_reg_n_0_[2]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => \addr_reg_n_0_[1]\,
      I3 => \addr_reg_n_0_[3]\,
      O => \addr[7]_i_6__0_n_0\
    );
\addr[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \index_reg_n_0_[7]\,
      I1 => \index_reg_n_0_[8]\,
      I2 => \index_reg_n_0_[1]\,
      I3 => \index_reg_n_0_[2]\,
      I4 => \index_reg_n_0_[10]\,
      I5 => \index_reg_n_0_[9]\,
      O => \addr[7]_i_7__0_n_0\
    );
\addr[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \index_reg_n_0_[5]\,
      I1 => \index_reg_n_0_[6]\,
      I2 => \index_reg_n_0_[0]\,
      I3 => \index_reg_n_0_[3]\,
      I4 => \index_reg_n_0_[11]\,
      I5 => \index_reg_n_0_[10]\,
      O => \addr[7]_i_8__0_n_0\
    );
\addr[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \index_reg_n_0_[8]\,
      I1 => \index_reg_n_0_[7]\,
      I2 => \index_reg_n_0_[10]\,
      I3 => \index_reg_n_0_[9]\,
      O => \addr[7]_i_9__0_n_0\
    );
\addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \addr[0]_i_1__0_n_0\,
      Q => \addr_reg_n_0_[0]\
    );
\addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \addr[1]_i_1__0_n_0\,
      Q => \addr_reg_n_0_[1]\
    );
\addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \addr[2]_i_1__0_n_0\,
      Q => \addr_reg_n_0_[2]\
    );
\addr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      D => \addr[3]_i_1__0_n_0\,
      PRE => state_reg_1,
      Q => \addr_reg_n_0_[3]\
    );
\addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \addr[4]_i_1__0_n_0\,
      Q => \addr_reg_n_0_[4]\
    );
\addr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      D => \addr[5]_i_1__0_n_0\,
      PRE => state_reg_1,
      Q => \addr_reg_n_0_[5]\
    );
\addr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      D => \addr[6]_i_1__0_n_0\,
      PRE => state_reg_1,
      Q => \addr_reg_n_0_[6]\
    );
\addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \addr[7]_i_2__0_n_0\,
      Q => \addr_reg_n_0_[7]\
    );
\cordic_2_inst0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg_0\,
      O => m_axis_dout_tready
    );
\index[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index_reg_n_0_[0]\,
      I1 => \^state_reg_0\,
      O => \index[0]_i_1__2_n_0\
    );
\index[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[11]_i_5__0_n_6\,
      O => \index[10]_i_1__0_n_0\
    );
\index[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \state_i_2__2_n_0\,
      I2 => \^state_reg_0\,
      I3 => m_axis_dout_tvalid,
      O => \index[11]_i_1__0_n_0\
    );
\index[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[11]_i_5__0_n_5\,
      O => \index[11]_i_2__0_n_0\
    );
\index[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \index_reg_n_0_[9]\,
      I1 => \index_reg_n_0_[10]\,
      I2 => \index_reg_n_0_[7]\,
      I3 => \index_reg_n_0_[8]\,
      I4 => \index_reg_n_0_[11]\,
      O => \index[11]_i_3__0_n_0\
    );
\index[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \index_reg_n_0_[2]\,
      I1 => \index_reg_n_0_[1]\,
      I2 => \index_reg_n_0_[5]\,
      I3 => \index_reg_n_0_[6]\,
      I4 => \index_reg_n_0_[0]\,
      I5 => \index_reg_n_0_[3]\,
      O => \index[11]_i_4__0_n_0\
    );
\index[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[4]_i_2__0_n_7\,
      O => \index[1]_i_1__0_n_0\
    );
\index[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[4]_i_2__0_n_6\,
      O => \index[2]_i_1__0_n_0\
    );
\index[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[4]_i_2__0_n_5\,
      O => \index[3]_i_1__0_n_0\
    );
\index[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[4]_i_2__0_n_4\,
      O => \index[4]_i_1__0_n_0\
    );
\index[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[8]_i_2__0_n_7\,
      O => \index[5]_i_1__0_n_0\
    );
\index[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[8]_i_2__0_n_6\,
      O => \index[6]_i_1__0_n_0\
    );
\index[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[8]_i_2__0_n_5\,
      O => \index[7]_i_1__0_n_0\
    );
\index[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[8]_i_2__0_n_4\,
      O => \index[8]_i_1__0_n_0\
    );
\index[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_4__0_n_0\,
      I3 => \^state_reg_0\,
      I4 => \index_reg[11]_i_5__0_n_7\,
      O => \index[9]_i_1__0_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[0]_i_1__2_n_0\,
      Q => \index_reg_n_0_[0]\
    );
\index_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[10]_i_1__0_n_0\,
      Q => \index_reg_n_0_[10]\
    );
\index_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[11]_i_2__0_n_0\,
      Q => \index_reg_n_0_[11]\
    );
\index_reg[11]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[8]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_index_reg[11]_i_5__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \index_reg[11]_i_5__0_n_2\,
      CO(0) => \index_reg[11]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_index_reg[11]_i_5__0_O_UNCONNECTED\(3),
      O(2) => \index_reg[11]_i_5__0_n_5\,
      O(1) => \index_reg[11]_i_5__0_n_6\,
      O(0) => \index_reg[11]_i_5__0_n_7\,
      S(3) => '0',
      S(2) => \index_reg_n_0_[11]\,
      S(1) => \index_reg_n_0_[10]\,
      S(0) => \index_reg_n_0_[9]\
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[1]_i_1__0_n_0\,
      Q => \index_reg_n_0_[1]\
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[2]_i_1__0_n_0\,
      Q => \index_reg_n_0_[2]\
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[3]_i_1__0_n_0\,
      Q => \index_reg_n_0_[3]\
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[4]_i_1__0_n_0\,
      Q => \index_reg_n_0_[4]\
    );
\index_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \index_reg[4]_i_2__0_n_0\,
      CO(2) => \index_reg[4]_i_2__0_n_1\,
      CO(1) => \index_reg[4]_i_2__0_n_2\,
      CO(0) => \index_reg[4]_i_2__0_n_3\,
      CYINIT => \index_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[4]_i_2__0_n_4\,
      O(2) => \index_reg[4]_i_2__0_n_5\,
      O(1) => \index_reg[4]_i_2__0_n_6\,
      O(0) => \index_reg[4]_i_2__0_n_7\,
      S(3) => \index_reg_n_0_[4]\,
      S(2) => \index_reg_n_0_[3]\,
      S(1) => \index_reg_n_0_[2]\,
      S(0) => \index_reg_n_0_[1]\
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[5]_i_1__0_n_0\,
      Q => \index_reg_n_0_[5]\
    );
\index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[6]_i_1__0_n_0\,
      Q => \index_reg_n_0_[6]\
    );
\index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[7]_i_1__0_n_0\,
      Q => \index_reg_n_0_[7]\
    );
\index_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[8]_i_1__0_n_0\,
      Q => \index_reg_n_0_[8]\
    );
\index_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[4]_i_2__0_n_0\,
      CO(3) => \index_reg[8]_i_2__0_n_0\,
      CO(2) => \index_reg[8]_i_2__0_n_1\,
      CO(1) => \index_reg[8]_i_2__0_n_2\,
      CO(0) => \index_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[8]_i_2__0_n_4\,
      O(2) => \index_reg[8]_i_2__0_n_5\,
      O(1) => \index_reg[8]_i_2__0_n_6\,
      O(0) => \index_reg[8]_i_2__0_n_7\,
      S(3) => \index_reg_n_0_[8]\,
      S(2) => \index_reg_n_0_[7]\,
      S(1) => \index_reg_n_0_[6]\,
      S(0) => \index_reg_n_0_[5]\
    );
\index_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1__0_n_0\,
      CLR => state_reg_1,
      D => \index[9]_i_1__0_n_0\,
      Q => \index_reg_n_0_[9]\
    );
roi_bram_0_inst0: component roi_bram_0_HD14
     port map (
      addra(7) => \addr_reg_n_0_[7]\,
      addra(6) => \addr_reg_n_0_[6]\,
      addra(5) => \addr_reg_n_0_[5]\,
      addra(4) => \addr_reg_n_0_[4]\,
      addra(3) => \addr_reg_n_0_[3]\,
      addra(2) => \addr_reg_n_0_[2]\,
      addra(1) => \addr_reg_n_0_[1]\,
      addra(0) => \addr_reg_n_0_[0]\,
      addrb(7) => \addr_reg_n_0_[7]\,
      addrb(6) => \addr_reg_n_0_[6]\,
      addrb(5) => \addr_reg_n_0_[5]\,
      addrb(4) => \addr_reg_n_0_[4]\,
      addrb(3) => \addr_reg_n_0_[3]\,
      addrb(2) => \addr_reg_n_0_[2]\,
      addrb(1) => \addr_reg_n_0_[1]\,
      addrb(0) => \addr_reg_n_0_[0]\,
      clka => aclk,
      clkb => aclk,
      dina(15 downto 0) => m_axis_dout_tdata(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => we,
      enb => re,
      wea(0) => we
    );
\roi_bram_0_inst0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \roi_bram_0_inst0_i_3__0_n_0\,
      I1 => \^state_reg_0\,
      I2 => m_axis_dout_tvalid,
      O => we
    );
\roi_bram_0_inst0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \^state_reg_0\,
      O => re
    );
\roi_bram_0_inst0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73F373F273F2F3F2"
    )
        port map (
      I0 => \index_reg_n_0_[6]\,
      I1 => \index[11]_i_3__0_n_0\,
      I2 => \roi_bram_0_inst0_i_4__0_n_0\,
      I3 => \index_reg_n_0_[5]\,
      I4 => \index_reg_n_0_[3]\,
      I5 => \index_reg_n_0_[4]\,
      O => \roi_bram_0_inst0_i_3__0_n_0\
    );
\roi_bram_0_inst0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \index_reg_n_0_[7]\,
      I1 => \index_reg_n_0_[8]\,
      I2 => \index_reg_n_0_[9]\,
      I3 => \index_reg_n_0_[11]\,
      I4 => \index_reg_n_0_[10]\,
      O => \roi_bram_0_inst0_i_4__0_n_0\
    );
state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77778F00"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \state_i_2__2_n_0\,
      I2 => \state_i_3__2_n_0\,
      I3 => m_axis_dout_tvalid,
      I4 => \^state_reg_0\,
      O => state_i_1_n_0
    );
\state_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^state_reg_0\,
      I1 => \addr[7]_i_6__0_n_0\,
      I2 => \addr_reg_n_0_[6]\,
      I3 => \addr_reg_n_0_[7]\,
      I4 => \addr_reg_n_0_[5]\,
      I5 => \addr_reg_n_0_[4]\,
      O => \state_i_2__2_n_0\
    );
\state_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \index[11]_i_4__0_n_0\,
      I1 => \index_reg_n_0_[4]\,
      I2 => \index[11]_i_3__0_n_0\,
      O => \state_i_3__2_n_0\
    );
state_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_reg_1,
      D => state_i_1_n_0,
      Q => \^state_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_roi__xdcDup__1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    state_reg_0 : out STD_LOGIC;
    m_axis_dout_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_dout_tvalid : in STD_LOGIC;
    \addr_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_roi__xdcDup__1\ : entity is "roi";
end \eko_bd_pl_cross_0_1_roi__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_roi__xdcDup__1\ is
  component eko_bd_pl_cross_0_1_roi_bram_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_roi_bram_0;
  signal \addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \addr[7]_i_10_n_0\ : STD_LOGIC;
  signal \addr[7]_i_11_n_0\ : STD_LOGIC;
  signal \addr[7]_i_12_n_0\ : STD_LOGIC;
  signal \addr[7]_i_13_n_0\ : STD_LOGIC;
  signal \addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr[7]_i_2_n_0\ : STD_LOGIC;
  signal \addr[7]_i_3_n_0\ : STD_LOGIC;
  signal \addr[7]_i_4_n_0\ : STD_LOGIC;
  signal \addr[7]_i_5_n_0\ : STD_LOGIC;
  signal \addr[7]_i_6_n_0\ : STD_LOGIC;
  signal \addr[7]_i_7_n_0\ : STD_LOGIC;
  signal \addr[7]_i_8_n_0\ : STD_LOGIC;
  signal \addr[7]_i_9_n_0\ : STD_LOGIC;
  signal \addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \addr_reg_n_0_[7]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal index : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \index[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \index[11]_i_1_n_0\ : STD_LOGIC;
  signal \index[11]_i_3_n_0\ : STD_LOGIC;
  signal \index[11]_i_4_n_0\ : STD_LOGIC;
  signal \index_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \index_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \index_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \index_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \index_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \index_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \index_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \index_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \index_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \index_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal re : STD_LOGIC;
  signal roi_bram_0_inst0_i_3_n_0 : STD_LOGIC;
  signal roi_bram_0_inst0_i_4_n_0 : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal \state_i_2__1_n_0\ : STD_LOGIC;
  signal \state_i_3__1_n_0\ : STD_LOGIC;
  signal \^state_reg_0\ : STD_LOGIC;
  signal we : STD_LOGIC;
  signal \NLW_index_reg[11]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_index_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addr[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addr[6]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \addr[7]_i_11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addr[7]_i_12\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addr[7]_i_6\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addr[7]_i_9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of cordic_2_inst0_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \index[0]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \index[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \index[11]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \index[11]_i_3\ : label is "soft_lutpair88";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \index_reg[11]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \index_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \index_reg[8]_i_2\ : label is 35;
  attribute x_core_info : string;
  attribute x_core_info of roi_bram_0_inst0 : label is "blk_mem_gen_v8_4_7,Vivado 2023.2";
  attribute SOFT_HLUTNM of roi_bram_0_inst0_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of roi_bram_0_inst0_i_4 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \state_i_3__1\ : label is "soft_lutpair87";
begin
  state_reg_0 <= \^state_reg_0\;
\addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addr[6]_i_2_n_0\,
      I1 => \addr_reg_n_0_[0]\,
      O => \addr[0]_i_1_n_0\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \addr[7]_i_5_n_0\,
      I1 => \addr_reg_n_0_[1]\,
      I2 => \addr_reg_n_0_[0]\,
      O => \addr[1]_i_1_n_0\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \addr[7]_i_5_n_0\,
      I1 => \addr_reg_n_0_[2]\,
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[1]\,
      O => \addr[2]_i_1_n_0\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F800000"
    )
        port map (
      I0 => \addr_reg_n_0_[2]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => \addr_reg_n_0_[1]\,
      I3 => \addr_reg_n_0_[3]\,
      I4 => \addr[6]_i_2_n_0\,
      I5 => \state_i_2__1_n_0\,
      O => \addr[3]_i_1_n_0\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \addr[7]_i_5_n_0\,
      I1 => \addr_reg_n_0_[4]\,
      I2 => \addr_reg_n_0_[2]\,
      I3 => \addr_reg_n_0_[0]\,
      I4 => \addr_reg_n_0_[1]\,
      I5 => \addr_reg_n_0_[3]\,
      O => \addr[4]_i_1_n_0\
    );
\addr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB400"
    )
        port map (
      I0 => \addr[7]_i_6_n_0\,
      I1 => \addr_reg_n_0_[4]\,
      I2 => \addr_reg_n_0_[5]\,
      I3 => \addr[6]_i_2_n_0\,
      I4 => \state_i_2__1_n_0\,
      O => \addr[5]_i_1_n_0\
    );
\addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF400000"
    )
        port map (
      I0 => \addr[7]_i_6_n_0\,
      I1 => \addr_reg_n_0_[4]\,
      I2 => \addr_reg_n_0_[5]\,
      I3 => \addr_reg_n_0_[6]\,
      I4 => \addr[6]_i_2_n_0\,
      I5 => \state_i_2__1_n_0\,
      O => \addr[6]_i_1_n_0\
    );
\addr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr[7]_i_8_n_0\,
      I1 => \addr[7]_i_13_n_0\,
      I2 => \addr[7]_i_12_n_0\,
      I3 => \^state_reg_0\,
      O => \addr[6]_i_2_n_0\
    );
\addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEFFAEAEAEAEAE"
    )
        port map (
      I0 => \addr[7]_i_3_n_0\,
      I1 => \addr[7]_i_4_n_0\,
      I2 => \index[11]_i_4_n_0\,
      I3 => roi_bram_0_inst0_i_3_n_0,
      I4 => \^state_reg_0\,
      I5 => m_axis_dout_tvalid,
      O => \addr[7]_i_1_n_0\
    );
\addr[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \addr_reg_n_0_[7]\,
      I1 => \addr_reg_n_0_[5]\,
      I2 => \addr_reg_n_0_[4]\,
      O => \addr[7]_i_10_n_0\
    );
\addr[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addr_reg_n_0_[3]\,
      I1 => \addr_reg_n_0_[1]\,
      I2 => \addr_reg_n_0_[0]\,
      I3 => \addr_reg_n_0_[2]\,
      I4 => \addr_reg_n_0_[6]\,
      O => \addr[7]_i_11_n_0\
    );
\addr[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => index(10),
      I1 => index(9),
      I2 => index(8),
      I3 => index(7),
      O => \addr[7]_i_12_n_0\
    );
\addr[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFFFFFFFFF6"
    )
        port map (
      I0 => index(8),
      I1 => index(9),
      I2 => index(7),
      I3 => index(1),
      I4 => index(2),
      I5 => index(4),
      O => \addr[7]_i_13_n_0\
    );
\addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \addr[7]_i_5_n_0\,
      I1 => \addr_reg_n_0_[7]\,
      I2 => \addr_reg_n_0_[5]\,
      I3 => \addr_reg_n_0_[4]\,
      I4 => \addr_reg_n_0_[6]\,
      I5 => \addr[7]_i_6_n_0\,
      O => \addr[7]_i_2_n_0\
    );
\addr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAA0C00"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \addr[7]_i_7_n_0\,
      I2 => index(4),
      I3 => m_axis_dout_tvalid,
      I4 => \^state_reg_0\,
      I5 => \addr[7]_i_8_n_0\,
      O => \addr[7]_i_3_n_0\
    );
\addr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000020"
    )
        port map (
      I0 => m_axis_dout_tvalid,
      I1 => \^state_reg_0\,
      I2 => index(4),
      I3 => index(11),
      I4 => index(10),
      I5 => \addr[7]_i_9_n_0\,
      O => \addr[7]_i_4_n_0\
    );
\addr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFE0"
    )
        port map (
      I0 => \addr[7]_i_10_n_0\,
      I1 => \addr[7]_i_11_n_0\,
      I2 => \^state_reg_0\,
      I3 => \addr[7]_i_12_n_0\,
      I4 => \addr[7]_i_13_n_0\,
      I5 => \addr[7]_i_8_n_0\,
      O => \addr[7]_i_5_n_0\
    );
\addr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \addr_reg_n_0_[2]\,
      I1 => \addr_reg_n_0_[0]\,
      I2 => \addr_reg_n_0_[1]\,
      I3 => \addr_reg_n_0_[3]\,
      O => \addr[7]_i_6_n_0\
    );
\addr[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => index(7),
      I1 => index(8),
      I2 => index(1),
      I3 => index(2),
      I4 => index(10),
      I5 => index(9),
      O => \addr[7]_i_7_n_0\
    );
\addr[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FFF"
    )
        port map (
      I0 => index(5),
      I1 => index(6),
      I2 => index(0),
      I3 => index(3),
      I4 => index(11),
      I5 => index(10),
      O => \addr[7]_i_8_n_0\
    );
\addr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => index(8),
      I1 => index(7),
      I2 => index(10),
      I3 => index(9),
      O => \addr[7]_i_9_n_0\
    );
\addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => \addr[0]_i_1_n_0\,
      Q => \addr_reg_n_0_[0]\
    );
\addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => \addr[1]_i_1_n_0\,
      Q => \addr_reg_n_0_[1]\
    );
\addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => \addr[2]_i_1_n_0\,
      Q => \addr_reg_n_0_[2]\
    );
\addr_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      D => \addr[3]_i_1_n_0\,
      PRE => \addr_reg[0]_0\,
      Q => \addr_reg_n_0_[3]\
    );
\addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => \addr[4]_i_1_n_0\,
      Q => \addr_reg_n_0_[4]\
    );
\addr_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      D => \addr[5]_i_1_n_0\,
      PRE => \addr_reg[0]_0\,
      Q => \addr_reg_n_0_[5]\
    );
\addr_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      D => \addr[6]_i_1_n_0\,
      PRE => \addr_reg[0]_0\,
      Q => \addr_reg_n_0_[6]\
    );
\addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \addr[7]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => \addr[7]_i_2_n_0\,
      Q => \addr_reg_n_0_[7]\
    );
cordic_2_inst0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg_0\,
      O => m_axis_dout_tready
    );
\index[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(0),
      I1 => \^state_reg_0\,
      O => \index[0]_i_1__1_n_0\
    );
\index[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(10),
      O => p_1_in(10)
    );
\index[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \state_i_2__1_n_0\,
      I2 => \^state_reg_0\,
      I3 => m_axis_dout_tvalid,
      O => \index[11]_i_1_n_0\
    );
\index[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(11),
      O => p_1_in(11)
    );
\index[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => index(9),
      I1 => index(10),
      I2 => index(7),
      I3 => index(8),
      I4 => index(11),
      O => \index[11]_i_3_n_0\
    );
\index[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => index(5),
      I3 => index(6),
      I4 => index(0),
      I5 => index(3),
      O => \index[11]_i_4_n_0\
    );
\index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(1),
      O => p_1_in(1)
    );
\index[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(2),
      O => p_1_in(2)
    );
\index[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(3),
      O => p_1_in(3)
    );
\index[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(4),
      O => p_1_in(4)
    );
\index[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(5),
      O => p_1_in(5)
    );
\index[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(6),
      O => p_1_in(6)
    );
\index[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(7),
      O => p_1_in(7)
    );
\index[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(8),
      O => p_1_in(8)
    );
\index[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FB0000"
    )
        port map (
      I0 => \index[11]_i_3_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_4_n_0\,
      I3 => \^state_reg_0\,
      I4 => data0(9),
      O => p_1_in(9)
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => \index[0]_i_1__1_n_0\,
      Q => index(0)
    );
\index_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(10),
      Q => index(10)
    );
\index_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(11),
      Q => index(11)
    );
\index_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_index_reg[11]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \index_reg[11]_i_5_n_2\,
      CO(0) => \index_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_index_reg[11]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => index(11 downto 9)
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(1),
      Q => index(1)
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(2),
      Q => index(2)
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(3),
      Q => index(3)
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(4),
      Q => index(4)
    );
\index_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \index_reg[4]_i_2_n_0\,
      CO(2) => \index_reg[4]_i_2_n_1\,
      CO(1) => \index_reg[4]_i_2_n_2\,
      CO(0) => \index_reg[4]_i_2_n_3\,
      CYINIT => index(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => index(4 downto 1)
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(5),
      Q => index(5)
    );
\index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(6),
      Q => index(6)
    );
\index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(7),
      Q => index(7)
    );
\index_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(8),
      Q => index(8)
    );
\index_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[4]_i_2_n_0\,
      CO(3) => \index_reg[8]_i_2_n_0\,
      CO(2) => \index_reg[8]_i_2_n_1\,
      CO(1) => \index_reg[8]_i_2_n_2\,
      CO(0) => \index_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => index(8 downto 5)
    );
\index_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[11]_i_1_n_0\,
      CLR => \addr_reg[0]_0\,
      D => p_1_in(9),
      Q => index(9)
    );
roi_bram_0_inst0: component eko_bd_pl_cross_0_1_roi_bram_0
     port map (
      addra(7) => \addr_reg_n_0_[7]\,
      addra(6) => \addr_reg_n_0_[6]\,
      addra(5) => \addr_reg_n_0_[5]\,
      addra(4) => \addr_reg_n_0_[4]\,
      addra(3) => \addr_reg_n_0_[3]\,
      addra(2) => \addr_reg_n_0_[2]\,
      addra(1) => \addr_reg_n_0_[1]\,
      addra(0) => \addr_reg_n_0_[0]\,
      addrb(7) => \addr_reg_n_0_[7]\,
      addrb(6) => \addr_reg_n_0_[6]\,
      addrb(5) => \addr_reg_n_0_[5]\,
      addrb(4) => \addr_reg_n_0_[4]\,
      addrb(3) => \addr_reg_n_0_[3]\,
      addrb(2) => \addr_reg_n_0_[2]\,
      addrb(1) => \addr_reg_n_0_[1]\,
      addrb(0) => \addr_reg_n_0_[0]\,
      clka => aclk,
      clkb => aclk,
      dina(15 downto 0) => m_axis_dout_tdata(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => we,
      enb => re,
      wea(0) => we
    );
roi_bram_0_inst0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => roi_bram_0_inst0_i_3_n_0,
      I1 => \^state_reg_0\,
      I2 => m_axis_dout_tvalid,
      O => we
    );
roi_bram_0_inst0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \^state_reg_0\,
      O => re
    );
roi_bram_0_inst0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73F373F273F2F3F2"
    )
        port map (
      I0 => index(6),
      I1 => \index[11]_i_3_n_0\,
      I2 => roi_bram_0_inst0_i_4_n_0,
      I3 => index(5),
      I4 => index(3),
      I5 => index(4),
      O => roi_bram_0_inst0_i_3_n_0
    );
roi_bram_0_inst0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => index(7),
      I1 => index(8),
      I2 => index(9),
      I3 => index(11),
      I4 => index(10),
      O => roi_bram_0_inst0_i_4_n_0
    );
state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77778F00"
    )
        port map (
      I0 => s_axis_tready(0),
      I1 => \state_i_2__1_n_0\,
      I2 => \state_i_3__1_n_0\,
      I3 => m_axis_dout_tvalid,
      I4 => \^state_reg_0\,
      O => state_i_1_n_0
    );
\state_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^state_reg_0\,
      I1 => \addr[7]_i_6_n_0\,
      I2 => \addr_reg_n_0_[6]\,
      I3 => \addr_reg_n_0_[7]\,
      I4 => \addr_reg_n_0_[5]\,
      I5 => \addr_reg_n_0_[4]\,
      O => \state_i_2__1_n_0\
    );
\state_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \index[11]_i_4_n_0\,
      I1 => index(4),
      I2 => \index[11]_i_3_n_0\,
      O => \state_i_3__1_n_0\
    );
state_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \addr_reg[0]_0\,
      D => state_i_1_n_0,
      Q => \^state_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_vad_upstream_hub_cross is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    threshold_base : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_data_tready : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    vad_result : out STD_LOGIC
  );
  attribute LOAD : integer;
  attribute LOAD of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is "vad_upstream_hub_cross";
  attribute UNLOAD : integer;
  attribute UNLOAD of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is 1;
  attribute VAD_FRAME_SHIFT : integer;
  attribute VAD_FRAME_SHIFT of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is 256;
  attribute VAD_FRAME_SIZE : integer;
  attribute VAD_FRAME_SIZE of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is 512;
  attribute VAD_START_INDEX : integer;
  attribute VAD_START_INDEX of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is 5;
  attribute VAD_TRIG_INDEX : integer;
  attribute VAD_TRIG_INDEX of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is 6;
  attribute VAD_WINDOW_CNT : integer;
  attribute VAD_WINDOW_CNT of eko_bd_pl_cross_0_1_vad_upstream_hub_cross : entity is 5;
end eko_bd_pl_cross_0_1_vad_upstream_hub_cross;

architecture STRUCTURE of eko_bd_pl_cross_0_1_vad_upstream_hub_cross is
  component eko_bd_pl_cross_0_1_upstream_bram_1 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 63 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_upstream_bram_1;
  signal data1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal energy_n_100 : STD_LOGIC;
  signal energy_n_101 : STD_LOGIC;
  signal energy_n_102 : STD_LOGIC;
  signal energy_n_103 : STD_LOGIC;
  signal energy_n_104 : STD_LOGIC;
  signal energy_n_105 : STD_LOGIC;
  signal energy_n_75 : STD_LOGIC;
  signal energy_n_76 : STD_LOGIC;
  signal energy_n_77 : STD_LOGIC;
  signal energy_n_78 : STD_LOGIC;
  signal energy_n_79 : STD_LOGIC;
  signal energy_n_80 : STD_LOGIC;
  signal energy_n_81 : STD_LOGIC;
  signal energy_n_82 : STD_LOGIC;
  signal energy_n_83 : STD_LOGIC;
  signal energy_n_84 : STD_LOGIC;
  signal energy_n_85 : STD_LOGIC;
  signal energy_n_86 : STD_LOGIC;
  signal energy_n_87 : STD_LOGIC;
  signal energy_n_88 : STD_LOGIC;
  signal energy_n_89 : STD_LOGIC;
  signal energy_n_90 : STD_LOGIC;
  signal energy_n_91 : STD_LOGIC;
  signal energy_n_92 : STD_LOGIC;
  signal energy_n_93 : STD_LOGIC;
  signal energy_n_94 : STD_LOGIC;
  signal energy_n_95 : STD_LOGIC;
  signal energy_n_96 : STD_LOGIC;
  signal energy_n_97 : STD_LOGIC;
  signal energy_n_98 : STD_LOGIC;
  signal energy_n_99 : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][11]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][15]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][15]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][19]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][19]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][19]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][19]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][23]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][23]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][27]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][27]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][27]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][27]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][31]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][31]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][11]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][15]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][19]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][23]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][27]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][31]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][31]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][31]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][31]_i_2_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][31]_i_2_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][31]_i_2_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][31]_i_2_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][3]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg[0][7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \gen_vad[0].avg_energy_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_10_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_11_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_12_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_13_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_15_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_16_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_17_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_18_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_19_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_20_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_21_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_22_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_24_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_25_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_26_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_27_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_28_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_29_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_30_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_31_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_32_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_33_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_34_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_35_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_36_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_37_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_38_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_39_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_40_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_7_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_8_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results[0]_i_9_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg10\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \gen_vad[0].vad_results_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][11]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][15]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][15]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][19]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][19]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][19]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][19]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][23]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][23]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][23]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][27]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][27]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][27]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][27]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][31]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][31]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][31]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][31]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy[1][7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][11]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][15]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][19]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][23]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][27]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][31]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][31]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][31]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][31]_i_2_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][31]_i_2_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][31]_i_2_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][31]_i_2_n_7\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][3]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][3]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][3]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg[1][7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \gen_vad[1].avg_energy_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_10_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_11_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_12_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_14_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_15_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_16_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_17_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_18_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_19_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_20_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_21_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_23_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_24_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_25_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_26_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_27_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_28_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_29_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_30_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_31_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_32_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_33_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_34_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_35_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_36_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_37_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_38_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_7_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_8_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results[1]_i_9_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg10\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_13_n_1\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_13_n_2\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_22_n_1\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_22_n_2\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \gen_vad[1].vad_results_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][11]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][15]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][15]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][15]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][19]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][19]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][19]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][19]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][23]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][23]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][23]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][23]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][27]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][27]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][27]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][27]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][31]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][31]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][31]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][31]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy[2][7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][11]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][15]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][19]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][23]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][27]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][31]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][31]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][31]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][31]_i_2_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][31]_i_2_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][31]_i_2_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][31]_i_2_n_7\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][3]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][3]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][3]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg[2][7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \gen_vad[2].avg_energy_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_10_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_11_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_13_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_14_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_15_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_16_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_17_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_18_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_19_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_20_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_22_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_23_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_24_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_25_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_26_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_27_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_28_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_29_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_30_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_31_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_32_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_33_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_34_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_35_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_36_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_37_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_7_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_8_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results[2]_i_9_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg10\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_12_n_1\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_12_n_2\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_12_n_3\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_21_n_1\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_21_n_2\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_21_n_3\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \gen_vad[2].vad_results_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][11]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][15]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][15]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][15]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][19]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][19]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][19]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][19]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][23]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][23]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][23]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][27]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][27]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][27]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][27]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][31]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][31]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][31]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][31]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy[3][7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][11]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][15]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][19]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][23]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][27]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][31]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][31]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][31]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][31]_i_2_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][31]_i_2_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][31]_i_2_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][31]_i_2_n_7\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][3]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][3]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][3]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_4\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_5\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_6\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg[3][7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \gen_vad[3].avg_energy_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_10_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_11_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_13_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_14_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_15_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_16_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_17_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_18_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_19_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_20_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_22_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_23_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_24_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_25_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_26_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_27_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_28_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_29_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_30_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_31_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_32_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_33_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_34_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_35_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_36_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_37_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_7_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_8_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results[3]_i_9_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg10\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_21_n_1\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_21_n_2\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \gen_vad[3].vad_results_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][11]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][15]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][15]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][15]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][19]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][19]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][19]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][19]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][23]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][23]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][23]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][23]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][27]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][27]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][27]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][27]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][31]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][31]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][31]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][31]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][7]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy[4][7]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][11]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][15]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][15]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][15]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][19]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][19]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][19]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][23]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][23]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][23]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][27]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][27]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][27]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][27]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][31]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][31]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][31]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg[4][7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][28]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][29]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][30]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \gen_vad[4].avg_energy_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_10_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_11_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_13_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_14_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_15_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_16_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_17_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_18_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_19_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_20_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_22_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_23_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_24_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_25_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_26_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_27_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_28_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_29_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_30_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_31_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_32_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_33_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_34_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_35_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_36_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_37_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_6_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_7_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_8_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results[4]_i_9_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg10\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_12_n_1\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_12_n_2\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_12_n_3\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_21_n_1\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_21_n_2\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_21_n_3\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \gen_vad[4].vad_results_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \index[0]_i_1_n_0\ : STD_LOGIC;
  signal \index[0]_i_3_n_0\ : STD_LOGIC;
  signal index_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \index_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal re_d0 : STD_LOGIC;
  signal read_flag_i_1_n_0 : STD_LOGIC;
  signal read_flag_reg_n_0 : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal state_i_2_n_0 : STD_LOGIC;
  signal state_i_3_n_0 : STD_LOGIC;
  signal state_i_4_n_0 : STD_LOGIC;
  signal state_i_5_n_0 : STD_LOGIC;
  signal state_reg_n_0 : STD_LOGIC;
  signal threshold1 : STD_LOGIC;
  signal threshold2 : STD_LOGIC;
  signal threshold20_in : STD_LOGIC;
  signal threshold3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal threshold35_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \threshold[0]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[10]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[11]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_10_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_11_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_13_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_14_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_15_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_16_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_17_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_18_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_19_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_20_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_21_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_22_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_23_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_24_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_4_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_5_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_6_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_7_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_8_n_0\ : STD_LOGIC;
  signal \threshold[11]_P_i_9_n_0\ : STD_LOGIC;
  signal \threshold[12]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[13]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[14]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[15]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_10_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_11_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_13_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_14_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_15_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_16_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_17_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_18_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_19_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_20_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_21_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_22_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_23_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_24_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_4_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_5_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_6_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_7_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_8_n_0\ : STD_LOGIC;
  signal \threshold[15]_P_i_9_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_10_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_11_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_13_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_14_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_15_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_16_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_17_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_18_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_19_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_20_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_4_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_5_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_6_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_7_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_8_n_0\ : STD_LOGIC;
  signal \threshold[19]_i_9_n_0\ : STD_LOGIC;
  signal \threshold[1]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_10_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_11_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_13_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_14_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_15_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_16_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_17_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_18_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_19_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_20_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_4_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_5_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_6_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_7_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_8_n_0\ : STD_LOGIC;
  signal \threshold[23]_i_9_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_10_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_11_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_13_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_14_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_15_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_16_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_17_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_18_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_19_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_20_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_4_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_5_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_6_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_7_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_8_n_0\ : STD_LOGIC;
  signal \threshold[27]_i_9_n_0\ : STD_LOGIC;
  signal \threshold[2]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_100_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_101_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_102_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_103_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_104_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_105_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_106_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_107_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_108_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_109_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_10_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_110_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_111_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_112_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_113_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_114_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_115_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_116_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_117_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_118_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_119_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_11_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_120_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_121_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_122_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_123_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_124_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_12_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_13_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_14_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_15_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_16_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_18_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_19_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_1_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_20_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_22_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_23_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_24_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_25_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_26_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_27_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_28_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_29_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_31_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_32_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_33_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_34_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_35_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_36_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_37_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_38_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_39_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_40_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_42_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_43_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_44_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_45_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_46_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_47_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_48_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_49_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_50_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_51_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_52_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_53_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_55_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_56_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_57_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_58_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_59_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_60_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_61_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_62_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_64_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_65_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_66_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_67_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_68_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_69_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_70_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_71_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_73_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_74_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_75_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_76_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_77_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_78_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_79_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_80_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_82_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_83_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_84_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_85_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_86_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_87_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_88_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_89_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_91_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_92_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_93_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_94_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_95_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_96_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_97_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_98_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_99_n_0\ : STD_LOGIC;
  signal \threshold[31]_i_9_n_0\ : STD_LOGIC;
  signal \threshold[3]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_10_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_12_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_13_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_14_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_15_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_16_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_17_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_18_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_19_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_20_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_21_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_22_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_4_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_5_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_6_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_7_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_8_n_0\ : STD_LOGIC;
  signal \threshold[3]_P_i_9_n_0\ : STD_LOGIC;
  signal \threshold[4]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[5]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[6]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[7]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_10_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_11_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_13_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_14_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_15_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_16_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_17_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_18_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_19_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_20_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_21_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_22_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_23_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_24_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_4_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_5_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_6_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_7_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_8_n_0\ : STD_LOGIC;
  signal \threshold[7]_P_i_9_n_0\ : STD_LOGIC;
  signal \threshold[8]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold[9]_C_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[0]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[0]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[0]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[0]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[0]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[10]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[10]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[10]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[10]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[10]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_12_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_12_n_1\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_12_n_2\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_12_n_3\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_2_n_1\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_2_n_2\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_2_n_3\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_3_n_0\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[11]_P_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[11]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[12]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[12]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[12]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[12]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[12]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[13]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[13]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[13]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[13]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[13]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[14]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[14]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[14]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[14]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[14]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_12_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_12_n_1\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_12_n_2\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_12_n_3\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_2_n_1\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_2_n_2\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_2_n_3\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_3_n_0\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[15]_P_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[15]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \threshold_reg[19]_i_12_n_1\ : STD_LOGIC;
  signal \threshold_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \threshold_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \threshold_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \threshold_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \threshold_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \threshold_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \threshold_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[1]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[1]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[1]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[1]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \threshold_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \threshold_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \threshold_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \threshold_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \threshold_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \threshold_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \threshold_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \threshold_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \threshold_reg[27]_i_12_n_1\ : STD_LOGIC;
  signal \threshold_reg[27]_i_12_n_2\ : STD_LOGIC;
  signal \threshold_reg[27]_i_12_n_3\ : STD_LOGIC;
  signal \threshold_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \threshold_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \threshold_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \threshold_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \threshold_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[2]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[2]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[2]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[2]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[2]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_17_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_30_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_30_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_30_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_41_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_41_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_41_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_54_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_54_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_54_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_54_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_63_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_63_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_63_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_63_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_72_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_72_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_72_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_72_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_81_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_81_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_81_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_81_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \threshold_reg[31]_i_90_n_0\ : STD_LOGIC;
  signal \threshold_reg[31]_i_90_n_1\ : STD_LOGIC;
  signal \threshold_reg[31]_i_90_n_2\ : STD_LOGIC;
  signal \threshold_reg[31]_i_90_n_3\ : STD_LOGIC;
  signal \threshold_reg[3]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[3]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[3]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[3]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_11_n_0\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_11_n_1\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_11_n_2\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_11_n_3\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_2_n_1\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_2_n_2\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_2_n_3\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_3_n_0\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[3]_P_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[3]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[4]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[4]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[4]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[4]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[4]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[5]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[5]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[5]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[5]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[5]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[6]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[6]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[6]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[6]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[6]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_12_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_12_n_1\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_12_n_2\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_12_n_3\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_2_n_1\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_2_n_2\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_2_n_3\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_3_n_0\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_3_n_1\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_3_n_2\ : STD_LOGIC;
  signal \threshold_reg[7]_P_i_3_n_3\ : STD_LOGIC;
  signal \threshold_reg[7]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[8]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[8]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[8]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[8]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[8]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg[9]_C_n_0\ : STD_LOGIC;
  signal \threshold_reg[9]_LDC_i_1_n_0\ : STD_LOGIC;
  signal \threshold_reg[9]_LDC_i_2_n_0\ : STD_LOGIC;
  signal \threshold_reg[9]_LDC_n_0\ : STD_LOGIC;
  signal \threshold_reg[9]_P_n_0\ : STD_LOGIC;
  signal \threshold_reg_n_0_[16]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[17]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[18]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[19]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[20]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[21]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[22]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[23]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[24]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[25]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[26]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[27]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[28]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[29]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[30]\ : STD_LOGIC;
  signal \threshold_reg_n_0_[31]\ : STD_LOGIC;
  signal tmp_threshold : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_threshold[11]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_threshold[11]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_threshold[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_threshold[19]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_threshold[23]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_threshold[27]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[27]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold[27]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[27]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[31]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_threshold[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_threshold[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_23_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_23_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_23_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_39_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_39_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_39_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_threshold_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_threshold_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_threshold_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[10]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[11]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[12]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[13]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[14]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[15]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[16]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[17]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[18]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[19]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[20]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[21]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[22]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[23]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[24]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[25]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[26]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[27]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[28]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[29]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[30]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[31]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmp_threshold_reg_n_0_[9]\ : STD_LOGIC;
  signal upstream_bram_1_inst0_i_1_n_0 : STD_LOGIC;
  signal vad_results1 : STD_LOGIC;
  signal vad_results122_out : STD_LOGIC;
  signal vad_results130_out : STD_LOGIC;
  signal NLW_energy_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_energy_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_energy_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_energy_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_energy_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_energy_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_energy_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_energy_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_energy_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_energy_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_energy_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_gen_vad[0].avg_energy_reg[0][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_vad[0].vad_results_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[0].vad_results_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[0].vad_results_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[0].vad_results_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[1].avg_energy_reg[1][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_vad[1].avg_energy_reg[1][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_vad[1].vad_results_reg[1]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[1].vad_results_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[1].vad_results_reg[1]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[1].vad_results_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[2].avg_energy_reg[2][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_vad[2].avg_energy_reg[2][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_vad[2].vad_results_reg[2]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[2].vad_results_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[2].vad_results_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[2].vad_results_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[3].avg_energy_reg[3][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_vad[3].avg_energy_reg[3][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_vad[3].vad_results_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[3].vad_results_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[3].vad_results_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[3].vad_results_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[4].avg_energy_reg[4][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_vad[4].avg_energy_reg[4][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_vad[4].vad_results_reg[4]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[4].vad_results_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[4].vad_results_reg[4]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_vad[4].vad_results_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_index_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_threshold_reg[31]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_threshold_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_threshold_reg[31]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_threshold_reg[31]_i_72_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_threshold_reg[31]_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_threshold_reg[31]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_threshold_reg[31]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_threshold_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_threshold_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp_threshold_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_threshold_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of energy : label is "{SYNTH-13 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \gen_vad[0].vad_results_reg[0]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[0].vad_results_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[0].vad_results_reg[0]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[0].vad_results_reg[0]_i_4\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_vad[1].vad_results[1]_i_3\ : label is "soft_lutpair2";
  attribute COMPARATOR_THRESHOLD of \gen_vad[1].vad_results_reg[1]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[1].vad_results_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[1].vad_results_reg[1]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[1].vad_results_reg[1]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[2].vad_results_reg[2]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[2].vad_results_reg[2]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[2].vad_results_reg[2]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[2].vad_results_reg[2]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[3].vad_results_reg[3]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[3].vad_results_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[3].vad_results_reg[3]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[3].vad_results_reg[3]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[4].vad_results_reg[4]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[4].vad_results_reg[4]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[4].vad_results_reg[4]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \gen_vad[4].vad_results_reg[4]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \index_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \index_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \index_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of read_flag_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair1";
  attribute HLUTNM : string;
  attribute HLUTNM of \threshold[15]_P_i_4\ : label is "lutpair1";
  attribute HLUTNM of \threshold[15]_P_i_8\ : label is "lutpair2";
  attribute HLUTNM of \threshold[15]_P_i_9\ : label is "lutpair1";
  attribute HLUTNM of \threshold[19]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \threshold[19]_i_7\ : label is "lutpair2";
  attribute HLUTNM of \threshold[19]_i_8\ : label is "lutpair4";
  attribute HLUTNM of \threshold[19]_i_9\ : label is "lutpair3";
  attribute HLUTNM of \threshold[23]_i_4\ : label is "lutpair5";
  attribute HLUTNM of \threshold[23]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \threshold[23]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \threshold[23]_i_9\ : label is "lutpair5";
  attribute HLUTNM of \threshold[27]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \threshold[27]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \threshold[27]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \threshold[27]_i_9\ : label is "lutpair7";
  attribute HLUTNM of \threshold[31]_i_18\ : label is "lutpair8";
  attribute HLUTNM of \threshold[3]_P_i_10\ : label is "lutpair0";
  attribute HLUTNM of \threshold[3]_P_i_6\ : label is "lutpair0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \threshold_reg[0]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[0]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[10]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[10]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[11]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[11]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \threshold_reg[11]_P_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[11]_P_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[11]_P_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \threshold_reg[12]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[12]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[13]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[13]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[14]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[14]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[15]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[15]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \threshold_reg[15]_P_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[15]_P_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[15]_P_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[19]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[19]_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \threshold_reg[1]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[1]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \threshold_reg[23]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[27]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[27]_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \threshold_reg[2]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[2]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \threshold_reg[31]_i_17\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_30\ : label is 11;
  attribute ADDER_THRESHOLD of \threshold_reg[31]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_54\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_63\ : label is 11;
  attribute ADDER_THRESHOLD of \threshold_reg[31]_i_7\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_72\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_81\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \threshold_reg[31]_i_90\ : label is 11;
  attribute XILINX_LEGACY_PRIM of \threshold_reg[3]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[3]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \threshold_reg[3]_P_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[3]_P_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[3]_P_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \threshold_reg[4]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[4]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[5]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[5]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[6]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[6]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[7]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[7]_LDC\ : label is "VCC:GE";
  attribute ADDER_THRESHOLD of \threshold_reg[7]_P_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[7]_P_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \threshold_reg[7]_P_i_3\ : label is 35;
  attribute XILINX_LEGACY_PRIM of \threshold_reg[8]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[8]_LDC\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \threshold_reg[9]_LDC\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \threshold_reg[9]_LDC\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \tmp_threshold[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_threshold[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_threshold[11]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_threshold[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_threshold[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_threshold[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_threshold[15]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_threshold[16]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_threshold[17]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_threshold[18]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_threshold[19]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_threshold[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_threshold[20]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_threshold[21]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_threshold[22]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_threshold[23]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_threshold[24]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_threshold[25]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_threshold[26]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_threshold[27]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_threshold[28]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_threshold[29]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_threshold[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_threshold[30]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_threshold[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_threshold[31]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_threshold[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_threshold[3]_i_9\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_threshold[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_threshold[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_threshold[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_threshold[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_threshold[8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tmp_threshold[9]_i_1\ : label is "soft_lutpair13";
  attribute COMPARATOR_THRESHOLD of \tmp_threshold_reg[31]_i_23\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_threshold_reg[31]_i_39\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_threshold_reg[31]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_threshold_reg[31]_i_9\ : label is 11;
  attribute x_core_info : string;
  attribute x_core_info of upstream_bram_1_inst0 : label is "blk_mem_gen_v8_4_7,Vivado 2023.2";
  attribute SOFT_HLUTNM of upstream_bram_1_inst0_i_1 : label is "soft_lutpair2";
begin
energy: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => s_axis_data_tdata(15),
      A(28) => s_axis_data_tdata(15),
      A(27) => s_axis_data_tdata(15),
      A(26) => s_axis_data_tdata(15),
      A(25) => s_axis_data_tdata(15),
      A(24) => s_axis_data_tdata(15),
      A(23) => s_axis_data_tdata(15),
      A(22) => s_axis_data_tdata(15),
      A(21) => s_axis_data_tdata(15),
      A(20) => s_axis_data_tdata(15),
      A(19) => s_axis_data_tdata(15),
      A(18) => s_axis_data_tdata(15),
      A(17) => s_axis_data_tdata(15),
      A(16) => s_axis_data_tdata(15),
      A(15 downto 0) => s_axis_data_tdata(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_energy_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => s_axis_data_tdata(15),
      B(16) => s_axis_data_tdata(15),
      B(15 downto 0) => s_axis_data_tdata(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_energy_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_energy_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_energy_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_energy_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_energy_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_energy_P_UNCONNECTED(47 downto 32),
      P(31) => p_0_in0,
      P(30) => energy_n_75,
      P(29) => energy_n_76,
      P(28) => energy_n_77,
      P(27) => energy_n_78,
      P(26) => energy_n_79,
      P(25) => energy_n_80,
      P(24) => energy_n_81,
      P(23) => energy_n_82,
      P(22) => energy_n_83,
      P(21) => energy_n_84,
      P(20) => energy_n_85,
      P(19) => energy_n_86,
      P(18) => energy_n_87,
      P(17) => energy_n_88,
      P(16) => energy_n_89,
      P(15) => energy_n_90,
      P(14) => energy_n_91,
      P(13) => energy_n_92,
      P(12) => energy_n_93,
      P(11) => energy_n_94,
      P(10) => energy_n_95,
      P(9) => energy_n_96,
      P(8) => energy_n_97,
      P(7) => energy_n_98,
      P(6) => energy_n_99,
      P(5) => energy_n_100,
      P(4) => energy_n_101,
      P(3) => energy_n_102,
      P(2) => energy_n_103,
      P(1) => energy_n_104,
      P(0) => energy_n_105,
      PATTERNBDETECT => NLW_energy_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_energy_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_energy_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_energy_UNDERFLOW_UNCONNECTED
    );
\gen_vad[0].avg_energy[0][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][12]\,
      I1 => energy_n_93,
      O => \gen_vad[0].avg_energy[0][11]_i_2_n_0\
    );
\gen_vad[0].avg_energy[0][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][11]\,
      I1 => energy_n_94,
      O => \gen_vad[0].avg_energy[0][11]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][10]\,
      I1 => energy_n_95,
      O => \gen_vad[0].avg_energy[0][11]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][9]\,
      I1 => energy_n_96,
      O => \gen_vad[0].avg_energy[0][11]_i_5_n_0\
    );
\gen_vad[0].avg_energy[0][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][16]\,
      I1 => energy_n_89,
      O => \gen_vad[0].avg_energy[0][15]_i_2_n_0\
    );
\gen_vad[0].avg_energy[0][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][15]\,
      I1 => energy_n_90,
      O => \gen_vad[0].avg_energy[0][15]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][14]\,
      I1 => energy_n_91,
      O => \gen_vad[0].avg_energy[0][15]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][13]\,
      I1 => energy_n_92,
      O => \gen_vad[0].avg_energy[0][15]_i_5_n_0\
    );
\gen_vad[0].avg_energy[0][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][20]\,
      I1 => energy_n_85,
      O => \gen_vad[0].avg_energy[0][19]_i_2_n_0\
    );
\gen_vad[0].avg_energy[0][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][19]\,
      I1 => energy_n_86,
      O => \gen_vad[0].avg_energy[0][19]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][18]\,
      I1 => energy_n_87,
      O => \gen_vad[0].avg_energy[0][19]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][17]\,
      I1 => energy_n_88,
      O => \gen_vad[0].avg_energy[0][19]_i_5_n_0\
    );
\gen_vad[0].avg_energy[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][24]\,
      I1 => energy_n_81,
      O => \gen_vad[0].avg_energy[0][23]_i_2_n_0\
    );
\gen_vad[0].avg_energy[0][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][23]\,
      I1 => energy_n_82,
      O => \gen_vad[0].avg_energy[0][23]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][22]\,
      I1 => energy_n_83,
      O => \gen_vad[0].avg_energy[0][23]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][21]\,
      I1 => energy_n_84,
      O => \gen_vad[0].avg_energy[0][23]_i_5_n_0\
    );
\gen_vad[0].avg_energy[0][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][28]\,
      I1 => energy_n_77,
      O => \gen_vad[0].avg_energy[0][27]_i_2_n_0\
    );
\gen_vad[0].avg_energy[0][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][27]\,
      I1 => energy_n_78,
      O => \gen_vad[0].avg_energy[0][27]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][26]\,
      I1 => energy_n_79,
      O => \gen_vad[0].avg_energy[0][27]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][25]\,
      I1 => energy_n_80,
      O => \gen_vad[0].avg_energy[0][27]_i_5_n_0\
    );
\gen_vad[0].avg_energy[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000000"
    )
        port map (
      I0 => index_reg(11),
      I1 => index_reg(10),
      I2 => state_reg_n_0,
      I3 => s_axis_data_tvalid,
      I4 => index_reg(8),
      I5 => index_reg(9),
      O => vad_results130_out
    );
\gen_vad[0].avg_energy[0][31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      O => \gen_vad[0].avg_energy[0][31]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      I1 => p_0_in0,
      O => \gen_vad[0].avg_energy[0][31]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][30]\,
      I1 => energy_n_75,
      O => \gen_vad[0].avg_energy[0][31]_i_5_n_0\
    );
\gen_vad[0].avg_energy[0][31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][29]\,
      I1 => energy_n_76,
      O => \gen_vad[0].avg_energy[0][31]_i_6_n_0\
    );
\gen_vad[0].avg_energy[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][4]\,
      I1 => energy_n_101,
      O => \gen_vad[0].avg_energy[0][3]_i_2_n_0\
    );
\gen_vad[0].avg_energy[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][3]\,
      I1 => energy_n_102,
      O => \gen_vad[0].avg_energy[0][3]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][2]\,
      I1 => energy_n_103,
      O => \gen_vad[0].avg_energy[0][3]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][1]\,
      I1 => energy_n_104,
      O => \gen_vad[0].avg_energy[0][3]_i_5_n_0\
    );
\gen_vad[0].avg_energy[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][8]\,
      I1 => energy_n_97,
      O => \gen_vad[0].avg_energy[0][7]_i_2_n_0\
    );
\gen_vad[0].avg_energy[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][7]\,
      I1 => energy_n_98,
      O => \gen_vad[0].avg_energy[0][7]_i_3_n_0\
    );
\gen_vad[0].avg_energy[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][6]\,
      I1 => energy_n_99,
      O => \gen_vad[0].avg_energy[0][7]_i_4_n_0\
    );
\gen_vad[0].avg_energy[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][5]\,
      I1 => energy_n_100,
      O => \gen_vad[0].avg_energy[0][7]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][0]\
    );
\gen_vad[0].avg_energy_reg[0][10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][10]\
    );
\gen_vad[0].avg_energy_reg[0][11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_4\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][11]\
    );
\gen_vad[0].avg_energy_reg[0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_0\,
      CO(3) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_0\,
      CO(2) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].avg_energy_reg_n_0_[0][12]\,
      DI(2) => \gen_vad[0].avg_energy_reg_n_0_[0][11]\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][10]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][9]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_7\,
      S(3) => \gen_vad[0].avg_energy[0][11]_i_2_n_0\,
      S(2) => \gen_vad[0].avg_energy[0][11]_i_3_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][11]_i_4_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][11]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][12]\
    );
\gen_vad[0].avg_energy_reg[0][13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][13]\
    );
\gen_vad[0].avg_energy_reg[0][14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][14]\
    );
\gen_vad[0].avg_energy_reg[0][15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_4\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][15]\
    );
\gen_vad[0].avg_energy_reg[0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_0\,
      CO(3) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_0\,
      CO(2) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].avg_energy_reg_n_0_[0][16]\,
      DI(2) => \gen_vad[0].avg_energy_reg_n_0_[0][15]\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][14]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][13]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_7\,
      S(3) => \gen_vad[0].avg_energy[0][15]_i_2_n_0\,
      S(2) => \gen_vad[0].avg_energy[0][15]_i_3_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][15]_i_4_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][15]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][16]\
    );
\gen_vad[0].avg_energy_reg[0][17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][17]\
    );
\gen_vad[0].avg_energy_reg[0][18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][18]\
    );
\gen_vad[0].avg_energy_reg[0][19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_4\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][19]\
    );
\gen_vad[0].avg_energy_reg[0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].avg_energy_reg[0][15]_i_1_n_0\,
      CO(3) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_0\,
      CO(2) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].avg_energy_reg_n_0_[0][20]\,
      DI(2) => \gen_vad[0].avg_energy_reg_n_0_[0][19]\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][18]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][17]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_7\,
      S(3) => \gen_vad[0].avg_energy[0][19]_i_2_n_0\,
      S(2) => \gen_vad[0].avg_energy[0][19]_i_3_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][19]_i_4_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][19]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][1]\
    );
\gen_vad[0].avg_energy_reg[0][20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][20]\
    );
\gen_vad[0].avg_energy_reg[0][21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][21]\
    );
\gen_vad[0].avg_energy_reg[0][22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][22]\
    );
\gen_vad[0].avg_energy_reg[0][23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_4\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][23]\
    );
\gen_vad[0].avg_energy_reg[0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].avg_energy_reg[0][19]_i_1_n_0\,
      CO(3) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_0\,
      CO(2) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].avg_energy_reg_n_0_[0][24]\,
      DI(2) => \gen_vad[0].avg_energy_reg_n_0_[0][23]\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][22]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][21]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_7\,
      S(3) => \gen_vad[0].avg_energy[0][23]_i_2_n_0\,
      S(2) => \gen_vad[0].avg_energy[0][23]_i_3_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][23]_i_4_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][23]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][24]\
    );
\gen_vad[0].avg_energy_reg[0][25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][25]\
    );
\gen_vad[0].avg_energy_reg[0][26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][26]\
    );
\gen_vad[0].avg_energy_reg[0][27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_4\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][27]\
    );
\gen_vad[0].avg_energy_reg[0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].avg_energy_reg[0][23]_i_1_n_0\,
      CO(3) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_0\,
      CO(2) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].avg_energy_reg_n_0_[0][28]\,
      DI(2) => \gen_vad[0].avg_energy_reg_n_0_[0][27]\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][26]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][25]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_7\,
      S(3) => \gen_vad[0].avg_energy[0][27]_i_2_n_0\,
      S(2) => \gen_vad[0].avg_energy[0][27]_i_3_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][27]_i_4_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][27]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][28]\
    );
\gen_vad[0].avg_energy_reg[0][29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][29]\
    );
\gen_vad[0].avg_energy_reg[0][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][2]\
    );
\gen_vad[0].avg_energy_reg[0][30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][30]\
    );
\gen_vad[0].avg_energy_reg[0][31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_4\,
      Q => \gen_vad[0].vad_results_reg10\
    );
\gen_vad[0].avg_energy_reg[0][31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].avg_energy_reg[0][27]_i_1_n_0\,
      CO(3) => \NLW_gen_vad[0].avg_energy_reg[0][31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_vad[0].avg_energy[0][31]_i_3_n_0\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][30]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][29]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][31]_i_2_n_7\,
      S(3) => '1',
      S(2) => \gen_vad[0].avg_energy[0][31]_i_4_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][31]_i_5_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][31]_i_6_n_0\
    );
\gen_vad[0].avg_energy_reg[0][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_4\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][3]\
    );
\gen_vad[0].avg_energy_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_0\,
      CO(2) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].avg_energy_reg_n_0_[0][4]\,
      DI(2) => \gen_vad[0].avg_energy_reg_n_0_[0][3]\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][2]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][1]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_7\,
      S(3) => \gen_vad[0].avg_energy[0][3]_i_2_n_0\,
      S(2) => \gen_vad[0].avg_energy[0][3]_i_3_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][3]_i_4_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][3]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][4]\
    );
\gen_vad[0].avg_energy_reg[0][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][5]\
    );
\gen_vad[0].avg_energy_reg[0][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_5\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][6]\
    );
\gen_vad[0].avg_energy_reg[0][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_4\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][7]\
    );
\gen_vad[0].avg_energy_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].avg_energy_reg[0][3]_i_1_n_0\,
      CO(3) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_0\,
      CO(2) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_1\,
      CO(1) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_2\,
      CO(0) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].avg_energy_reg_n_0_[0][8]\,
      DI(2) => \gen_vad[0].avg_energy_reg_n_0_[0][7]\,
      DI(1) => \gen_vad[0].avg_energy_reg_n_0_[0][6]\,
      DI(0) => \gen_vad[0].avg_energy_reg_n_0_[0][5]\,
      O(3) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_4\,
      O(2) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_5\,
      O(1) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_6\,
      O(0) => \gen_vad[0].avg_energy_reg[0][7]_i_1_n_7\,
      S(3) => \gen_vad[0].avg_energy[0][7]_i_2_n_0\,
      S(2) => \gen_vad[0].avg_energy[0][7]_i_3_n_0\,
      S(1) => \gen_vad[0].avg_energy[0][7]_i_4_n_0\,
      S(0) => \gen_vad[0].avg_energy[0][7]_i_5_n_0\
    );
\gen_vad[0].avg_energy_reg[0][8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_7\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][8]\
    );
\gen_vad[0].avg_energy_reg[0][9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results130_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[0].avg_energy_reg[0][11]_i_1_n_6\,
      Q => \gen_vad[0].avg_energy_reg_n_0_[0][9]\
    );
\gen_vad[0].vad_results[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg[0]_i_2_n_0\,
      I1 => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      I2 => \gen_vad[0].vad_results[0]_i_3_n_0\,
      I3 => index_reg(8),
      I4 => \gen_vad[0].vad_results_reg\,
      O => \gen_vad[0].vad_results[0]_i_1_n_0\
    );
\gen_vad[0].vad_results[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[28]\,
      I2 => \threshold_reg_n_0_[29]\,
      O => \gen_vad[0].vad_results[0]_i_10_n_0\
    );
\gen_vad[0].vad_results[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[26]\,
      I2 => \threshold_reg_n_0_[27]\,
      O => \gen_vad[0].vad_results[0]_i_11_n_0\
    );
\gen_vad[0].vad_results[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[25]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[0].vad_results[0]_i_12_n_0\
    );
\gen_vad[0].vad_results[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(1),
      I1 => index_reg(0),
      I2 => index_reg(2),
      I3 => index_reg(3),
      O => \gen_vad[0].vad_results[0]_i_13_n_0\
    );
\gen_vad[0].vad_results[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[23]\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][29]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[0].vad_results[0]_i_15_n_0\
    );
\gen_vad[0].vad_results[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[21]\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][27]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[0].vad_results[0]_i_16_n_0\
    );
\gen_vad[0].vad_results[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[19]\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][25]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[0].vad_results[0]_i_17_n_0\
    );
\gen_vad[0].vad_results[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[17]\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][23]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[0].vad_results[0]_i_18_n_0\
    );
\gen_vad[0].vad_results[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][29]\,
      I1 => \threshold_reg_n_0_[23]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[0].vad_results[0]_i_19_n_0\
    );
\gen_vad[0].vad_results[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][27]\,
      I1 => \threshold_reg_n_0_[21]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[0].vad_results[0]_i_20_n_0\
    );
\gen_vad[0].vad_results[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][25]\,
      I1 => \threshold_reg_n_0_[19]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[0].vad_results[0]_i_21_n_0\
    );
\gen_vad[0].vad_results[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][23]\,
      I1 => \threshold_reg_n_0_[17]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[0].vad_results[0]_i_22_n_0\
    );
\gen_vad[0].vad_results[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_115_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][21]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][20]\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \threshold_reg[14]_LDC_n_0\,
      I5 => \threshold_reg[14]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_24_n_0\
    );
\gen_vad[0].vad_results[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[15]_P_i_19_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][19]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][18]\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \threshold_reg[12]_LDC_n_0\,
      I5 => \threshold_reg[12]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_25_n_0\
    );
\gen_vad[0].vad_results[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_17_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][17]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][16]\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \threshold_reg[10]_LDC_n_0\,
      I5 => \threshold_reg[10]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_26_n_0\
    );
\gen_vad[0].vad_results[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_19_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][15]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][14]\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \threshold_reg[8]_LDC_n_0\,
      I5 => \threshold_reg[8]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_27_n_0\
    );
\gen_vad[0].vad_results[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][21]\,
      I1 => \threshold_reg[15]_P_n_0\,
      I2 => \threshold_reg[15]_LDC_n_0\,
      I3 => \threshold_reg[15]_C_n_0\,
      I4 => \gen_vad[0].avg_energy_reg_n_0_[0][20]\,
      I5 => \gen_vad[0].vad_results[0]_i_40_n_0\,
      O => \gen_vad[0].vad_results[0]_i_28_n_0\
    );
\gen_vad[0].vad_results[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][19]\,
      I1 => \threshold_reg[13]_P_n_0\,
      I2 => \threshold_reg[13]_LDC_n_0\,
      I3 => \threshold_reg[13]_C_n_0\,
      I4 => \gen_vad[0].avg_energy_reg_n_0_[0][18]\,
      I5 => \threshold[15]_P_i_20_n_0\,
      O => \gen_vad[0].vad_results[0]_i_29_n_0\
    );
\gen_vad[0].vad_results[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => index_reg(6),
      I1 => index_reg(7),
      I2 => index_reg(5),
      I3 => index_reg(4),
      I4 => \gen_vad[0].vad_results[0]_i_13_n_0\,
      O => \gen_vad[0].vad_results[0]_i_3_n_0\
    );
\gen_vad[0].vad_results[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][17]\,
      I1 => \threshold_reg[11]_P_n_0\,
      I2 => \threshold_reg[11]_LDC_n_0\,
      I3 => \threshold_reg[11]_C_n_0\,
      I4 => \gen_vad[0].avg_energy_reg_n_0_[0][16]\,
      I5 => \threshold[11]_P_i_18_n_0\,
      O => \gen_vad[0].vad_results[0]_i_30_n_0\
    );
\gen_vad[0].vad_results[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][15]\,
      I1 => \threshold_reg[9]_P_n_0\,
      I2 => \threshold_reg[9]_LDC_n_0\,
      I3 => \threshold_reg[9]_C_n_0\,
      I4 => \gen_vad[0].avg_energy_reg_n_0_[0][14]\,
      I5 => \threshold[11]_P_i_20_n_0\,
      O => \gen_vad[0].vad_results[0]_i_31_n_0\
    );
\gen_vad[0].vad_results[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_17_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][13]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][12]\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \threshold_reg[6]_LDC_n_0\,
      I5 => \threshold_reg[6]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_32_n_0\
    );
\gen_vad[0].vad_results[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_19_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][11]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][10]\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \threshold_reg[4]_LDC_n_0\,
      I5 => \threshold_reg[4]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_33_n_0\
    );
\gen_vad[0].vad_results[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[3]_P_i_16_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][9]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][8]\,
      I3 => \threshold_reg[2]_C_n_0\,
      I4 => \threshold_reg[2]_LDC_n_0\,
      I5 => \threshold_reg[2]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_34_n_0\
    );
\gen_vad[0].vad_results[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_124_n_0\,
      I1 => \gen_vad[0].avg_energy_reg_n_0_[0][7]\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][6]\,
      I3 => \threshold_reg[0]_C_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_P_n_0\,
      O => \gen_vad[0].vad_results[0]_i_35_n_0\
    );
\gen_vad[0].vad_results[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][13]\,
      I1 => \threshold_reg[7]_P_n_0\,
      I2 => \threshold_reg[7]_LDC_n_0\,
      I3 => \threshold_reg[7]_C_n_0\,
      I4 => \gen_vad[0].avg_energy_reg_n_0_[0][12]\,
      I5 => \threshold[7]_P_i_18_n_0\,
      O => \gen_vad[0].vad_results[0]_i_36_n_0\
    );
\gen_vad[0].vad_results[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][11]\,
      I1 => \threshold_reg[5]_P_n_0\,
      I2 => \threshold_reg[5]_LDC_n_0\,
      I3 => \threshold_reg[5]_C_n_0\,
      I4 => \gen_vad[0].avg_energy_reg_n_0_[0][10]\,
      I5 => \threshold[7]_P_i_20_n_0\,
      O => \gen_vad[0].vad_results[0]_i_37_n_0\
    );
\gen_vad[0].vad_results[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][9]\,
      I1 => \threshold_reg[3]_P_n_0\,
      I2 => \threshold_reg[3]_LDC_n_0\,
      I3 => \threshold_reg[3]_C_n_0\,
      I4 => \gen_vad[0].avg_energy_reg_n_0_[0][8]\,
      I5 => \threshold[3]_P_i_17_n_0\,
      O => \gen_vad[0].vad_results[0]_i_38_n_0\
    );
\gen_vad[0].vad_results[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][7]\,
      I1 => \threshold[31]_i_124_n_0\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][6]\,
      I3 => \threshold_reg[0]_P_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_C_n_0\,
      O => \gen_vad[0].vad_results[0]_i_39_n_0\
    );
\gen_vad[0].vad_results[0]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[14]_P_n_0\,
      I1 => \threshold_reg[14]_LDC_n_0\,
      I2 => \threshold_reg[14]_C_n_0\,
      O => \gen_vad[0].vad_results[0]_i_40_n_0\
    );
\gen_vad[0].vad_results[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      I1 => \gen_vad[0].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[30]\,
      O => \gen_vad[0].vad_results[0]_i_5_n_0\
    );
\gen_vad[0].vad_results[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[29]\,
      I2 => \threshold_reg_n_0_[28]\,
      O => \gen_vad[0].vad_results[0]_i_6_n_0\
    );
\gen_vad[0].vad_results[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[27]\,
      I2 => \threshold_reg_n_0_[26]\,
      O => \gen_vad[0].vad_results[0]_i_7_n_0\
    );
\gen_vad[0].vad_results[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[25]\,
      I1 => \gen_vad[0].vad_results_reg10\,
      I2 => \gen_vad[0].avg_energy_reg_n_0_[0][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[0].vad_results[0]_i_8_n_0\
    );
\gen_vad[0].vad_results[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \threshold_reg_n_0_[30]\,
      I1 => \gen_vad[0].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[31]\,
      O => \gen_vad[0].vad_results[0]_i_9_n_0\
    );
\gen_vad[0].vad_results_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => \gen_vad[0].vad_results[0]_i_1_n_0\,
      Q => \gen_vad[0].vad_results_reg\
    );
\gen_vad[0].vad_results_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].vad_results_reg[0]_i_23_n_0\,
      CO(3) => \gen_vad[0].vad_results_reg[0]_i_14_n_0\,
      CO(2) => \gen_vad[0].vad_results_reg[0]_i_14_n_1\,
      CO(1) => \gen_vad[0].vad_results_reg[0]_i_14_n_2\,
      CO(0) => \gen_vad[0].vad_results_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].vad_results[0]_i_24_n_0\,
      DI(2) => \gen_vad[0].vad_results[0]_i_25_n_0\,
      DI(1) => \gen_vad[0].vad_results[0]_i_26_n_0\,
      DI(0) => \gen_vad[0].vad_results[0]_i_27_n_0\,
      O(3 downto 0) => \NLW_gen_vad[0].vad_results_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[0].vad_results[0]_i_28_n_0\,
      S(2) => \gen_vad[0].vad_results[0]_i_29_n_0\,
      S(1) => \gen_vad[0].vad_results[0]_i_30_n_0\,
      S(0) => \gen_vad[0].vad_results[0]_i_31_n_0\
    );
\gen_vad[0].vad_results_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].vad_results_reg[0]_i_4_n_0\,
      CO(3) => \gen_vad[0].vad_results_reg[0]_i_2_n_0\,
      CO(2) => \gen_vad[0].vad_results_reg[0]_i_2_n_1\,
      CO(1) => \gen_vad[0].vad_results_reg[0]_i_2_n_2\,
      CO(0) => \gen_vad[0].vad_results_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].vad_results[0]_i_5_n_0\,
      DI(2) => \gen_vad[0].vad_results[0]_i_6_n_0\,
      DI(1) => \gen_vad[0].vad_results[0]_i_7_n_0\,
      DI(0) => \gen_vad[0].vad_results[0]_i_8_n_0\,
      O(3 downto 0) => \NLW_gen_vad[0].vad_results_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[0].vad_results[0]_i_9_n_0\,
      S(2) => \gen_vad[0].vad_results[0]_i_10_n_0\,
      S(1) => \gen_vad[0].vad_results[0]_i_11_n_0\,
      S(0) => \gen_vad[0].vad_results[0]_i_12_n_0\
    );
\gen_vad[0].vad_results_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[0].vad_results_reg[0]_i_23_n_0\,
      CO(2) => \gen_vad[0].vad_results_reg[0]_i_23_n_1\,
      CO(1) => \gen_vad[0].vad_results_reg[0]_i_23_n_2\,
      CO(0) => \gen_vad[0].vad_results_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].vad_results[0]_i_32_n_0\,
      DI(2) => \gen_vad[0].vad_results[0]_i_33_n_0\,
      DI(1) => \gen_vad[0].vad_results[0]_i_34_n_0\,
      DI(0) => \gen_vad[0].vad_results[0]_i_35_n_0\,
      O(3 downto 0) => \NLW_gen_vad[0].vad_results_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[0].vad_results[0]_i_36_n_0\,
      S(2) => \gen_vad[0].vad_results[0]_i_37_n_0\,
      S(1) => \gen_vad[0].vad_results[0]_i_38_n_0\,
      S(0) => \gen_vad[0].vad_results[0]_i_39_n_0\
    );
\gen_vad[0].vad_results_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[0].vad_results_reg[0]_i_14_n_0\,
      CO(3) => \gen_vad[0].vad_results_reg[0]_i_4_n_0\,
      CO(2) => \gen_vad[0].vad_results_reg[0]_i_4_n_1\,
      CO(1) => \gen_vad[0].vad_results_reg[0]_i_4_n_2\,
      CO(0) => \gen_vad[0].vad_results_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[0].vad_results[0]_i_15_n_0\,
      DI(2) => \gen_vad[0].vad_results[0]_i_16_n_0\,
      DI(1) => \gen_vad[0].vad_results[0]_i_17_n_0\,
      DI(0) => \gen_vad[0].vad_results[0]_i_18_n_0\,
      O(3 downto 0) => \NLW_gen_vad[0].vad_results_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[0].vad_results[0]_i_19_n_0\,
      S(2) => \gen_vad[0].vad_results[0]_i_20_n_0\,
      S(1) => \gen_vad[0].vad_results[0]_i_21_n_0\,
      S(0) => \gen_vad[0].vad_results[0]_i_22_n_0\
    );
\gen_vad[1].avg_energy[1][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][12]\,
      I1 => energy_n_93,
      O => \gen_vad[1].avg_energy[1][11]_i_2_n_0\
    );
\gen_vad[1].avg_energy[1][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][11]\,
      I1 => energy_n_94,
      O => \gen_vad[1].avg_energy[1][11]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][10]\,
      I1 => energy_n_95,
      O => \gen_vad[1].avg_energy[1][11]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][9]\,
      I1 => energy_n_96,
      O => \gen_vad[1].avg_energy[1][11]_i_5_n_0\
    );
\gen_vad[1].avg_energy[1][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][16]\,
      I1 => energy_n_89,
      O => \gen_vad[1].avg_energy[1][15]_i_2_n_0\
    );
\gen_vad[1].avg_energy[1][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][15]\,
      I1 => energy_n_90,
      O => \gen_vad[1].avg_energy[1][15]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][14]\,
      I1 => energy_n_91,
      O => \gen_vad[1].avg_energy[1][15]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][13]\,
      I1 => energy_n_92,
      O => \gen_vad[1].avg_energy[1][15]_i_5_n_0\
    );
\gen_vad[1].avg_energy[1][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][20]\,
      I1 => energy_n_85,
      O => \gen_vad[1].avg_energy[1][19]_i_2_n_0\
    );
\gen_vad[1].avg_energy[1][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][19]\,
      I1 => energy_n_86,
      O => \gen_vad[1].avg_energy[1][19]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][18]\,
      I1 => energy_n_87,
      O => \gen_vad[1].avg_energy[1][19]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][17]\,
      I1 => energy_n_88,
      O => \gen_vad[1].avg_energy[1][19]_i_5_n_0\
    );
\gen_vad[1].avg_energy[1][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][24]\,
      I1 => energy_n_81,
      O => \gen_vad[1].avg_energy[1][23]_i_2_n_0\
    );
\gen_vad[1].avg_energy[1][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][23]\,
      I1 => energy_n_82,
      O => \gen_vad[1].avg_energy[1][23]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][22]\,
      I1 => energy_n_83,
      O => \gen_vad[1].avg_energy[1][23]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][21]\,
      I1 => energy_n_84,
      O => \gen_vad[1].avg_energy[1][23]_i_5_n_0\
    );
\gen_vad[1].avg_energy[1][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][28]\,
      I1 => energy_n_77,
      O => \gen_vad[1].avg_energy[1][27]_i_2_n_0\
    );
\gen_vad[1].avg_energy[1][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][27]\,
      I1 => energy_n_78,
      O => \gen_vad[1].avg_energy[1][27]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][26]\,
      I1 => energy_n_79,
      O => \gen_vad[1].avg_energy[1][27]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][25]\,
      I1 => energy_n_80,
      O => \gen_vad[1].avg_energy[1][27]_i_5_n_0\
    );
\gen_vad[1].avg_energy[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => index_reg(11),
      I1 => index_reg(10),
      I2 => state_reg_n_0,
      I3 => s_axis_data_tvalid,
      I4 => index_reg(9),
      O => \gen_vad[1].avg_energy[1][31]_i_1_n_0\
    );
\gen_vad[1].avg_energy[1][31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      O => \gen_vad[1].avg_energy[1][31]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      I1 => p_0_in0,
      O => \gen_vad[1].avg_energy[1][31]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][30]\,
      I1 => energy_n_75,
      O => \gen_vad[1].avg_energy[1][31]_i_5_n_0\
    );
\gen_vad[1].avg_energy[1][31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][29]\,
      I1 => energy_n_76,
      O => \gen_vad[1].avg_energy[1][31]_i_6_n_0\
    );
\gen_vad[1].avg_energy[1][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][4]\,
      I1 => energy_n_101,
      O => \gen_vad[1].avg_energy[1][3]_i_2_n_0\
    );
\gen_vad[1].avg_energy[1][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][3]\,
      I1 => energy_n_102,
      O => \gen_vad[1].avg_energy[1][3]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][2]\,
      I1 => energy_n_103,
      O => \gen_vad[1].avg_energy[1][3]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][1]\,
      I1 => energy_n_104,
      O => \gen_vad[1].avg_energy[1][3]_i_5_n_0\
    );
\gen_vad[1].avg_energy[1][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][8]\,
      I1 => energy_n_97,
      O => \gen_vad[1].avg_energy[1][7]_i_2_n_0\
    );
\gen_vad[1].avg_energy[1][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][7]\,
      I1 => energy_n_98,
      O => \gen_vad[1].avg_energy[1][7]_i_3_n_0\
    );
\gen_vad[1].avg_energy[1][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][6]\,
      I1 => energy_n_99,
      O => \gen_vad[1].avg_energy[1][7]_i_4_n_0\
    );
\gen_vad[1].avg_energy[1][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][5]\,
      I1 => energy_n_100,
      O => \gen_vad[1].avg_energy[1][7]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][10]\
    );
\gen_vad[1].avg_energy_reg[1][11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_4\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][11]\
    );
\gen_vad[1].avg_energy_reg[1][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_0\,
      CO(3) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_0\,
      CO(2) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].avg_energy_reg_n_0_[1][12]\,
      DI(2) => \gen_vad[1].avg_energy_reg_n_0_[1][11]\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][10]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][9]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_6\,
      O(0) => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_7\,
      S(3) => \gen_vad[1].avg_energy[1][11]_i_2_n_0\,
      S(2) => \gen_vad[1].avg_energy[1][11]_i_3_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][11]_i_4_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][11]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_7\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][12]\
    );
\gen_vad[1].avg_energy_reg[1][13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][13]\
    );
\gen_vad[1].avg_energy_reg[1][14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][14]\
    );
\gen_vad[1].avg_energy_reg[1][15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_4\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][15]\
    );
\gen_vad[1].avg_energy_reg[1][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_0\,
      CO(3) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_0\,
      CO(2) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].avg_energy_reg_n_0_[1][16]\,
      DI(2) => \gen_vad[1].avg_energy_reg_n_0_[1][15]\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][14]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][13]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_6\,
      O(0) => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_7\,
      S(3) => \gen_vad[1].avg_energy[1][15]_i_2_n_0\,
      S(2) => \gen_vad[1].avg_energy[1][15]_i_3_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][15]_i_4_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][15]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_7\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][16]\
    );
\gen_vad[1].avg_energy_reg[1][17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][17]\
    );
\gen_vad[1].avg_energy_reg[1][18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][18]\
    );
\gen_vad[1].avg_energy_reg[1][19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_4\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][19]\
    );
\gen_vad[1].avg_energy_reg[1][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].avg_energy_reg[1][15]_i_1_n_0\,
      CO(3) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_0\,
      CO(2) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].avg_energy_reg_n_0_[1][20]\,
      DI(2) => \gen_vad[1].avg_energy_reg_n_0_[1][19]\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][18]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][17]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_6\,
      O(0) => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_7\,
      S(3) => \gen_vad[1].avg_energy[1][19]_i_2_n_0\,
      S(2) => \gen_vad[1].avg_energy[1][19]_i_3_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][19]_i_4_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][19]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][1]\
    );
\gen_vad[1].avg_energy_reg[1][20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_7\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][20]\
    );
\gen_vad[1].avg_energy_reg[1][21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][21]\
    );
\gen_vad[1].avg_energy_reg[1][22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][22]\
    );
\gen_vad[1].avg_energy_reg[1][23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_4\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][23]\
    );
\gen_vad[1].avg_energy_reg[1][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].avg_energy_reg[1][19]_i_1_n_0\,
      CO(3) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_0\,
      CO(2) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].avg_energy_reg_n_0_[1][24]\,
      DI(2) => \gen_vad[1].avg_energy_reg_n_0_[1][23]\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][22]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][21]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_6\,
      O(0) => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_7\,
      S(3) => \gen_vad[1].avg_energy[1][23]_i_2_n_0\,
      S(2) => \gen_vad[1].avg_energy[1][23]_i_3_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][23]_i_4_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][23]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_7\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][24]\
    );
\gen_vad[1].avg_energy_reg[1][25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][25]\
    );
\gen_vad[1].avg_energy_reg[1][26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][26]\
    );
\gen_vad[1].avg_energy_reg[1][27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_4\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][27]\
    );
\gen_vad[1].avg_energy_reg[1][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].avg_energy_reg[1][23]_i_1_n_0\,
      CO(3) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_0\,
      CO(2) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].avg_energy_reg_n_0_[1][28]\,
      DI(2) => \gen_vad[1].avg_energy_reg_n_0_[1][27]\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][26]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][25]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_6\,
      O(0) => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_7\,
      S(3) => \gen_vad[1].avg_energy[1][27]_i_2_n_0\,
      S(2) => \gen_vad[1].avg_energy[1][27]_i_3_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][27]_i_4_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][27]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_7\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][28]\
    );
\gen_vad[1].avg_energy_reg[1][29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][29]\
    );
\gen_vad[1].avg_energy_reg[1][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][2]\
    );
\gen_vad[1].avg_energy_reg[1][30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][30]\
    );
\gen_vad[1].avg_energy_reg[1][31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_4\,
      Q => \gen_vad[1].vad_results_reg10\
    );
\gen_vad[1].avg_energy_reg[1][31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].avg_energy_reg[1][27]_i_1_n_0\,
      CO(3) => \NLW_gen_vad[1].avg_energy_reg[1][31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_vad[1].avg_energy[1][31]_i_3_n_0\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][30]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][29]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_6\,
      O(0) => \gen_vad[1].avg_energy_reg[1][31]_i_2_n_7\,
      S(3) => '1',
      S(2) => \gen_vad[1].avg_energy[1][31]_i_4_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][31]_i_5_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][31]_i_6_n_0\
    );
\gen_vad[1].avg_energy_reg[1][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_4\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][3]\
    );
\gen_vad[1].avg_energy_reg[1][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_0\,
      CO(2) => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].avg_energy_reg_n_0_[1][4]\,
      DI(2) => \gen_vad[1].avg_energy_reg_n_0_[1][3]\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][2]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][1]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_6\,
      O(0) => \NLW_gen_vad[1].avg_energy_reg[1][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_vad[1].avg_energy[1][3]_i_2_n_0\,
      S(2) => \gen_vad[1].avg_energy[1][3]_i_3_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][3]_i_4_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][3]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_7\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][4]\
    );
\gen_vad[1].avg_energy_reg[1][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][5]\
    );
\gen_vad[1].avg_energy_reg[1][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_5\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][6]\
    );
\gen_vad[1].avg_energy_reg[1][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_4\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][7]\
    );
\gen_vad[1].avg_energy_reg[1][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].avg_energy_reg[1][3]_i_1_n_0\,
      CO(3) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_0\,
      CO(2) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_1\,
      CO(1) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_2\,
      CO(0) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].avg_energy_reg_n_0_[1][8]\,
      DI(2) => \gen_vad[1].avg_energy_reg_n_0_[1][7]\,
      DI(1) => \gen_vad[1].avg_energy_reg_n_0_[1][6]\,
      DI(0) => \gen_vad[1].avg_energy_reg_n_0_[1][5]\,
      O(3) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_4\,
      O(2) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_5\,
      O(1) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_6\,
      O(0) => \gen_vad[1].avg_energy_reg[1][7]_i_1_n_7\,
      S(3) => \gen_vad[1].avg_energy[1][7]_i_2_n_0\,
      S(2) => \gen_vad[1].avg_energy[1][7]_i_3_n_0\,
      S(1) => \gen_vad[1].avg_energy[1][7]_i_4_n_0\,
      S(0) => \gen_vad[1].avg_energy[1][7]_i_5_n_0\
    );
\gen_vad[1].avg_energy_reg[1][8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_7\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][8]\
    );
\gen_vad[1].avg_energy_reg[1][9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[1].avg_energy[1][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[1].avg_energy_reg[1][11]_i_1_n_6\,
      Q => \gen_vad[1].avg_energy_reg_n_0_[1][9]\
    );
\gen_vad[1].vad_results[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg[1]_i_2_n_0\,
      I1 => \gen_vad[0].vad_results[0]_i_3_n_0\,
      I2 => \gen_vad[1].vad_results[1]_i_3_n_0\,
      I3 => index_reg(9),
      I4 => index_reg(8),
      I5 => \gen_vad[1].vad_results_reg\,
      O => \gen_vad[1].vad_results[1]_i_1_n_0\
    );
\gen_vad[1].vad_results[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[28]\,
      I2 => \threshold_reg_n_0_[29]\,
      O => \gen_vad[1].vad_results[1]_i_10_n_0\
    );
\gen_vad[1].vad_results[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[26]\,
      I2 => \threshold_reg_n_0_[27]\,
      O => \gen_vad[1].vad_results[1]_i_11_n_0\
    );
\gen_vad[1].vad_results[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[25]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[1].vad_results[1]_i_12_n_0\
    );
\gen_vad[1].vad_results[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[23]\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][29]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[1].vad_results[1]_i_14_n_0\
    );
\gen_vad[1].vad_results[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[21]\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][27]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[1].vad_results[1]_i_15_n_0\
    );
\gen_vad[1].vad_results[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[19]\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][25]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[1].vad_results[1]_i_16_n_0\
    );
\gen_vad[1].vad_results[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[17]\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][23]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[1].vad_results[1]_i_17_n_0\
    );
\gen_vad[1].vad_results[1]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][29]\,
      I1 => \threshold_reg_n_0_[23]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[1].vad_results[1]_i_18_n_0\
    );
\gen_vad[1].vad_results[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][27]\,
      I1 => \threshold_reg_n_0_[21]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[1].vad_results[1]_i_19_n_0\
    );
\gen_vad[1].vad_results[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][25]\,
      I1 => \threshold_reg_n_0_[19]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[1].vad_results[1]_i_20_n_0\
    );
\gen_vad[1].vad_results[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][23]\,
      I1 => \threshold_reg_n_0_[17]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[1].vad_results[1]_i_21_n_0\
    );
\gen_vad[1].vad_results[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_115_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][21]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][20]\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \threshold_reg[14]_LDC_n_0\,
      I5 => \threshold_reg[14]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_23_n_0\
    );
\gen_vad[1].vad_results[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[15]_P_i_19_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][19]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][18]\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \threshold_reg[12]_LDC_n_0\,
      I5 => \threshold_reg[12]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_24_n_0\
    );
\gen_vad[1].vad_results[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_17_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][17]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][16]\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \threshold_reg[10]_LDC_n_0\,
      I5 => \threshold_reg[10]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_25_n_0\
    );
\gen_vad[1].vad_results[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_19_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][15]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][14]\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \threshold_reg[8]_LDC_n_0\,
      I5 => \threshold_reg[8]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_26_n_0\
    );
\gen_vad[1].vad_results[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][21]\,
      I1 => \threshold_reg[15]_P_n_0\,
      I2 => \threshold_reg[15]_LDC_n_0\,
      I3 => \threshold_reg[15]_C_n_0\,
      I4 => \gen_vad[1].avg_energy_reg_n_0_[1][20]\,
      I5 => \gen_vad[0].vad_results[0]_i_40_n_0\,
      O => \gen_vad[1].vad_results[1]_i_27_n_0\
    );
\gen_vad[1].vad_results[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][19]\,
      I1 => \threshold_reg[13]_P_n_0\,
      I2 => \threshold_reg[13]_LDC_n_0\,
      I3 => \threshold_reg[13]_C_n_0\,
      I4 => \gen_vad[1].avg_energy_reg_n_0_[1][18]\,
      I5 => \threshold[15]_P_i_20_n_0\,
      O => \gen_vad[1].vad_results[1]_i_28_n_0\
    );
\gen_vad[1].vad_results[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][17]\,
      I1 => \threshold_reg[11]_P_n_0\,
      I2 => \threshold_reg[11]_LDC_n_0\,
      I3 => \threshold_reg[11]_C_n_0\,
      I4 => \gen_vad[1].avg_energy_reg_n_0_[1][16]\,
      I5 => \threshold[11]_P_i_18_n_0\,
      O => \gen_vad[1].vad_results[1]_i_29_n_0\
    );
\gen_vad[1].vad_results[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => s_axis_data_tvalid,
      I1 => state_reg_n_0,
      I2 => index_reg(11),
      I3 => index_reg(10),
      O => \gen_vad[1].vad_results[1]_i_3_n_0\
    );
\gen_vad[1].vad_results[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][15]\,
      I1 => \threshold_reg[9]_P_n_0\,
      I2 => \threshold_reg[9]_LDC_n_0\,
      I3 => \threshold_reg[9]_C_n_0\,
      I4 => \gen_vad[1].avg_energy_reg_n_0_[1][14]\,
      I5 => \threshold[11]_P_i_20_n_0\,
      O => \gen_vad[1].vad_results[1]_i_30_n_0\
    );
\gen_vad[1].vad_results[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_17_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][13]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][12]\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \threshold_reg[6]_LDC_n_0\,
      I5 => \threshold_reg[6]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_31_n_0\
    );
\gen_vad[1].vad_results[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_19_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][11]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][10]\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \threshold_reg[4]_LDC_n_0\,
      I5 => \threshold_reg[4]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_32_n_0\
    );
\gen_vad[1].vad_results[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[3]_P_i_16_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][9]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][8]\,
      I3 => \threshold_reg[2]_C_n_0\,
      I4 => \threshold_reg[2]_LDC_n_0\,
      I5 => \threshold_reg[2]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_33_n_0\
    );
\gen_vad[1].vad_results[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_124_n_0\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][7]\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][6]\,
      I3 => \threshold_reg[0]_C_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_P_n_0\,
      O => \gen_vad[1].vad_results[1]_i_34_n_0\
    );
\gen_vad[1].vad_results[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][13]\,
      I1 => \threshold_reg[7]_P_n_0\,
      I2 => \threshold_reg[7]_LDC_n_0\,
      I3 => \threshold_reg[7]_C_n_0\,
      I4 => \gen_vad[1].avg_energy_reg_n_0_[1][12]\,
      I5 => \threshold[7]_P_i_18_n_0\,
      O => \gen_vad[1].vad_results[1]_i_35_n_0\
    );
\gen_vad[1].vad_results[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][11]\,
      I1 => \threshold_reg[5]_P_n_0\,
      I2 => \threshold_reg[5]_LDC_n_0\,
      I3 => \threshold_reg[5]_C_n_0\,
      I4 => \gen_vad[1].avg_energy_reg_n_0_[1][10]\,
      I5 => \threshold[7]_P_i_20_n_0\,
      O => \gen_vad[1].vad_results[1]_i_36_n_0\
    );
\gen_vad[1].vad_results[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][9]\,
      I1 => \threshold_reg[3]_P_n_0\,
      I2 => \threshold_reg[3]_LDC_n_0\,
      I3 => \threshold_reg[3]_C_n_0\,
      I4 => \gen_vad[1].avg_energy_reg_n_0_[1][8]\,
      I5 => \threshold[3]_P_i_17_n_0\,
      O => \gen_vad[1].vad_results[1]_i_37_n_0\
    );
\gen_vad[1].vad_results[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][7]\,
      I1 => \threshold[31]_i_124_n_0\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][6]\,
      I3 => \threshold_reg[0]_P_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_C_n_0\,
      O => \gen_vad[1].vad_results[1]_i_38_n_0\
    );
\gen_vad[1].vad_results[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      I1 => \gen_vad[1].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[30]\,
      O => \gen_vad[1].vad_results[1]_i_5_n_0\
    );
\gen_vad[1].vad_results[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[29]\,
      I2 => \threshold_reg_n_0_[28]\,
      O => \gen_vad[1].vad_results[1]_i_6_n_0\
    );
\gen_vad[1].vad_results[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[27]\,
      I2 => \threshold_reg_n_0_[26]\,
      O => \gen_vad[1].vad_results[1]_i_7_n_0\
    );
\gen_vad[1].vad_results[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[25]\,
      I1 => \gen_vad[1].vad_results_reg10\,
      I2 => \gen_vad[1].avg_energy_reg_n_0_[1][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[1].vad_results[1]_i_8_n_0\
    );
\gen_vad[1].vad_results[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \threshold_reg_n_0_[30]\,
      I1 => \gen_vad[1].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[31]\,
      O => \gen_vad[1].vad_results[1]_i_9_n_0\
    );
\gen_vad[1].vad_results_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => \gen_vad[1].vad_results[1]_i_1_n_0\,
      Q => \gen_vad[1].vad_results_reg\
    );
\gen_vad[1].vad_results_reg[1]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].vad_results_reg[1]_i_22_n_0\,
      CO(3) => \gen_vad[1].vad_results_reg[1]_i_13_n_0\,
      CO(2) => \gen_vad[1].vad_results_reg[1]_i_13_n_1\,
      CO(1) => \gen_vad[1].vad_results_reg[1]_i_13_n_2\,
      CO(0) => \gen_vad[1].vad_results_reg[1]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].vad_results[1]_i_23_n_0\,
      DI(2) => \gen_vad[1].vad_results[1]_i_24_n_0\,
      DI(1) => \gen_vad[1].vad_results[1]_i_25_n_0\,
      DI(0) => \gen_vad[1].vad_results[1]_i_26_n_0\,
      O(3 downto 0) => \NLW_gen_vad[1].vad_results_reg[1]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[1].vad_results[1]_i_27_n_0\,
      S(2) => \gen_vad[1].vad_results[1]_i_28_n_0\,
      S(1) => \gen_vad[1].vad_results[1]_i_29_n_0\,
      S(0) => \gen_vad[1].vad_results[1]_i_30_n_0\
    );
\gen_vad[1].vad_results_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].vad_results_reg[1]_i_4_n_0\,
      CO(3) => \gen_vad[1].vad_results_reg[1]_i_2_n_0\,
      CO(2) => \gen_vad[1].vad_results_reg[1]_i_2_n_1\,
      CO(1) => \gen_vad[1].vad_results_reg[1]_i_2_n_2\,
      CO(0) => \gen_vad[1].vad_results_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].vad_results[1]_i_5_n_0\,
      DI(2) => \gen_vad[1].vad_results[1]_i_6_n_0\,
      DI(1) => \gen_vad[1].vad_results[1]_i_7_n_0\,
      DI(0) => \gen_vad[1].vad_results[1]_i_8_n_0\,
      O(3 downto 0) => \NLW_gen_vad[1].vad_results_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[1].vad_results[1]_i_9_n_0\,
      S(2) => \gen_vad[1].vad_results[1]_i_10_n_0\,
      S(1) => \gen_vad[1].vad_results[1]_i_11_n_0\,
      S(0) => \gen_vad[1].vad_results[1]_i_12_n_0\
    );
\gen_vad[1].vad_results_reg[1]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[1].vad_results_reg[1]_i_22_n_0\,
      CO(2) => \gen_vad[1].vad_results_reg[1]_i_22_n_1\,
      CO(1) => \gen_vad[1].vad_results_reg[1]_i_22_n_2\,
      CO(0) => \gen_vad[1].vad_results_reg[1]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].vad_results[1]_i_31_n_0\,
      DI(2) => \gen_vad[1].vad_results[1]_i_32_n_0\,
      DI(1) => \gen_vad[1].vad_results[1]_i_33_n_0\,
      DI(0) => \gen_vad[1].vad_results[1]_i_34_n_0\,
      O(3 downto 0) => \NLW_gen_vad[1].vad_results_reg[1]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[1].vad_results[1]_i_35_n_0\,
      S(2) => \gen_vad[1].vad_results[1]_i_36_n_0\,
      S(1) => \gen_vad[1].vad_results[1]_i_37_n_0\,
      S(0) => \gen_vad[1].vad_results[1]_i_38_n_0\
    );
\gen_vad[1].vad_results_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[1].vad_results_reg[1]_i_13_n_0\,
      CO(3) => \gen_vad[1].vad_results_reg[1]_i_4_n_0\,
      CO(2) => \gen_vad[1].vad_results_reg[1]_i_4_n_1\,
      CO(1) => \gen_vad[1].vad_results_reg[1]_i_4_n_2\,
      CO(0) => \gen_vad[1].vad_results_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[1].vad_results[1]_i_14_n_0\,
      DI(2) => \gen_vad[1].vad_results[1]_i_15_n_0\,
      DI(1) => \gen_vad[1].vad_results[1]_i_16_n_0\,
      DI(0) => \gen_vad[1].vad_results[1]_i_17_n_0\,
      O(3 downto 0) => \NLW_gen_vad[1].vad_results_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[1].vad_results[1]_i_18_n_0\,
      S(2) => \gen_vad[1].vad_results[1]_i_19_n_0\,
      S(1) => \gen_vad[1].vad_results[1]_i_20_n_0\,
      S(0) => \gen_vad[1].vad_results[1]_i_21_n_0\
    );
\gen_vad[2].avg_energy[2][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][12]\,
      I1 => energy_n_93,
      O => \gen_vad[2].avg_energy[2][11]_i_2_n_0\
    );
\gen_vad[2].avg_energy[2][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][11]\,
      I1 => energy_n_94,
      O => \gen_vad[2].avg_energy[2][11]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][10]\,
      I1 => energy_n_95,
      O => \gen_vad[2].avg_energy[2][11]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][9]\,
      I1 => energy_n_96,
      O => \gen_vad[2].avg_energy[2][11]_i_5_n_0\
    );
\gen_vad[2].avg_energy[2][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][16]\,
      I1 => energy_n_89,
      O => \gen_vad[2].avg_energy[2][15]_i_2_n_0\
    );
\gen_vad[2].avg_energy[2][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][15]\,
      I1 => energy_n_90,
      O => \gen_vad[2].avg_energy[2][15]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][14]\,
      I1 => energy_n_91,
      O => \gen_vad[2].avg_energy[2][15]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][13]\,
      I1 => energy_n_92,
      O => \gen_vad[2].avg_energy[2][15]_i_5_n_0\
    );
\gen_vad[2].avg_energy[2][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][20]\,
      I1 => energy_n_85,
      O => \gen_vad[2].avg_energy[2][19]_i_2_n_0\
    );
\gen_vad[2].avg_energy[2][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][19]\,
      I1 => energy_n_86,
      O => \gen_vad[2].avg_energy[2][19]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][18]\,
      I1 => energy_n_87,
      O => \gen_vad[2].avg_energy[2][19]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][17]\,
      I1 => energy_n_88,
      O => \gen_vad[2].avg_energy[2][19]_i_5_n_0\
    );
\gen_vad[2].avg_energy[2][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][24]\,
      I1 => energy_n_81,
      O => \gen_vad[2].avg_energy[2][23]_i_2_n_0\
    );
\gen_vad[2].avg_energy[2][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][23]\,
      I1 => energy_n_82,
      O => \gen_vad[2].avg_energy[2][23]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][22]\,
      I1 => energy_n_83,
      O => \gen_vad[2].avg_energy[2][23]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][21]\,
      I1 => energy_n_84,
      O => \gen_vad[2].avg_energy[2][23]_i_5_n_0\
    );
\gen_vad[2].avg_energy[2][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][28]\,
      I1 => energy_n_77,
      O => \gen_vad[2].avg_energy[2][27]_i_2_n_0\
    );
\gen_vad[2].avg_energy[2][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][27]\,
      I1 => energy_n_78,
      O => \gen_vad[2].avg_energy[2][27]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][26]\,
      I1 => energy_n_79,
      O => \gen_vad[2].avg_energy[2][27]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][25]\,
      I1 => energy_n_80,
      O => \gen_vad[2].avg_energy[2][27]_i_5_n_0\
    );
\gen_vad[2].avg_energy[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000800000"
    )
        port map (
      I0 => index_reg(9),
      I1 => index_reg(8),
      I2 => s_axis_data_tvalid,
      I3 => state_reg_n_0,
      I4 => index_reg(10),
      I5 => index_reg(11),
      O => vad_results122_out
    );
\gen_vad[2].avg_energy[2][31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      O => \gen_vad[2].avg_energy[2][31]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      I1 => p_0_in0,
      O => \gen_vad[2].avg_energy[2][31]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][30]\,
      I1 => energy_n_75,
      O => \gen_vad[2].avg_energy[2][31]_i_5_n_0\
    );
\gen_vad[2].avg_energy[2][31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][29]\,
      I1 => energy_n_76,
      O => \gen_vad[2].avg_energy[2][31]_i_6_n_0\
    );
\gen_vad[2].avg_energy[2][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][4]\,
      I1 => energy_n_101,
      O => \gen_vad[2].avg_energy[2][3]_i_2_n_0\
    );
\gen_vad[2].avg_energy[2][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][3]\,
      I1 => energy_n_102,
      O => \gen_vad[2].avg_energy[2][3]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][2]\,
      I1 => energy_n_103,
      O => \gen_vad[2].avg_energy[2][3]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][1]\,
      I1 => energy_n_104,
      O => \gen_vad[2].avg_energy[2][3]_i_5_n_0\
    );
\gen_vad[2].avg_energy[2][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][8]\,
      I1 => energy_n_97,
      O => \gen_vad[2].avg_energy[2][7]_i_2_n_0\
    );
\gen_vad[2].avg_energy[2][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][7]\,
      I1 => energy_n_98,
      O => \gen_vad[2].avg_energy[2][7]_i_3_n_0\
    );
\gen_vad[2].avg_energy[2][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][6]\,
      I1 => energy_n_99,
      O => \gen_vad[2].avg_energy[2][7]_i_4_n_0\
    );
\gen_vad[2].avg_energy[2][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][5]\,
      I1 => energy_n_100,
      O => \gen_vad[2].avg_energy[2][7]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][10]\
    );
\gen_vad[2].avg_energy_reg[2][11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_4\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][11]\
    );
\gen_vad[2].avg_energy_reg[2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_0\,
      CO(3) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_0\,
      CO(2) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].avg_energy_reg_n_0_[2][12]\,
      DI(2) => \gen_vad[2].avg_energy_reg_n_0_[2][11]\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][10]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][9]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_6\,
      O(0) => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_7\,
      S(3) => \gen_vad[2].avg_energy[2][11]_i_2_n_0\,
      S(2) => \gen_vad[2].avg_energy[2][11]_i_3_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][11]_i_4_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][11]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_7\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][12]\
    );
\gen_vad[2].avg_energy_reg[2][13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][13]\
    );
\gen_vad[2].avg_energy_reg[2][14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][14]\
    );
\gen_vad[2].avg_energy_reg[2][15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_4\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][15]\
    );
\gen_vad[2].avg_energy_reg[2][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_0\,
      CO(3) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_0\,
      CO(2) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].avg_energy_reg_n_0_[2][16]\,
      DI(2) => \gen_vad[2].avg_energy_reg_n_0_[2][15]\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][14]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][13]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_6\,
      O(0) => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_7\,
      S(3) => \gen_vad[2].avg_energy[2][15]_i_2_n_0\,
      S(2) => \gen_vad[2].avg_energy[2][15]_i_3_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][15]_i_4_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][15]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_7\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][16]\
    );
\gen_vad[2].avg_energy_reg[2][17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][17]\
    );
\gen_vad[2].avg_energy_reg[2][18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][18]\
    );
\gen_vad[2].avg_energy_reg[2][19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_4\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][19]\
    );
\gen_vad[2].avg_energy_reg[2][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].avg_energy_reg[2][15]_i_1_n_0\,
      CO(3) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_0\,
      CO(2) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].avg_energy_reg_n_0_[2][20]\,
      DI(2) => \gen_vad[2].avg_energy_reg_n_0_[2][19]\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][18]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][17]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_6\,
      O(0) => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_7\,
      S(3) => \gen_vad[2].avg_energy[2][19]_i_2_n_0\,
      S(2) => \gen_vad[2].avg_energy[2][19]_i_3_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][19]_i_4_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][19]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][1]\
    );
\gen_vad[2].avg_energy_reg[2][20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_7\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][20]\
    );
\gen_vad[2].avg_energy_reg[2][21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][21]\
    );
\gen_vad[2].avg_energy_reg[2][22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][22]\
    );
\gen_vad[2].avg_energy_reg[2][23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_4\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][23]\
    );
\gen_vad[2].avg_energy_reg[2][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].avg_energy_reg[2][19]_i_1_n_0\,
      CO(3) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_0\,
      CO(2) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].avg_energy_reg_n_0_[2][24]\,
      DI(2) => \gen_vad[2].avg_energy_reg_n_0_[2][23]\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][22]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][21]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_6\,
      O(0) => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_7\,
      S(3) => \gen_vad[2].avg_energy[2][23]_i_2_n_0\,
      S(2) => \gen_vad[2].avg_energy[2][23]_i_3_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][23]_i_4_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][23]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_7\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][24]\
    );
\gen_vad[2].avg_energy_reg[2][25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][25]\
    );
\gen_vad[2].avg_energy_reg[2][26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][26]\
    );
\gen_vad[2].avg_energy_reg[2][27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_4\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][27]\
    );
\gen_vad[2].avg_energy_reg[2][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].avg_energy_reg[2][23]_i_1_n_0\,
      CO(3) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_0\,
      CO(2) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].avg_energy_reg_n_0_[2][28]\,
      DI(2) => \gen_vad[2].avg_energy_reg_n_0_[2][27]\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][26]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][25]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_6\,
      O(0) => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_7\,
      S(3) => \gen_vad[2].avg_energy[2][27]_i_2_n_0\,
      S(2) => \gen_vad[2].avg_energy[2][27]_i_3_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][27]_i_4_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][27]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_7\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][28]\
    );
\gen_vad[2].avg_energy_reg[2][29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][29]\
    );
\gen_vad[2].avg_energy_reg[2][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][2]\
    );
\gen_vad[2].avg_energy_reg[2][30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][30]\
    );
\gen_vad[2].avg_energy_reg[2][31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_4\,
      Q => \gen_vad[2].vad_results_reg10\
    );
\gen_vad[2].avg_energy_reg[2][31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].avg_energy_reg[2][27]_i_1_n_0\,
      CO(3) => \NLW_gen_vad[2].avg_energy_reg[2][31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_vad[2].avg_energy[2][31]_i_3_n_0\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][30]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][29]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_6\,
      O(0) => \gen_vad[2].avg_energy_reg[2][31]_i_2_n_7\,
      S(3) => '1',
      S(2) => \gen_vad[2].avg_energy[2][31]_i_4_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][31]_i_5_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][31]_i_6_n_0\
    );
\gen_vad[2].avg_energy_reg[2][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_4\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][3]\
    );
\gen_vad[2].avg_energy_reg[2][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_0\,
      CO(2) => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].avg_energy_reg_n_0_[2][4]\,
      DI(2) => \gen_vad[2].avg_energy_reg_n_0_[2][3]\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][2]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][1]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_6\,
      O(0) => \NLW_gen_vad[2].avg_energy_reg[2][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_vad[2].avg_energy[2][3]_i_2_n_0\,
      S(2) => \gen_vad[2].avg_energy[2][3]_i_3_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][3]_i_4_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][3]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_7\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][4]\
    );
\gen_vad[2].avg_energy_reg[2][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][5]\
    );
\gen_vad[2].avg_energy_reg[2][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_5\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][6]\
    );
\gen_vad[2].avg_energy_reg[2][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_4\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][7]\
    );
\gen_vad[2].avg_energy_reg[2][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].avg_energy_reg[2][3]_i_1_n_0\,
      CO(3) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_0\,
      CO(2) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_1\,
      CO(1) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_2\,
      CO(0) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].avg_energy_reg_n_0_[2][8]\,
      DI(2) => \gen_vad[2].avg_energy_reg_n_0_[2][7]\,
      DI(1) => \gen_vad[2].avg_energy_reg_n_0_[2][6]\,
      DI(0) => \gen_vad[2].avg_energy_reg_n_0_[2][5]\,
      O(3) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_4\,
      O(2) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_5\,
      O(1) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_6\,
      O(0) => \gen_vad[2].avg_energy_reg[2][7]_i_1_n_7\,
      S(3) => \gen_vad[2].avg_energy[2][7]_i_2_n_0\,
      S(2) => \gen_vad[2].avg_energy[2][7]_i_3_n_0\,
      S(1) => \gen_vad[2].avg_energy[2][7]_i_4_n_0\,
      S(0) => \gen_vad[2].avg_energy[2][7]_i_5_n_0\
    );
\gen_vad[2].avg_energy_reg[2][8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_7\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][8]\
    );
\gen_vad[2].avg_energy_reg[2][9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results122_out,
      CLR => state_i_2_n_0,
      D => \gen_vad[2].avg_energy_reg[2][11]_i_1_n_6\,
      Q => \gen_vad[2].avg_energy_reg_n_0_[2][9]\
    );
\gen_vad[2].vad_results[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg[2]_i_2_n_0\,
      I1 => \gen_vad[0].vad_results[0]_i_3_n_0\,
      I2 => index_reg(8),
      I3 => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      I4 => \gen_vad[2].vad_results_reg\,
      O => \gen_vad[2].vad_results[2]_i_1_n_0\
    );
\gen_vad[2].vad_results[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[26]\,
      I2 => \threshold_reg_n_0_[27]\,
      O => \gen_vad[2].vad_results[2]_i_10_n_0\
    );
\gen_vad[2].vad_results[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[25]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[2].vad_results[2]_i_11_n_0\
    );
\gen_vad[2].vad_results[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[23]\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][29]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[2].vad_results[2]_i_13_n_0\
    );
\gen_vad[2].vad_results[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[21]\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][27]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[2].vad_results[2]_i_14_n_0\
    );
\gen_vad[2].vad_results[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[19]\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][25]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[2].vad_results[2]_i_15_n_0\
    );
\gen_vad[2].vad_results[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[17]\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][23]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[2].vad_results[2]_i_16_n_0\
    );
\gen_vad[2].vad_results[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][29]\,
      I1 => \threshold_reg_n_0_[23]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[2].vad_results[2]_i_17_n_0\
    );
\gen_vad[2].vad_results[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][27]\,
      I1 => \threshold_reg_n_0_[21]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[2].vad_results[2]_i_18_n_0\
    );
\gen_vad[2].vad_results[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][25]\,
      I1 => \threshold_reg_n_0_[19]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[2].vad_results[2]_i_19_n_0\
    );
\gen_vad[2].vad_results[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][23]\,
      I1 => \threshold_reg_n_0_[17]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[2].vad_results[2]_i_20_n_0\
    );
\gen_vad[2].vad_results[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_115_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][21]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][20]\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \threshold_reg[14]_LDC_n_0\,
      I5 => \threshold_reg[14]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_22_n_0\
    );
\gen_vad[2].vad_results[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[15]_P_i_19_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][19]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][18]\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \threshold_reg[12]_LDC_n_0\,
      I5 => \threshold_reg[12]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_23_n_0\
    );
\gen_vad[2].vad_results[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_17_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][17]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][16]\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \threshold_reg[10]_LDC_n_0\,
      I5 => \threshold_reg[10]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_24_n_0\
    );
\gen_vad[2].vad_results[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_19_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][15]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][14]\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \threshold_reg[8]_LDC_n_0\,
      I5 => \threshold_reg[8]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_25_n_0\
    );
\gen_vad[2].vad_results[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][21]\,
      I1 => \threshold_reg[15]_P_n_0\,
      I2 => \threshold_reg[15]_LDC_n_0\,
      I3 => \threshold_reg[15]_C_n_0\,
      I4 => \gen_vad[2].avg_energy_reg_n_0_[2][20]\,
      I5 => \gen_vad[0].vad_results[0]_i_40_n_0\,
      O => \gen_vad[2].vad_results[2]_i_26_n_0\
    );
\gen_vad[2].vad_results[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][19]\,
      I1 => \threshold_reg[13]_P_n_0\,
      I2 => \threshold_reg[13]_LDC_n_0\,
      I3 => \threshold_reg[13]_C_n_0\,
      I4 => \gen_vad[2].avg_energy_reg_n_0_[2][18]\,
      I5 => \threshold[15]_P_i_20_n_0\,
      O => \gen_vad[2].vad_results[2]_i_27_n_0\
    );
\gen_vad[2].vad_results[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][17]\,
      I1 => \threshold_reg[11]_P_n_0\,
      I2 => \threshold_reg[11]_LDC_n_0\,
      I3 => \threshold_reg[11]_C_n_0\,
      I4 => \gen_vad[2].avg_energy_reg_n_0_[2][16]\,
      I5 => \threshold[11]_P_i_18_n_0\,
      O => \gen_vad[2].vad_results[2]_i_28_n_0\
    );
\gen_vad[2].vad_results[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][15]\,
      I1 => \threshold_reg[9]_P_n_0\,
      I2 => \threshold_reg[9]_LDC_n_0\,
      I3 => \threshold_reg[9]_C_n_0\,
      I4 => \gen_vad[2].avg_energy_reg_n_0_[2][14]\,
      I5 => \threshold[11]_P_i_20_n_0\,
      O => \gen_vad[2].vad_results[2]_i_29_n_0\
    );
\gen_vad[2].vad_results[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_17_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][13]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][12]\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \threshold_reg[6]_LDC_n_0\,
      I5 => \threshold_reg[6]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_30_n_0\
    );
\gen_vad[2].vad_results[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_19_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][11]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][10]\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \threshold_reg[4]_LDC_n_0\,
      I5 => \threshold_reg[4]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_31_n_0\
    );
\gen_vad[2].vad_results[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[3]_P_i_16_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][9]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][8]\,
      I3 => \threshold_reg[2]_C_n_0\,
      I4 => \threshold_reg[2]_LDC_n_0\,
      I5 => \threshold_reg[2]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_32_n_0\
    );
\gen_vad[2].vad_results[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_124_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][7]\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][6]\,
      I3 => \threshold_reg[0]_C_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_P_n_0\,
      O => \gen_vad[2].vad_results[2]_i_33_n_0\
    );
\gen_vad[2].vad_results[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][13]\,
      I1 => \threshold_reg[7]_P_n_0\,
      I2 => \threshold_reg[7]_LDC_n_0\,
      I3 => \threshold_reg[7]_C_n_0\,
      I4 => \gen_vad[2].avg_energy_reg_n_0_[2][12]\,
      I5 => \threshold[7]_P_i_18_n_0\,
      O => \gen_vad[2].vad_results[2]_i_34_n_0\
    );
\gen_vad[2].vad_results[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][11]\,
      I1 => \threshold_reg[5]_P_n_0\,
      I2 => \threshold_reg[5]_LDC_n_0\,
      I3 => \threshold_reg[5]_C_n_0\,
      I4 => \gen_vad[2].avg_energy_reg_n_0_[2][10]\,
      I5 => \threshold[7]_P_i_20_n_0\,
      O => \gen_vad[2].vad_results[2]_i_35_n_0\
    );
\gen_vad[2].vad_results[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][9]\,
      I1 => \threshold_reg[3]_P_n_0\,
      I2 => \threshold_reg[3]_LDC_n_0\,
      I3 => \threshold_reg[3]_C_n_0\,
      I4 => \gen_vad[2].avg_energy_reg_n_0_[2][8]\,
      I5 => \threshold[3]_P_i_17_n_0\,
      O => \gen_vad[2].vad_results[2]_i_36_n_0\
    );
\gen_vad[2].vad_results[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][7]\,
      I1 => \threshold[31]_i_124_n_0\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][6]\,
      I3 => \threshold_reg[0]_P_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_C_n_0\,
      O => \gen_vad[2].vad_results[2]_i_37_n_0\
    );
\gen_vad[2].vad_results[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      I1 => \gen_vad[2].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[30]\,
      O => \gen_vad[2].vad_results[2]_i_4_n_0\
    );
\gen_vad[2].vad_results[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[29]\,
      I2 => \threshold_reg_n_0_[28]\,
      O => \gen_vad[2].vad_results[2]_i_5_n_0\
    );
\gen_vad[2].vad_results[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[27]\,
      I2 => \threshold_reg_n_0_[26]\,
      O => \gen_vad[2].vad_results[2]_i_6_n_0\
    );
\gen_vad[2].vad_results[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[25]\,
      I1 => \gen_vad[2].vad_results_reg10\,
      I2 => \gen_vad[2].avg_energy_reg_n_0_[2][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[2].vad_results[2]_i_7_n_0\
    );
\gen_vad[2].vad_results[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \threshold_reg_n_0_[30]\,
      I1 => \gen_vad[2].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[31]\,
      O => \gen_vad[2].vad_results[2]_i_8_n_0\
    );
\gen_vad[2].vad_results[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[28]\,
      I2 => \threshold_reg_n_0_[29]\,
      O => \gen_vad[2].vad_results[2]_i_9_n_0\
    );
\gen_vad[2].vad_results_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => \gen_vad[2].vad_results[2]_i_1_n_0\,
      Q => \gen_vad[2].vad_results_reg\
    );
\gen_vad[2].vad_results_reg[2]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].vad_results_reg[2]_i_21_n_0\,
      CO(3) => \gen_vad[2].vad_results_reg[2]_i_12_n_0\,
      CO(2) => \gen_vad[2].vad_results_reg[2]_i_12_n_1\,
      CO(1) => \gen_vad[2].vad_results_reg[2]_i_12_n_2\,
      CO(0) => \gen_vad[2].vad_results_reg[2]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].vad_results[2]_i_22_n_0\,
      DI(2) => \gen_vad[2].vad_results[2]_i_23_n_0\,
      DI(1) => \gen_vad[2].vad_results[2]_i_24_n_0\,
      DI(0) => \gen_vad[2].vad_results[2]_i_25_n_0\,
      O(3 downto 0) => \NLW_gen_vad[2].vad_results_reg[2]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[2].vad_results[2]_i_26_n_0\,
      S(2) => \gen_vad[2].vad_results[2]_i_27_n_0\,
      S(1) => \gen_vad[2].vad_results[2]_i_28_n_0\,
      S(0) => \gen_vad[2].vad_results[2]_i_29_n_0\
    );
\gen_vad[2].vad_results_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].vad_results_reg[2]_i_3_n_0\,
      CO(3) => \gen_vad[2].vad_results_reg[2]_i_2_n_0\,
      CO(2) => \gen_vad[2].vad_results_reg[2]_i_2_n_1\,
      CO(1) => \gen_vad[2].vad_results_reg[2]_i_2_n_2\,
      CO(0) => \gen_vad[2].vad_results_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].vad_results[2]_i_4_n_0\,
      DI(2) => \gen_vad[2].vad_results[2]_i_5_n_0\,
      DI(1) => \gen_vad[2].vad_results[2]_i_6_n_0\,
      DI(0) => \gen_vad[2].vad_results[2]_i_7_n_0\,
      O(3 downto 0) => \NLW_gen_vad[2].vad_results_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[2].vad_results[2]_i_8_n_0\,
      S(2) => \gen_vad[2].vad_results[2]_i_9_n_0\,
      S(1) => \gen_vad[2].vad_results[2]_i_10_n_0\,
      S(0) => \gen_vad[2].vad_results[2]_i_11_n_0\
    );
\gen_vad[2].vad_results_reg[2]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[2].vad_results_reg[2]_i_21_n_0\,
      CO(2) => \gen_vad[2].vad_results_reg[2]_i_21_n_1\,
      CO(1) => \gen_vad[2].vad_results_reg[2]_i_21_n_2\,
      CO(0) => \gen_vad[2].vad_results_reg[2]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].vad_results[2]_i_30_n_0\,
      DI(2) => \gen_vad[2].vad_results[2]_i_31_n_0\,
      DI(1) => \gen_vad[2].vad_results[2]_i_32_n_0\,
      DI(0) => \gen_vad[2].vad_results[2]_i_33_n_0\,
      O(3 downto 0) => \NLW_gen_vad[2].vad_results_reg[2]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[2].vad_results[2]_i_34_n_0\,
      S(2) => \gen_vad[2].vad_results[2]_i_35_n_0\,
      S(1) => \gen_vad[2].vad_results[2]_i_36_n_0\,
      S(0) => \gen_vad[2].vad_results[2]_i_37_n_0\
    );
\gen_vad[2].vad_results_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[2].vad_results_reg[2]_i_12_n_0\,
      CO(3) => \gen_vad[2].vad_results_reg[2]_i_3_n_0\,
      CO(2) => \gen_vad[2].vad_results_reg[2]_i_3_n_1\,
      CO(1) => \gen_vad[2].vad_results_reg[2]_i_3_n_2\,
      CO(0) => \gen_vad[2].vad_results_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[2].vad_results[2]_i_13_n_0\,
      DI(2) => \gen_vad[2].vad_results[2]_i_14_n_0\,
      DI(1) => \gen_vad[2].vad_results[2]_i_15_n_0\,
      DI(0) => \gen_vad[2].vad_results[2]_i_16_n_0\,
      O(3 downto 0) => \NLW_gen_vad[2].vad_results_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[2].vad_results[2]_i_17_n_0\,
      S(2) => \gen_vad[2].vad_results[2]_i_18_n_0\,
      S(1) => \gen_vad[2].vad_results[2]_i_19_n_0\,
      S(0) => \gen_vad[2].vad_results[2]_i_20_n_0\
    );
\gen_vad[3].avg_energy[3][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][12]\,
      I1 => energy_n_93,
      O => \gen_vad[3].avg_energy[3][11]_i_2_n_0\
    );
\gen_vad[3].avg_energy[3][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][11]\,
      I1 => energy_n_94,
      O => \gen_vad[3].avg_energy[3][11]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][10]\,
      I1 => energy_n_95,
      O => \gen_vad[3].avg_energy[3][11]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][9]\,
      I1 => energy_n_96,
      O => \gen_vad[3].avg_energy[3][11]_i_5_n_0\
    );
\gen_vad[3].avg_energy[3][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][16]\,
      I1 => energy_n_89,
      O => \gen_vad[3].avg_energy[3][15]_i_2_n_0\
    );
\gen_vad[3].avg_energy[3][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][15]\,
      I1 => energy_n_90,
      O => \gen_vad[3].avg_energy[3][15]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][14]\,
      I1 => energy_n_91,
      O => \gen_vad[3].avg_energy[3][15]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][13]\,
      I1 => energy_n_92,
      O => \gen_vad[3].avg_energy[3][15]_i_5_n_0\
    );
\gen_vad[3].avg_energy[3][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][20]\,
      I1 => energy_n_85,
      O => \gen_vad[3].avg_energy[3][19]_i_2_n_0\
    );
\gen_vad[3].avg_energy[3][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][19]\,
      I1 => energy_n_86,
      O => \gen_vad[3].avg_energy[3][19]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][18]\,
      I1 => energy_n_87,
      O => \gen_vad[3].avg_energy[3][19]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][17]\,
      I1 => energy_n_88,
      O => \gen_vad[3].avg_energy[3][19]_i_5_n_0\
    );
\gen_vad[3].avg_energy[3][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][24]\,
      I1 => energy_n_81,
      O => \gen_vad[3].avg_energy[3][23]_i_2_n_0\
    );
\gen_vad[3].avg_energy[3][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][23]\,
      I1 => energy_n_82,
      O => \gen_vad[3].avg_energy[3][23]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][22]\,
      I1 => energy_n_83,
      O => \gen_vad[3].avg_energy[3][23]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][21]\,
      I1 => energy_n_84,
      O => \gen_vad[3].avg_energy[3][23]_i_5_n_0\
    );
\gen_vad[3].avg_energy[3][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][28]\,
      I1 => energy_n_77,
      O => \gen_vad[3].avg_energy[3][27]_i_2_n_0\
    );
\gen_vad[3].avg_energy[3][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][27]\,
      I1 => energy_n_78,
      O => \gen_vad[3].avg_energy[3][27]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][26]\,
      I1 => energy_n_79,
      O => \gen_vad[3].avg_energy[3][27]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][25]\,
      I1 => energy_n_80,
      O => \gen_vad[3].avg_energy[3][27]_i_5_n_0\
    );
\gen_vad[3].avg_energy[3][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => index_reg(9),
      I1 => index_reg(10),
      I2 => index_reg(11),
      I3 => state_reg_n_0,
      I4 => s_axis_data_tvalid,
      O => \gen_vad[3].avg_energy[3][31]_i_1_n_0\
    );
\gen_vad[3].avg_energy[3][31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg10\,
      O => \gen_vad[3].avg_energy[3][31]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg10\,
      I1 => p_0_in0,
      O => \gen_vad[3].avg_energy[3][31]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][30]\,
      I1 => energy_n_75,
      O => \gen_vad[3].avg_energy[3][31]_i_5_n_0\
    );
\gen_vad[3].avg_energy[3][31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][29]\,
      I1 => energy_n_76,
      O => \gen_vad[3].avg_energy[3][31]_i_6_n_0\
    );
\gen_vad[3].avg_energy[3][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][4]\,
      I1 => energy_n_101,
      O => \gen_vad[3].avg_energy[3][3]_i_2_n_0\
    );
\gen_vad[3].avg_energy[3][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][3]\,
      I1 => energy_n_102,
      O => \gen_vad[3].avg_energy[3][3]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][2]\,
      I1 => energy_n_103,
      O => \gen_vad[3].avg_energy[3][3]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][1]\,
      I1 => energy_n_104,
      O => \gen_vad[3].avg_energy[3][3]_i_5_n_0\
    );
\gen_vad[3].avg_energy[3][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][8]\,
      I1 => energy_n_97,
      O => \gen_vad[3].avg_energy[3][7]_i_2_n_0\
    );
\gen_vad[3].avg_energy[3][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][7]\,
      I1 => energy_n_98,
      O => \gen_vad[3].avg_energy[3][7]_i_3_n_0\
    );
\gen_vad[3].avg_energy[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][6]\,
      I1 => energy_n_99,
      O => \gen_vad[3].avg_energy[3][7]_i_4_n_0\
    );
\gen_vad[3].avg_energy[3][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][5]\,
      I1 => energy_n_100,
      O => \gen_vad[3].avg_energy[3][7]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][10]\
    );
\gen_vad[3].avg_energy_reg[3][11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_4\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][11]\
    );
\gen_vad[3].avg_energy_reg[3][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_0\,
      CO(3) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_0\,
      CO(2) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].avg_energy_reg_n_0_[3][12]\,
      DI(2) => \gen_vad[3].avg_energy_reg_n_0_[3][11]\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][10]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][9]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_6\,
      O(0) => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_7\,
      S(3) => \gen_vad[3].avg_energy[3][11]_i_2_n_0\,
      S(2) => \gen_vad[3].avg_energy[3][11]_i_3_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][11]_i_4_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][11]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_7\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][12]\
    );
\gen_vad[3].avg_energy_reg[3][13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][13]\
    );
\gen_vad[3].avg_energy_reg[3][14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][14]\
    );
\gen_vad[3].avg_energy_reg[3][15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_4\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][15]\
    );
\gen_vad[3].avg_energy_reg[3][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_0\,
      CO(3) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_0\,
      CO(2) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].avg_energy_reg_n_0_[3][16]\,
      DI(2) => \gen_vad[3].avg_energy_reg_n_0_[3][15]\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][14]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][13]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_6\,
      O(0) => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_7\,
      S(3) => \gen_vad[3].avg_energy[3][15]_i_2_n_0\,
      S(2) => \gen_vad[3].avg_energy[3][15]_i_3_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][15]_i_4_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][15]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_7\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][16]\
    );
\gen_vad[3].avg_energy_reg[3][17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][17]\
    );
\gen_vad[3].avg_energy_reg[3][18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][18]\
    );
\gen_vad[3].avg_energy_reg[3][19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_4\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][19]\
    );
\gen_vad[3].avg_energy_reg[3][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].avg_energy_reg[3][15]_i_1_n_0\,
      CO(3) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_0\,
      CO(2) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].avg_energy_reg_n_0_[3][20]\,
      DI(2) => \gen_vad[3].avg_energy_reg_n_0_[3][19]\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][18]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][17]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_6\,
      O(0) => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_7\,
      S(3) => \gen_vad[3].avg_energy[3][19]_i_2_n_0\,
      S(2) => \gen_vad[3].avg_energy[3][19]_i_3_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][19]_i_4_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][19]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][1]\
    );
\gen_vad[3].avg_energy_reg[3][20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_7\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][20]\
    );
\gen_vad[3].avg_energy_reg[3][21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][21]\
    );
\gen_vad[3].avg_energy_reg[3][22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][22]\
    );
\gen_vad[3].avg_energy_reg[3][23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_4\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][23]\
    );
\gen_vad[3].avg_energy_reg[3][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].avg_energy_reg[3][19]_i_1_n_0\,
      CO(3) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_0\,
      CO(2) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].avg_energy_reg_n_0_[3][24]\,
      DI(2) => \gen_vad[3].avg_energy_reg_n_0_[3][23]\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][22]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][21]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_6\,
      O(0) => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_7\,
      S(3) => \gen_vad[3].avg_energy[3][23]_i_2_n_0\,
      S(2) => \gen_vad[3].avg_energy[3][23]_i_3_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][23]_i_4_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][23]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_7\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][24]\
    );
\gen_vad[3].avg_energy_reg[3][25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][25]\
    );
\gen_vad[3].avg_energy_reg[3][26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][26]\
    );
\gen_vad[3].avg_energy_reg[3][27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_4\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][27]\
    );
\gen_vad[3].avg_energy_reg[3][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].avg_energy_reg[3][23]_i_1_n_0\,
      CO(3) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_0\,
      CO(2) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].avg_energy_reg_n_0_[3][28]\,
      DI(2) => \gen_vad[3].avg_energy_reg_n_0_[3][27]\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][26]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][25]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_6\,
      O(0) => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_7\,
      S(3) => \gen_vad[3].avg_energy[3][27]_i_2_n_0\,
      S(2) => \gen_vad[3].avg_energy[3][27]_i_3_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][27]_i_4_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][27]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_7\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][28]\
    );
\gen_vad[3].avg_energy_reg[3][29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][29]\
    );
\gen_vad[3].avg_energy_reg[3][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][2]\
    );
\gen_vad[3].avg_energy_reg[3][30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][30]\
    );
\gen_vad[3].avg_energy_reg[3][31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_4\,
      Q => \gen_vad[3].vad_results_reg10\
    );
\gen_vad[3].avg_energy_reg[3][31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].avg_energy_reg[3][27]_i_1_n_0\,
      CO(3) => \NLW_gen_vad[3].avg_energy_reg[3][31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_vad[3].avg_energy[3][31]_i_3_n_0\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][30]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][29]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_6\,
      O(0) => \gen_vad[3].avg_energy_reg[3][31]_i_2_n_7\,
      S(3) => '1',
      S(2) => \gen_vad[3].avg_energy[3][31]_i_4_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][31]_i_5_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][31]_i_6_n_0\
    );
\gen_vad[3].avg_energy_reg[3][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_4\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][3]\
    );
\gen_vad[3].avg_energy_reg[3][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_0\,
      CO(2) => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].avg_energy_reg_n_0_[3][4]\,
      DI(2) => \gen_vad[3].avg_energy_reg_n_0_[3][3]\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][2]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][1]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_6\,
      O(0) => \NLW_gen_vad[3].avg_energy_reg[3][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_vad[3].avg_energy[3][3]_i_2_n_0\,
      S(2) => \gen_vad[3].avg_energy[3][3]_i_3_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][3]_i_4_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][3]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_7\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][4]\
    );
\gen_vad[3].avg_energy_reg[3][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][5]\
    );
\gen_vad[3].avg_energy_reg[3][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_5\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][6]\
    );
\gen_vad[3].avg_energy_reg[3][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_4\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][7]\
    );
\gen_vad[3].avg_energy_reg[3][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].avg_energy_reg[3][3]_i_1_n_0\,
      CO(3) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_0\,
      CO(2) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_1\,
      CO(1) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_2\,
      CO(0) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].avg_energy_reg_n_0_[3][8]\,
      DI(2) => \gen_vad[3].avg_energy_reg_n_0_[3][7]\,
      DI(1) => \gen_vad[3].avg_energy_reg_n_0_[3][6]\,
      DI(0) => \gen_vad[3].avg_energy_reg_n_0_[3][5]\,
      O(3) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_4\,
      O(2) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_5\,
      O(1) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_6\,
      O(0) => \gen_vad[3].avg_energy_reg[3][7]_i_1_n_7\,
      S(3) => \gen_vad[3].avg_energy[3][7]_i_2_n_0\,
      S(2) => \gen_vad[3].avg_energy[3][7]_i_3_n_0\,
      S(1) => \gen_vad[3].avg_energy[3][7]_i_4_n_0\,
      S(0) => \gen_vad[3].avg_energy[3][7]_i_5_n_0\
    );
\gen_vad[3].avg_energy_reg[3][8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_7\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][8]\
    );
\gen_vad[3].avg_energy_reg[3][9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \gen_vad[3].avg_energy[3][31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \gen_vad[3].avg_energy_reg[3][11]_i_1_n_6\,
      Q => \gen_vad[3].avg_energy_reg_n_0_[3][9]\
    );
\gen_vad[3].vad_results[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg[3]_i_2_n_0\,
      I1 => \gen_vad[0].vad_results[0]_i_3_n_0\,
      I2 => \gen_vad[1].vad_results[1]_i_3_n_0\,
      I3 => index_reg(9),
      I4 => index_reg(8),
      I5 => \gen_vad[3].vad_results_reg\,
      O => \gen_vad[3].vad_results[3]_i_1_n_0\
    );
\gen_vad[3].vad_results[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[26]\,
      I2 => \threshold_reg_n_0_[27]\,
      O => \gen_vad[3].vad_results[3]_i_10_n_0\
    );
\gen_vad[3].vad_results[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[25]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[3].vad_results[3]_i_11_n_0\
    );
\gen_vad[3].vad_results[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[23]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][29]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[3].vad_results[3]_i_13_n_0\
    );
\gen_vad[3].vad_results[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[21]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][27]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[3].vad_results[3]_i_14_n_0\
    );
\gen_vad[3].vad_results[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[19]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][25]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[3].vad_results[3]_i_15_n_0\
    );
\gen_vad[3].vad_results[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[17]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][23]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[3].vad_results[3]_i_16_n_0\
    );
\gen_vad[3].vad_results[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][29]\,
      I1 => \threshold_reg_n_0_[23]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[3].vad_results[3]_i_17_n_0\
    );
\gen_vad[3].vad_results[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][27]\,
      I1 => \threshold_reg_n_0_[21]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[3].vad_results[3]_i_18_n_0\
    );
\gen_vad[3].vad_results[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][25]\,
      I1 => \threshold_reg_n_0_[19]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[3].vad_results[3]_i_19_n_0\
    );
\gen_vad[3].vad_results[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][23]\,
      I1 => \threshold_reg_n_0_[17]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[3].vad_results[3]_i_20_n_0\
    );
\gen_vad[3].vad_results[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_115_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][21]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][20]\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \threshold_reg[14]_LDC_n_0\,
      I5 => \threshold_reg[14]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_22_n_0\
    );
\gen_vad[3].vad_results[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[15]_P_i_19_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][19]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][18]\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \threshold_reg[12]_LDC_n_0\,
      I5 => \threshold_reg[12]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_23_n_0\
    );
\gen_vad[3].vad_results[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_17_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][17]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][16]\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \threshold_reg[10]_LDC_n_0\,
      I5 => \threshold_reg[10]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_24_n_0\
    );
\gen_vad[3].vad_results[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_19_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][15]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][14]\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \threshold_reg[8]_LDC_n_0\,
      I5 => \threshold_reg[8]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_25_n_0\
    );
\gen_vad[3].vad_results[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][21]\,
      I1 => \threshold_reg[15]_P_n_0\,
      I2 => \threshold_reg[15]_LDC_n_0\,
      I3 => \threshold_reg[15]_C_n_0\,
      I4 => \gen_vad[3].avg_energy_reg_n_0_[3][20]\,
      I5 => \gen_vad[0].vad_results[0]_i_40_n_0\,
      O => \gen_vad[3].vad_results[3]_i_26_n_0\
    );
\gen_vad[3].vad_results[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][19]\,
      I1 => \threshold_reg[13]_P_n_0\,
      I2 => \threshold_reg[13]_LDC_n_0\,
      I3 => \threshold_reg[13]_C_n_0\,
      I4 => \gen_vad[3].avg_energy_reg_n_0_[3][18]\,
      I5 => \threshold[15]_P_i_20_n_0\,
      O => \gen_vad[3].vad_results[3]_i_27_n_0\
    );
\gen_vad[3].vad_results[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][17]\,
      I1 => \threshold_reg[11]_P_n_0\,
      I2 => \threshold_reg[11]_LDC_n_0\,
      I3 => \threshold_reg[11]_C_n_0\,
      I4 => \gen_vad[3].avg_energy_reg_n_0_[3][16]\,
      I5 => \threshold[11]_P_i_18_n_0\,
      O => \gen_vad[3].vad_results[3]_i_28_n_0\
    );
\gen_vad[3].vad_results[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][15]\,
      I1 => \threshold_reg[9]_P_n_0\,
      I2 => \threshold_reg[9]_LDC_n_0\,
      I3 => \threshold_reg[9]_C_n_0\,
      I4 => \gen_vad[3].avg_energy_reg_n_0_[3][14]\,
      I5 => \threshold[11]_P_i_20_n_0\,
      O => \gen_vad[3].vad_results[3]_i_29_n_0\
    );
\gen_vad[3].vad_results[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_17_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][13]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][12]\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \threshold_reg[6]_LDC_n_0\,
      I5 => \threshold_reg[6]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_30_n_0\
    );
\gen_vad[3].vad_results[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_19_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][11]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][10]\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \threshold_reg[4]_LDC_n_0\,
      I5 => \threshold_reg[4]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_31_n_0\
    );
\gen_vad[3].vad_results[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[3]_P_i_16_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][9]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][8]\,
      I3 => \threshold_reg[2]_C_n_0\,
      I4 => \threshold_reg[2]_LDC_n_0\,
      I5 => \threshold_reg[2]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_32_n_0\
    );
\gen_vad[3].vad_results[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_124_n_0\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][7]\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][6]\,
      I3 => \threshold_reg[0]_C_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_P_n_0\,
      O => \gen_vad[3].vad_results[3]_i_33_n_0\
    );
\gen_vad[3].vad_results[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][13]\,
      I1 => \threshold_reg[7]_P_n_0\,
      I2 => \threshold_reg[7]_LDC_n_0\,
      I3 => \threshold_reg[7]_C_n_0\,
      I4 => \gen_vad[3].avg_energy_reg_n_0_[3][12]\,
      I5 => \threshold[7]_P_i_18_n_0\,
      O => \gen_vad[3].vad_results[3]_i_34_n_0\
    );
\gen_vad[3].vad_results[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][11]\,
      I1 => \threshold_reg[5]_P_n_0\,
      I2 => \threshold_reg[5]_LDC_n_0\,
      I3 => \threshold_reg[5]_C_n_0\,
      I4 => \gen_vad[3].avg_energy_reg_n_0_[3][10]\,
      I5 => \threshold[7]_P_i_20_n_0\,
      O => \gen_vad[3].vad_results[3]_i_35_n_0\
    );
\gen_vad[3].vad_results[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][9]\,
      I1 => \threshold_reg[3]_P_n_0\,
      I2 => \threshold_reg[3]_LDC_n_0\,
      I3 => \threshold_reg[3]_C_n_0\,
      I4 => \gen_vad[3].avg_energy_reg_n_0_[3][8]\,
      I5 => \threshold[3]_P_i_17_n_0\,
      O => \gen_vad[3].vad_results[3]_i_36_n_0\
    );
\gen_vad[3].vad_results[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \gen_vad[3].avg_energy_reg_n_0_[3][7]\,
      I1 => \threshold[31]_i_124_n_0\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][6]\,
      I3 => \threshold_reg[0]_P_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_C_n_0\,
      O => \gen_vad[3].vad_results[3]_i_37_n_0\
    );
\gen_vad[3].vad_results[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      I1 => \gen_vad[3].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[30]\,
      O => \gen_vad[3].vad_results[3]_i_4_n_0\
    );
\gen_vad[3].vad_results[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[29]\,
      I2 => \threshold_reg_n_0_[28]\,
      O => \gen_vad[3].vad_results[3]_i_5_n_0\
    );
\gen_vad[3].vad_results[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[27]\,
      I2 => \threshold_reg_n_0_[26]\,
      O => \gen_vad[3].vad_results[3]_i_6_n_0\
    );
\gen_vad[3].vad_results[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[25]\,
      I1 => \gen_vad[3].vad_results_reg10\,
      I2 => \gen_vad[3].avg_energy_reg_n_0_[3][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[3].vad_results[3]_i_7_n_0\
    );
\gen_vad[3].vad_results[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \threshold_reg_n_0_[30]\,
      I1 => \gen_vad[3].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[31]\,
      O => \gen_vad[3].vad_results[3]_i_8_n_0\
    );
\gen_vad[3].vad_results[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[3].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[28]\,
      I2 => \threshold_reg_n_0_[29]\,
      O => \gen_vad[3].vad_results[3]_i_9_n_0\
    );
\gen_vad[3].vad_results_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => \gen_vad[3].vad_results[3]_i_1_n_0\,
      Q => \gen_vad[3].vad_results_reg\
    );
\gen_vad[3].vad_results_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].vad_results_reg[3]_i_21_n_0\,
      CO(3) => \gen_vad[3].vad_results_reg[3]_i_12_n_0\,
      CO(2) => \gen_vad[3].vad_results_reg[3]_i_12_n_1\,
      CO(1) => \gen_vad[3].vad_results_reg[3]_i_12_n_2\,
      CO(0) => \gen_vad[3].vad_results_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].vad_results[3]_i_22_n_0\,
      DI(2) => \gen_vad[3].vad_results[3]_i_23_n_0\,
      DI(1) => \gen_vad[3].vad_results[3]_i_24_n_0\,
      DI(0) => \gen_vad[3].vad_results[3]_i_25_n_0\,
      O(3 downto 0) => \NLW_gen_vad[3].vad_results_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[3].vad_results[3]_i_26_n_0\,
      S(2) => \gen_vad[3].vad_results[3]_i_27_n_0\,
      S(1) => \gen_vad[3].vad_results[3]_i_28_n_0\,
      S(0) => \gen_vad[3].vad_results[3]_i_29_n_0\
    );
\gen_vad[3].vad_results_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].vad_results_reg[3]_i_3_n_0\,
      CO(3) => \gen_vad[3].vad_results_reg[3]_i_2_n_0\,
      CO(2) => \gen_vad[3].vad_results_reg[3]_i_2_n_1\,
      CO(1) => \gen_vad[3].vad_results_reg[3]_i_2_n_2\,
      CO(0) => \gen_vad[3].vad_results_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].vad_results[3]_i_4_n_0\,
      DI(2) => \gen_vad[3].vad_results[3]_i_5_n_0\,
      DI(1) => \gen_vad[3].vad_results[3]_i_6_n_0\,
      DI(0) => \gen_vad[3].vad_results[3]_i_7_n_0\,
      O(3 downto 0) => \NLW_gen_vad[3].vad_results_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[3].vad_results[3]_i_8_n_0\,
      S(2) => \gen_vad[3].vad_results[3]_i_9_n_0\,
      S(1) => \gen_vad[3].vad_results[3]_i_10_n_0\,
      S(0) => \gen_vad[3].vad_results[3]_i_11_n_0\
    );
\gen_vad[3].vad_results_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[3].vad_results_reg[3]_i_21_n_0\,
      CO(2) => \gen_vad[3].vad_results_reg[3]_i_21_n_1\,
      CO(1) => \gen_vad[3].vad_results_reg[3]_i_21_n_2\,
      CO(0) => \gen_vad[3].vad_results_reg[3]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].vad_results[3]_i_30_n_0\,
      DI(2) => \gen_vad[3].vad_results[3]_i_31_n_0\,
      DI(1) => \gen_vad[3].vad_results[3]_i_32_n_0\,
      DI(0) => \gen_vad[3].vad_results[3]_i_33_n_0\,
      O(3 downto 0) => \NLW_gen_vad[3].vad_results_reg[3]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[3].vad_results[3]_i_34_n_0\,
      S(2) => \gen_vad[3].vad_results[3]_i_35_n_0\,
      S(1) => \gen_vad[3].vad_results[3]_i_36_n_0\,
      S(0) => \gen_vad[3].vad_results[3]_i_37_n_0\
    );
\gen_vad[3].vad_results_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[3].vad_results_reg[3]_i_12_n_0\,
      CO(3) => \gen_vad[3].vad_results_reg[3]_i_3_n_0\,
      CO(2) => \gen_vad[3].vad_results_reg[3]_i_3_n_1\,
      CO(1) => \gen_vad[3].vad_results_reg[3]_i_3_n_2\,
      CO(0) => \gen_vad[3].vad_results_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[3].vad_results[3]_i_13_n_0\,
      DI(2) => \gen_vad[3].vad_results[3]_i_14_n_0\,
      DI(1) => \gen_vad[3].vad_results[3]_i_15_n_0\,
      DI(0) => \gen_vad[3].vad_results[3]_i_16_n_0\,
      O(3 downto 0) => \NLW_gen_vad[3].vad_results_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[3].vad_results[3]_i_17_n_0\,
      S(2) => \gen_vad[3].vad_results[3]_i_18_n_0\,
      S(1) => \gen_vad[3].vad_results[3]_i_19_n_0\,
      S(0) => \gen_vad[3].vad_results[3]_i_20_n_0\
    );
\gen_vad[4].avg_energy[4][11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][12]\,
      I1 => energy_n_93,
      O => \gen_vad[4].avg_energy[4][11]_i_2_n_0\
    );
\gen_vad[4].avg_energy[4][11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][11]\,
      I1 => energy_n_94,
      O => \gen_vad[4].avg_energy[4][11]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][10]\,
      I1 => energy_n_95,
      O => \gen_vad[4].avg_energy[4][11]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][9]\,
      I1 => energy_n_96,
      O => \gen_vad[4].avg_energy[4][11]_i_5_n_0\
    );
\gen_vad[4].avg_energy[4][15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][16]\,
      I1 => energy_n_89,
      O => \gen_vad[4].avg_energy[4][15]_i_2_n_0\
    );
\gen_vad[4].avg_energy[4][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][15]\,
      I1 => energy_n_90,
      O => \gen_vad[4].avg_energy[4][15]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][14]\,
      I1 => energy_n_91,
      O => \gen_vad[4].avg_energy[4][15]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][13]\,
      I1 => energy_n_92,
      O => \gen_vad[4].avg_energy[4][15]_i_5_n_0\
    );
\gen_vad[4].avg_energy[4][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][20]\,
      I1 => energy_n_85,
      O => \gen_vad[4].avg_energy[4][19]_i_2_n_0\
    );
\gen_vad[4].avg_energy[4][19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][19]\,
      I1 => energy_n_86,
      O => \gen_vad[4].avg_energy[4][19]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][18]\,
      I1 => energy_n_87,
      O => \gen_vad[4].avg_energy[4][19]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][17]\,
      I1 => energy_n_88,
      O => \gen_vad[4].avg_energy[4][19]_i_5_n_0\
    );
\gen_vad[4].avg_energy[4][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][24]\,
      I1 => energy_n_81,
      O => \gen_vad[4].avg_energy[4][23]_i_2_n_0\
    );
\gen_vad[4].avg_energy[4][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][23]\,
      I1 => energy_n_82,
      O => \gen_vad[4].avg_energy[4][23]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][22]\,
      I1 => energy_n_83,
      O => \gen_vad[4].avg_energy[4][23]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][21]\,
      I1 => energy_n_84,
      O => \gen_vad[4].avg_energy[4][23]_i_5_n_0\
    );
\gen_vad[4].avg_energy[4][27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][28]\,
      I1 => energy_n_77,
      O => \gen_vad[4].avg_energy[4][27]_i_2_n_0\
    );
\gen_vad[4].avg_energy[4][27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][27]\,
      I1 => energy_n_78,
      O => \gen_vad[4].avg_energy[4][27]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][26]\,
      I1 => energy_n_79,
      O => \gen_vad[4].avg_energy[4][27]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][25]\,
      I1 => energy_n_80,
      O => \gen_vad[4].avg_energy[4][27]_i_5_n_0\
    );
\gen_vad[4].avg_energy[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060000000000"
    )
        port map (
      I0 => index_reg(8),
      I1 => index_reg(9),
      I2 => index_reg(10),
      I3 => index_reg(11),
      I4 => state_reg_n_0,
      I5 => s_axis_data_tvalid,
      O => vad_results1
    );
\gen_vad[4].avg_energy[4][31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg10\,
      O => \gen_vad[4].avg_energy[4][31]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg10\,
      I1 => p_0_in0,
      O => \gen_vad[4].avg_energy[4][31]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][30]\,
      I1 => energy_n_75,
      O => \gen_vad[4].avg_energy[4][31]_i_5_n_0\
    );
\gen_vad[4].avg_energy[4][31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][29]\,
      I1 => energy_n_76,
      O => \gen_vad[4].avg_energy[4][31]_i_6_n_0\
    );
\gen_vad[4].avg_energy[4][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][4]\,
      I1 => energy_n_101,
      O => \gen_vad[4].avg_energy[4][3]_i_2_n_0\
    );
\gen_vad[4].avg_energy[4][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][3]\,
      I1 => energy_n_102,
      O => \gen_vad[4].avg_energy[4][3]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][2]\,
      I1 => energy_n_103,
      O => \gen_vad[4].avg_energy[4][3]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][1]\,
      I1 => energy_n_104,
      O => \gen_vad[4].avg_energy[4][3]_i_5_n_0\
    );
\gen_vad[4].avg_energy[4][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][8]\,
      I1 => energy_n_97,
      O => \gen_vad[4].avg_energy[4][7]_i_2_n_0\
    );
\gen_vad[4].avg_energy[4][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][7]\,
      I1 => energy_n_98,
      O => \gen_vad[4].avg_energy[4][7]_i_3_n_0\
    );
\gen_vad[4].avg_energy[4][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][6]\,
      I1 => energy_n_99,
      O => \gen_vad[4].avg_energy[4][7]_i_4_n_0\
    );
\gen_vad[4].avg_energy[4][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][5]\,
      I1 => energy_n_100,
      O => \gen_vad[4].avg_energy[4][7]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(10),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][10]\
    );
\gen_vad[4].avg_energy_reg[4][11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(11),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][11]\
    );
\gen_vad[4].avg_energy_reg[4][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].avg_energy_reg[4][7]_i_1_n_0\,
      CO(3) => \gen_vad[4].avg_energy_reg[4][11]_i_1_n_0\,
      CO(2) => \gen_vad[4].avg_energy_reg[4][11]_i_1_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][11]_i_1_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].avg_energy_reg_n_0_[4][12]\,
      DI(2) => \gen_vad[4].avg_energy_reg_n_0_[4][11]\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][10]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][9]\,
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \gen_vad[4].avg_energy[4][11]_i_2_n_0\,
      S(2) => \gen_vad[4].avg_energy[4][11]_i_3_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][11]_i_4_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][11]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(12),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][12]\
    );
\gen_vad[4].avg_energy_reg[4][13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(13),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][13]\
    );
\gen_vad[4].avg_energy_reg[4][14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(14),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][14]\
    );
\gen_vad[4].avg_energy_reg[4][15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(15),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][15]\
    );
\gen_vad[4].avg_energy_reg[4][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].avg_energy_reg[4][11]_i_1_n_0\,
      CO(3) => \gen_vad[4].avg_energy_reg[4][15]_i_1_n_0\,
      CO(2) => \gen_vad[4].avg_energy_reg[4][15]_i_1_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][15]_i_1_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].avg_energy_reg_n_0_[4][16]\,
      DI(2) => \gen_vad[4].avg_energy_reg_n_0_[4][15]\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][14]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][13]\,
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \gen_vad[4].avg_energy[4][15]_i_2_n_0\,
      S(2) => \gen_vad[4].avg_energy[4][15]_i_3_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][15]_i_4_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][15]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(16),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][16]\
    );
\gen_vad[4].avg_energy_reg[4][17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(17),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][17]\
    );
\gen_vad[4].avg_energy_reg[4][18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(18),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][18]\
    );
\gen_vad[4].avg_energy_reg[4][19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(19),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][19]\
    );
\gen_vad[4].avg_energy_reg[4][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].avg_energy_reg[4][15]_i_1_n_0\,
      CO(3) => \gen_vad[4].avg_energy_reg[4][19]_i_1_n_0\,
      CO(2) => \gen_vad[4].avg_energy_reg[4][19]_i_1_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][19]_i_1_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].avg_energy_reg_n_0_[4][20]\,
      DI(2) => \gen_vad[4].avg_energy_reg_n_0_[4][19]\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][18]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][17]\,
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \gen_vad[4].avg_energy[4][19]_i_2_n_0\,
      S(2) => \gen_vad[4].avg_energy[4][19]_i_3_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][19]_i_4_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][19]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(1),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][1]\
    );
\gen_vad[4].avg_energy_reg[4][20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(20),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][20]\
    );
\gen_vad[4].avg_energy_reg[4][21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(21),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][21]\
    );
\gen_vad[4].avg_energy_reg[4][22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(22),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][22]\
    );
\gen_vad[4].avg_energy_reg[4][23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(23),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][23]\
    );
\gen_vad[4].avg_energy_reg[4][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].avg_energy_reg[4][19]_i_1_n_0\,
      CO(3) => \gen_vad[4].avg_energy_reg[4][23]_i_1_n_0\,
      CO(2) => \gen_vad[4].avg_energy_reg[4][23]_i_1_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][23]_i_1_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].avg_energy_reg_n_0_[4][24]\,
      DI(2) => \gen_vad[4].avg_energy_reg_n_0_[4][23]\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][22]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][21]\,
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \gen_vad[4].avg_energy[4][23]_i_2_n_0\,
      S(2) => \gen_vad[4].avg_energy[4][23]_i_3_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][23]_i_4_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][23]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(24),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][24]\
    );
\gen_vad[4].avg_energy_reg[4][25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(25),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][25]\
    );
\gen_vad[4].avg_energy_reg[4][26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(26),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][26]\
    );
\gen_vad[4].avg_energy_reg[4][27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(27),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][27]\
    );
\gen_vad[4].avg_energy_reg[4][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].avg_energy_reg[4][23]_i_1_n_0\,
      CO(3) => \gen_vad[4].avg_energy_reg[4][27]_i_1_n_0\,
      CO(2) => \gen_vad[4].avg_energy_reg[4][27]_i_1_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][27]_i_1_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].avg_energy_reg_n_0_[4][28]\,
      DI(2) => \gen_vad[4].avg_energy_reg_n_0_[4][27]\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][26]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][25]\,
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \gen_vad[4].avg_energy[4][27]_i_2_n_0\,
      S(2) => \gen_vad[4].avg_energy[4][27]_i_3_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][27]_i_4_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][27]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(28),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][28]\
    );
\gen_vad[4].avg_energy_reg[4][29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(29),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][29]\
    );
\gen_vad[4].avg_energy_reg[4][2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(2),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][2]\
    );
\gen_vad[4].avg_energy_reg[4][30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(30),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][30]\
    );
\gen_vad[4].avg_energy_reg[4][31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(31),
      Q => \gen_vad[4].vad_results_reg10\
    );
\gen_vad[4].avg_energy_reg[4][31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].avg_energy_reg[4][27]_i_1_n_0\,
      CO(3) => \NLW_gen_vad[4].avg_energy_reg[4][31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gen_vad[4].avg_energy_reg[4][31]_i_2_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][31]_i_2_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gen_vad[4].avg_energy[4][31]_i_3_n_0\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][30]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][29]\,
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => '1',
      S(2) => \gen_vad[4].avg_energy[4][31]_i_4_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][31]_i_5_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][31]_i_6_n_0\
    );
\gen_vad[4].avg_energy_reg[4][3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(3),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][3]\
    );
\gen_vad[4].avg_energy_reg[4][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[4].avg_energy_reg[4][3]_i_1_n_0\,
      CO(2) => \gen_vad[4].avg_energy_reg[4][3]_i_1_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][3]_i_1_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].avg_energy_reg_n_0_[4][4]\,
      DI(2) => \gen_vad[4].avg_energy_reg_n_0_[4][3]\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][2]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][1]\,
      O(3 downto 1) => p_0_in(3 downto 1),
      O(0) => \NLW_gen_vad[4].avg_energy_reg[4][3]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_vad[4].avg_energy[4][3]_i_2_n_0\,
      S(2) => \gen_vad[4].avg_energy[4][3]_i_3_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][3]_i_4_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][3]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(4),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][4]\
    );
\gen_vad[4].avg_energy_reg[4][5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(5),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][5]\
    );
\gen_vad[4].avg_energy_reg[4][6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(6),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][6]\
    );
\gen_vad[4].avg_energy_reg[4][7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(7),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][7]\
    );
\gen_vad[4].avg_energy_reg[4][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].avg_energy_reg[4][3]_i_1_n_0\,
      CO(3) => \gen_vad[4].avg_energy_reg[4][7]_i_1_n_0\,
      CO(2) => \gen_vad[4].avg_energy_reg[4][7]_i_1_n_1\,
      CO(1) => \gen_vad[4].avg_energy_reg[4][7]_i_1_n_2\,
      CO(0) => \gen_vad[4].avg_energy_reg[4][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].avg_energy_reg_n_0_[4][8]\,
      DI(2) => \gen_vad[4].avg_energy_reg_n_0_[4][7]\,
      DI(1) => \gen_vad[4].avg_energy_reg_n_0_[4][6]\,
      DI(0) => \gen_vad[4].avg_energy_reg_n_0_[4][5]\,
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \gen_vad[4].avg_energy[4][7]_i_2_n_0\,
      S(2) => \gen_vad[4].avg_energy[4][7]_i_3_n_0\,
      S(1) => \gen_vad[4].avg_energy[4][7]_i_4_n_0\,
      S(0) => \gen_vad[4].avg_energy[4][7]_i_5_n_0\
    );
\gen_vad[4].avg_energy_reg[4][8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(8),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][8]\
    );
\gen_vad[4].avg_energy_reg[4][9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => vad_results1,
      CLR => state_i_2_n_0,
      D => p_0_in(9),
      Q => \gen_vad[4].avg_energy_reg_n_0_[4][9]\
    );
\gen_vad[4].vad_results[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg[4]_i_2_n_0\,
      I1 => \gen_vad[0].vad_results[0]_i_3_n_0\,
      I2 => index_reg(8),
      I3 => index_reg(9),
      I4 => \gen_vad[1].vad_results[1]_i_3_n_0\,
      I5 => \gen_vad[4].vad_results_reg\,
      O => \gen_vad[4].vad_results[4]_i_1_n_0\
    );
\gen_vad[4].vad_results[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[26]\,
      I2 => \threshold_reg_n_0_[27]\,
      O => \gen_vad[4].vad_results[4]_i_10_n_0\
    );
\gen_vad[4].vad_results[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[25]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[4].vad_results[4]_i_11_n_0\
    );
\gen_vad[4].vad_results[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[23]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][29]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[4].vad_results[4]_i_13_n_0\
    );
\gen_vad[4].vad_results[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[21]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][27]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[4].vad_results[4]_i_14_n_0\
    );
\gen_vad[4].vad_results[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[19]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][25]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[4].vad_results[4]_i_15_n_0\
    );
\gen_vad[4].vad_results[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[17]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][23]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[4].vad_results[4]_i_16_n_0\
    );
\gen_vad[4].vad_results[4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][29]\,
      I1 => \threshold_reg_n_0_[23]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][28]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \gen_vad[4].vad_results[4]_i_17_n_0\
    );
\gen_vad[4].vad_results[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][27]\,
      I1 => \threshold_reg_n_0_[21]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][26]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \gen_vad[4].vad_results[4]_i_18_n_0\
    );
\gen_vad[4].vad_results[4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][25]\,
      I1 => \threshold_reg_n_0_[19]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][24]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \gen_vad[4].vad_results[4]_i_19_n_0\
    );
\gen_vad[4].vad_results[4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][23]\,
      I1 => \threshold_reg_n_0_[17]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][22]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \gen_vad[4].vad_results[4]_i_20_n_0\
    );
\gen_vad[4].vad_results[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_115_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][21]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][20]\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \threshold_reg[14]_LDC_n_0\,
      I5 => \threshold_reg[14]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_22_n_0\
    );
\gen_vad[4].vad_results[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[15]_P_i_19_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][19]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][18]\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \threshold_reg[12]_LDC_n_0\,
      I5 => \threshold_reg[12]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_23_n_0\
    );
\gen_vad[4].vad_results[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_17_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][17]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][16]\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \threshold_reg[10]_LDC_n_0\,
      I5 => \threshold_reg[10]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_24_n_0\
    );
\gen_vad[4].vad_results[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_19_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][15]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][14]\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \threshold_reg[8]_LDC_n_0\,
      I5 => \threshold_reg[8]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_25_n_0\
    );
\gen_vad[4].vad_results[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][21]\,
      I1 => \threshold_reg[15]_P_n_0\,
      I2 => \threshold_reg[15]_LDC_n_0\,
      I3 => \threshold_reg[15]_C_n_0\,
      I4 => \gen_vad[4].avg_energy_reg_n_0_[4][20]\,
      I5 => \gen_vad[0].vad_results[0]_i_40_n_0\,
      O => \gen_vad[4].vad_results[4]_i_26_n_0\
    );
\gen_vad[4].vad_results[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][19]\,
      I1 => \threshold_reg[13]_P_n_0\,
      I2 => \threshold_reg[13]_LDC_n_0\,
      I3 => \threshold_reg[13]_C_n_0\,
      I4 => \gen_vad[4].avg_energy_reg_n_0_[4][18]\,
      I5 => \threshold[15]_P_i_20_n_0\,
      O => \gen_vad[4].vad_results[4]_i_27_n_0\
    );
\gen_vad[4].vad_results[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][17]\,
      I1 => \threshold_reg[11]_P_n_0\,
      I2 => \threshold_reg[11]_LDC_n_0\,
      I3 => \threshold_reg[11]_C_n_0\,
      I4 => \gen_vad[4].avg_energy_reg_n_0_[4][16]\,
      I5 => \threshold[11]_P_i_18_n_0\,
      O => \gen_vad[4].vad_results[4]_i_28_n_0\
    );
\gen_vad[4].vad_results[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][15]\,
      I1 => \threshold_reg[9]_P_n_0\,
      I2 => \threshold_reg[9]_LDC_n_0\,
      I3 => \threshold_reg[9]_C_n_0\,
      I4 => \gen_vad[4].avg_energy_reg_n_0_[4][14]\,
      I5 => \threshold[11]_P_i_20_n_0\,
      O => \gen_vad[4].vad_results[4]_i_29_n_0\
    );
\gen_vad[4].vad_results[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_17_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][13]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][12]\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \threshold_reg[6]_LDC_n_0\,
      I5 => \threshold_reg[6]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_30_n_0\
    );
\gen_vad[4].vad_results[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_19_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][11]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][10]\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \threshold_reg[4]_LDC_n_0\,
      I5 => \threshold_reg[4]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_31_n_0\
    );
\gen_vad[4].vad_results[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[3]_P_i_16_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][9]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][8]\,
      I3 => \threshold_reg[2]_C_n_0\,
      I4 => \threshold_reg[2]_LDC_n_0\,
      I5 => \threshold_reg[2]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_32_n_0\
    );
\gen_vad[4].vad_results[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_124_n_0\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][7]\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][6]\,
      I3 => \threshold_reg[0]_C_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_P_n_0\,
      O => \gen_vad[4].vad_results[4]_i_33_n_0\
    );
\gen_vad[4].vad_results[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][13]\,
      I1 => \threshold_reg[7]_P_n_0\,
      I2 => \threshold_reg[7]_LDC_n_0\,
      I3 => \threshold_reg[7]_C_n_0\,
      I4 => \gen_vad[4].avg_energy_reg_n_0_[4][12]\,
      I5 => \threshold[7]_P_i_18_n_0\,
      O => \gen_vad[4].vad_results[4]_i_34_n_0\
    );
\gen_vad[4].vad_results[4]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][11]\,
      I1 => \threshold_reg[5]_P_n_0\,
      I2 => \threshold_reg[5]_LDC_n_0\,
      I3 => \threshold_reg[5]_C_n_0\,
      I4 => \gen_vad[4].avg_energy_reg_n_0_[4][10]\,
      I5 => \threshold[7]_P_i_20_n_0\,
      O => \gen_vad[4].vad_results[4]_i_35_n_0\
    );
\gen_vad[4].vad_results[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][9]\,
      I1 => \threshold_reg[3]_P_n_0\,
      I2 => \threshold_reg[3]_LDC_n_0\,
      I3 => \threshold_reg[3]_C_n_0\,
      I4 => \gen_vad[4].avg_energy_reg_n_0_[4][8]\,
      I5 => \threshold[3]_P_i_17_n_0\,
      O => \gen_vad[4].vad_results[4]_i_36_n_0\
    );
\gen_vad[4].vad_results[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][7]\,
      I1 => \threshold[31]_i_124_n_0\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][6]\,
      I3 => \threshold_reg[0]_P_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_C_n_0\,
      O => \gen_vad[4].vad_results[4]_i_37_n_0\
    );
\gen_vad[4].vad_results[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      I1 => \gen_vad[4].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[30]\,
      O => \gen_vad[4].vad_results[4]_i_4_n_0\
    );
\gen_vad[4].vad_results[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[29]\,
      I2 => \threshold_reg_n_0_[28]\,
      O => \gen_vad[4].vad_results[4]_i_5_n_0\
    );
\gen_vad[4].vad_results[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[27]\,
      I2 => \threshold_reg_n_0_[26]\,
      O => \gen_vad[4].vad_results[4]_i_6_n_0\
    );
\gen_vad[4].vad_results[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[25]\,
      I1 => \gen_vad[4].vad_results_reg10\,
      I2 => \gen_vad[4].avg_energy_reg_n_0_[4][30]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \gen_vad[4].vad_results[4]_i_7_n_0\
    );
\gen_vad[4].vad_results[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \threshold_reg_n_0_[30]\,
      I1 => \gen_vad[4].vad_results_reg10\,
      I2 => \threshold_reg_n_0_[31]\,
      O => \gen_vad[4].vad_results[4]_i_8_n_0\
    );
\gen_vad[4].vad_results[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \gen_vad[4].vad_results_reg10\,
      I1 => \threshold_reg_n_0_[28]\,
      I2 => \threshold_reg_n_0_[29]\,
      O => \gen_vad[4].vad_results[4]_i_9_n_0\
    );
\gen_vad[4].vad_results_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => \gen_vad[4].vad_results[4]_i_1_n_0\,
      Q => \gen_vad[4].vad_results_reg\
    );
\gen_vad[4].vad_results_reg[4]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].vad_results_reg[4]_i_21_n_0\,
      CO(3) => \gen_vad[4].vad_results_reg[4]_i_12_n_0\,
      CO(2) => \gen_vad[4].vad_results_reg[4]_i_12_n_1\,
      CO(1) => \gen_vad[4].vad_results_reg[4]_i_12_n_2\,
      CO(0) => \gen_vad[4].vad_results_reg[4]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].vad_results[4]_i_22_n_0\,
      DI(2) => \gen_vad[4].vad_results[4]_i_23_n_0\,
      DI(1) => \gen_vad[4].vad_results[4]_i_24_n_0\,
      DI(0) => \gen_vad[4].vad_results[4]_i_25_n_0\,
      O(3 downto 0) => \NLW_gen_vad[4].vad_results_reg[4]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[4].vad_results[4]_i_26_n_0\,
      S(2) => \gen_vad[4].vad_results[4]_i_27_n_0\,
      S(1) => \gen_vad[4].vad_results[4]_i_28_n_0\,
      S(0) => \gen_vad[4].vad_results[4]_i_29_n_0\
    );
\gen_vad[4].vad_results_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].vad_results_reg[4]_i_3_n_0\,
      CO(3) => \gen_vad[4].vad_results_reg[4]_i_2_n_0\,
      CO(2) => \gen_vad[4].vad_results_reg[4]_i_2_n_1\,
      CO(1) => \gen_vad[4].vad_results_reg[4]_i_2_n_2\,
      CO(0) => \gen_vad[4].vad_results_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].vad_results[4]_i_4_n_0\,
      DI(2) => \gen_vad[4].vad_results[4]_i_5_n_0\,
      DI(1) => \gen_vad[4].vad_results[4]_i_6_n_0\,
      DI(0) => \gen_vad[4].vad_results[4]_i_7_n_0\,
      O(3 downto 0) => \NLW_gen_vad[4].vad_results_reg[4]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[4].vad_results[4]_i_8_n_0\,
      S(2) => \gen_vad[4].vad_results[4]_i_9_n_0\,
      S(1) => \gen_vad[4].vad_results[4]_i_10_n_0\,
      S(0) => \gen_vad[4].vad_results[4]_i_11_n_0\
    );
\gen_vad[4].vad_results_reg[4]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_vad[4].vad_results_reg[4]_i_21_n_0\,
      CO(2) => \gen_vad[4].vad_results_reg[4]_i_21_n_1\,
      CO(1) => \gen_vad[4].vad_results_reg[4]_i_21_n_2\,
      CO(0) => \gen_vad[4].vad_results_reg[4]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].vad_results[4]_i_30_n_0\,
      DI(2) => \gen_vad[4].vad_results[4]_i_31_n_0\,
      DI(1) => \gen_vad[4].vad_results[4]_i_32_n_0\,
      DI(0) => \gen_vad[4].vad_results[4]_i_33_n_0\,
      O(3 downto 0) => \NLW_gen_vad[4].vad_results_reg[4]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[4].vad_results[4]_i_34_n_0\,
      S(2) => \gen_vad[4].vad_results[4]_i_35_n_0\,
      S(1) => \gen_vad[4].vad_results[4]_i_36_n_0\,
      S(0) => \gen_vad[4].vad_results[4]_i_37_n_0\
    );
\gen_vad[4].vad_results_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_vad[4].vad_results_reg[4]_i_12_n_0\,
      CO(3) => \gen_vad[4].vad_results_reg[4]_i_3_n_0\,
      CO(2) => \gen_vad[4].vad_results_reg[4]_i_3_n_1\,
      CO(1) => \gen_vad[4].vad_results_reg[4]_i_3_n_2\,
      CO(0) => \gen_vad[4].vad_results_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \gen_vad[4].vad_results[4]_i_13_n_0\,
      DI(2) => \gen_vad[4].vad_results[4]_i_14_n_0\,
      DI(1) => \gen_vad[4].vad_results[4]_i_15_n_0\,
      DI(0) => \gen_vad[4].vad_results[4]_i_16_n_0\,
      O(3 downto 0) => \NLW_gen_vad[4].vad_results_reg[4]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_vad[4].vad_results[4]_i_17_n_0\,
      S(2) => \gen_vad[4].vad_results[4]_i_18_n_0\,
      S(1) => \gen_vad[4].vad_results[4]_i_19_n_0\,
      S(0) => \gen_vad[4].vad_results[4]_i_20_n_0\
    );
\index[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state_reg_n_0,
      I1 => s_axis_data_tvalid,
      O => \index[0]_i_1_n_0\
    );
\index[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index_reg(0),
      O => \index[0]_i_3_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[0]_i_2_n_7\,
      Q => index_reg(0)
    );
\index_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \index_reg[0]_i_2_n_0\,
      CO(2) => \index_reg[0]_i_2_n_1\,
      CO(1) => \index_reg[0]_i_2_n_2\,
      CO(0) => \index_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \index_reg[0]_i_2_n_4\,
      O(2) => \index_reg[0]_i_2_n_5\,
      O(1) => \index_reg[0]_i_2_n_6\,
      O(0) => \index_reg[0]_i_2_n_7\,
      S(3 downto 1) => index_reg(3 downto 1),
      S(0) => \index[0]_i_3_n_0\
    );
\index_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[8]_i_1_n_5\,
      Q => index_reg(10)
    );
\index_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[8]_i_1_n_4\,
      Q => index_reg(11)
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[0]_i_2_n_6\,
      Q => index_reg(1)
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[0]_i_2_n_5\,
      Q => index_reg(2)
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[0]_i_2_n_4\,
      Q => index_reg(3)
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[4]_i_1_n_7\,
      Q => index_reg(4)
    );
\index_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[0]_i_2_n_0\,
      CO(3) => \index_reg[4]_i_1_n_0\,
      CO(2) => \index_reg[4]_i_1_n_1\,
      CO(1) => \index_reg[4]_i_1_n_2\,
      CO(0) => \index_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[4]_i_1_n_4\,
      O(2) => \index_reg[4]_i_1_n_5\,
      O(1) => \index_reg[4]_i_1_n_6\,
      O(0) => \index_reg[4]_i_1_n_7\,
      S(3 downto 0) => index_reg(7 downto 4)
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[4]_i_1_n_6\,
      Q => index_reg(5)
    );
\index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[4]_i_1_n_5\,
      Q => index_reg(6)
    );
\index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[4]_i_1_n_4\,
      Q => index_reg(7)
    );
\index_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[8]_i_1_n_7\,
      Q => index_reg(8)
    );
\index_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[4]_i_1_n_0\,
      CO(3) => \NLW_index_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \index_reg[8]_i_1_n_1\,
      CO(1) => \index_reg[8]_i_1_n_2\,
      CO(0) => \index_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[8]_i_1_n_4\,
      O(2) => \index_reg[8]_i_1_n_5\,
      O(1) => \index_reg[8]_i_1_n_6\,
      O(0) => \index_reg[8]_i_1_n_7\,
      S(3 downto 0) => index_reg(11 downto 8)
    );
\index_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => \index_reg[8]_i_1_n_6\,
      Q => index_reg(9)
    );
m_axis_data_tvalid_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => re_d0,
      I1 => read_flag_reg_n_0,
      O => m_axis_data_tvalid
    );
re_d0_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => state_reg_n_0,
      Q => re_d0
    );
read_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3F30200"
    )
        port map (
      I0 => s_axis_data_tvalid,
      I1 => state_reg_n_0,
      I2 => state_i_3_n_0,
      I3 => m_axis_data_tready,
      I4 => read_flag_reg_n_0,
      O => read_flag_i_1_n_0
    );
read_flag_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => read_flag_i_1_n_0,
      Q => read_flag_reg_n_0
    );
s_axis_data_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg_n_0,
      O => s_axis_data_tready
    );
state_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => s_axis_data_tvalid,
      I1 => state_reg_n_0,
      I2 => state_i_3_n_0,
      O => state_i_1_n_0
    );
state_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => state_i_2_n_0
    );
state_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => index_reg(5),
      I1 => index_reg(2),
      I2 => index_reg(3),
      I3 => index_reg(11),
      I4 => state_i_4_n_0,
      I5 => state_i_5_n_0,
      O => state_i_3_n_0
    );
state_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => index_reg(8),
      I1 => index_reg(9),
      I2 => index_reg(7),
      I3 => index_reg(6),
      O => state_i_4_n_0
    );
state_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => index_reg(10),
      I1 => index_reg(0),
      I2 => index_reg(1),
      I3 => index_reg(4),
      O => state_i_5_n_0
    );
state_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => state_i_2_n_0,
      D => state_i_1_n_0,
      Q => state_reg_n_0
    );
\threshold[0]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(0),
      I3 => \threshold_reg[0]_C_n_0\,
      O => \threshold[0]_C_i_1_n_0\
    );
\threshold[0]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(0),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(0),
      I4 => threshold2,
      I5 => threshold_base(0),
      O => p_3_in(0)
    );
\threshold[10]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(10),
      I3 => \threshold_reg[10]_C_n_0\,
      O => \threshold[10]_C_i_1_n_0\
    );
\threshold[10]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(10),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(10),
      I4 => threshold2,
      I5 => threshold_base(10),
      O => p_3_in(10)
    );
\threshold[11]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(11),
      I3 => \threshold_reg[11]_C_n_0\,
      O => \threshold[11]_C_i_1_n_0\
    );
\threshold[11]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(11),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(11),
      I4 => threshold2,
      I5 => threshold_base(11),
      O => p_3_in(11)
    );
\threshold[11]_P_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[11]_P_i_6_n_0\,
      I1 => \threshold_reg[12]_C_n_0\,
      I2 => \threshold_reg[12]_LDC_n_0\,
      I3 => \threshold_reg[12]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[12]\,
      I5 => p_4_in(9),
      O => \threshold[11]_P_i_10_n_0\
    );
\threshold[11]_P_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[11]_P_i_7_n_0\,
      I1 => \threshold_reg[11]_C_n_0\,
      I2 => \threshold_reg[11]_LDC_n_0\,
      I3 => \threshold_reg[11]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[11]\,
      I5 => p_4_in(8),
      O => \threshold[11]_P_i_11_n_0\
    );
\threshold[11]_P_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(11),
      I1 => \tmp_threshold_reg_n_0_[13]\,
      O => \threshold[11]_P_i_13_n_0\
    );
\threshold[11]_P_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(10),
      I1 => \tmp_threshold_reg_n_0_[12]\,
      O => \threshold[11]_P_i_14_n_0\
    );
\threshold[11]_P_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(9),
      I1 => \tmp_threshold_reg_n_0_[11]\,
      O => \threshold[11]_P_i_15_n_0\
    );
\threshold[11]_P_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(8),
      I1 => \tmp_threshold_reg_n_0_[10]\,
      O => \threshold[11]_P_i_16_n_0\
    );
\threshold[11]_P_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[11]_P_n_0\,
      I1 => \threshold_reg[11]_LDC_n_0\,
      I2 => \threshold_reg[11]_C_n_0\,
      O => \threshold[11]_P_i_17_n_0\
    );
\threshold[11]_P_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[10]_P_n_0\,
      I1 => \threshold_reg[10]_LDC_n_0\,
      I2 => \threshold_reg[10]_C_n_0\,
      O => \threshold[11]_P_i_18_n_0\
    );
\threshold[11]_P_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[9]_P_n_0\,
      I1 => \threshold_reg[9]_LDC_n_0\,
      I2 => \threshold_reg[9]_C_n_0\,
      O => \threshold[11]_P_i_19_n_0\
    );
\threshold[11]_P_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[8]_P_n_0\,
      I1 => \threshold_reg[8]_LDC_n_0\,
      I2 => \threshold_reg[8]_C_n_0\,
      O => \threshold[11]_P_i_20_n_0\
    );
\threshold[11]_P_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[11]_C_n_0\,
      I1 => \threshold_reg[11]_LDC_n_0\,
      I2 => \threshold_reg[11]_P_n_0\,
      I3 => \threshold_reg[13]_C_n_0\,
      I4 => \threshold_reg[13]_LDC_n_0\,
      I5 => \threshold_reg[13]_P_n_0\,
      O => \threshold[11]_P_i_21_n_0\
    );
\threshold[11]_P_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[10]_C_n_0\,
      I1 => \threshold_reg[10]_LDC_n_0\,
      I2 => \threshold_reg[10]_P_n_0\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \threshold_reg[12]_LDC_n_0\,
      I5 => \threshold_reg[12]_P_n_0\,
      O => \threshold[11]_P_i_22_n_0\
    );
\threshold[11]_P_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[9]_C_n_0\,
      I1 => \threshold_reg[9]_LDC_n_0\,
      I2 => \threshold_reg[9]_P_n_0\,
      I3 => \threshold_reg[11]_C_n_0\,
      I4 => \threshold_reg[11]_LDC_n_0\,
      I5 => \threshold_reg[11]_P_n_0\,
      O => \threshold[11]_P_i_23_n_0\
    );
\threshold[11]_P_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[8]_C_n_0\,
      I1 => \threshold_reg[8]_LDC_n_0\,
      I2 => \threshold_reg[8]_P_n_0\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \threshold_reg[10]_LDC_n_0\,
      I5 => \threshold_reg[10]_P_n_0\,
      O => \threshold[11]_P_i_24_n_0\
    );
\threshold[11]_P_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[13]\,
      I1 => p_4_in(10),
      I2 => \threshold_reg[13]_P_n_0\,
      I3 => \threshold_reg[13]_LDC_n_0\,
      I4 => \threshold_reg[13]_C_n_0\,
      O => \threshold[11]_P_i_4_n_0\
    );
\threshold[11]_P_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[12]\,
      I1 => p_4_in(9),
      I2 => \threshold_reg[12]_P_n_0\,
      I3 => \threshold_reg[12]_LDC_n_0\,
      I4 => \threshold_reg[12]_C_n_0\,
      O => \threshold[11]_P_i_5_n_0\
    );
\threshold[11]_P_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[11]\,
      I1 => p_4_in(8),
      I2 => \threshold_reg[11]_P_n_0\,
      I3 => \threshold_reg[11]_LDC_n_0\,
      I4 => \threshold_reg[11]_C_n_0\,
      O => \threshold[11]_P_i_6_n_0\
    );
\threshold[11]_P_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[10]\,
      I1 => p_4_in(7),
      I2 => \threshold_reg[10]_P_n_0\,
      I3 => \threshold_reg[10]_LDC_n_0\,
      I4 => \threshold_reg[10]_C_n_0\,
      O => \threshold[11]_P_i_7_n_0\
    );
\threshold[11]_P_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[11]_P_i_4_n_0\,
      I1 => \threshold_reg[14]_C_n_0\,
      I2 => \threshold_reg[14]_LDC_n_0\,
      I3 => \threshold_reg[14]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[14]\,
      I5 => p_4_in(11),
      O => \threshold[11]_P_i_8_n_0\
    );
\threshold[11]_P_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[11]_P_i_5_n_0\,
      I1 => \threshold_reg[13]_C_n_0\,
      I2 => \threshold_reg[13]_LDC_n_0\,
      I3 => \threshold_reg[13]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[13]\,
      I5 => p_4_in(10),
      O => \threshold[11]_P_i_9_n_0\
    );
\threshold[12]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(12),
      I3 => \threshold_reg[12]_C_n_0\,
      O => \threshold[12]_C_i_1_n_0\
    );
\threshold[12]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(12),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(12),
      I4 => threshold2,
      I5 => threshold_base(12),
      O => p_3_in(12)
    );
\threshold[13]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(13),
      I3 => \threshold_reg[13]_C_n_0\,
      O => \threshold[13]_C_i_1_n_0\
    );
\threshold[13]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(13),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(13),
      I4 => threshold2,
      I5 => threshold_base(13),
      O => p_3_in(13)
    );
\threshold[14]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(14),
      I3 => \threshold_reg[14]_C_n_0\,
      O => \threshold[14]_C_i_1_n_0\
    );
\threshold[14]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(14),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(14),
      I4 => threshold2,
      I5 => threshold_base(14),
      O => p_3_in(14)
    );
\threshold[15]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(15),
      I3 => \threshold_reg[15]_C_n_0\,
      O => \threshold[15]_C_i_1_n_0\
    );
\threshold[15]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(15),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(15),
      I4 => threshold2,
      I5 => threshold_base(15),
      O => p_3_in(15)
    );
\threshold[15]_P_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[16]\,
      I1 => p_4_in(13),
      I2 => \threshold_reg_n_0_[16]\,
      I3 => \threshold[15]_P_i_6_n_0\,
      O => \threshold[15]_P_i_10_n_0\
    );
\threshold[15]_P_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[15]_P_i_7_n_0\,
      I1 => \threshold_reg[15]_C_n_0\,
      I2 => \threshold_reg[15]_LDC_n_0\,
      I3 => \threshold_reg[15]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[15]\,
      I5 => p_4_in(12),
      O => \threshold[15]_P_i_11_n_0\
    );
\threshold[15]_P_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(15),
      I1 => \tmp_threshold_reg_n_0_[17]\,
      O => \threshold[15]_P_i_13_n_0\
    );
\threshold[15]_P_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(14),
      I1 => \tmp_threshold_reg_n_0_[16]\,
      O => \threshold[15]_P_i_14_n_0\
    );
\threshold[15]_P_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(13),
      I1 => \tmp_threshold_reg_n_0_[15]\,
      O => \threshold[15]_P_i_15_n_0\
    );
\threshold[15]_P_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(12),
      I1 => \tmp_threshold_reg_n_0_[14]\,
      O => \threshold[15]_P_i_16_n_0\
    );
\threshold[15]_P_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[15]_P_n_0\,
      I1 => \threshold_reg[15]_LDC_n_0\,
      I2 => \threshold_reg[15]_C_n_0\,
      O => \threshold[15]_P_i_17_n_0\
    );
\threshold[15]_P_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[14]_P_n_0\,
      I1 => \threshold_reg[14]_LDC_n_0\,
      I2 => \threshold_reg[14]_C_n_0\,
      O => \threshold[15]_P_i_18_n_0\
    );
\threshold[15]_P_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[13]_P_n_0\,
      I1 => \threshold_reg[13]_LDC_n_0\,
      I2 => \threshold_reg[13]_C_n_0\,
      O => \threshold[15]_P_i_19_n_0\
    );
\threshold[15]_P_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[12]_P_n_0\,
      I1 => \threshold_reg[12]_LDC_n_0\,
      I2 => \threshold_reg[12]_C_n_0\,
      O => \threshold[15]_P_i_20_n_0\
    );
\threshold[15]_P_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \threshold_reg[15]_C_n_0\,
      I1 => \threshold_reg[15]_LDC_n_0\,
      I2 => \threshold_reg[15]_P_n_0\,
      I3 => \threshold_reg_n_0_[17]\,
      O => \threshold[15]_P_i_21_n_0\
    );
\threshold[15]_P_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \threshold_reg[14]_C_n_0\,
      I1 => \threshold_reg[14]_LDC_n_0\,
      I2 => \threshold_reg[14]_P_n_0\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \threshold[15]_P_i_22_n_0\
    );
\threshold[15]_P_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[13]_C_n_0\,
      I1 => \threshold_reg[13]_LDC_n_0\,
      I2 => \threshold_reg[13]_P_n_0\,
      I3 => \threshold_reg[15]_C_n_0\,
      I4 => \threshold_reg[15]_LDC_n_0\,
      I5 => \threshold_reg[15]_P_n_0\,
      O => \threshold[15]_P_i_23_n_0\
    );
\threshold[15]_P_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[12]_C_n_0\,
      I1 => \threshold_reg[12]_LDC_n_0\,
      I2 => \threshold_reg[12]_P_n_0\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \threshold_reg[14]_LDC_n_0\,
      I5 => \threshold_reg[14]_P_n_0\,
      O => \threshold[15]_P_i_24_n_0\
    );
\threshold[15]_P_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[17]\,
      I1 => p_4_in(14),
      I2 => \threshold_reg_n_0_[17]\,
      O => \threshold[15]_P_i_4_n_0\
    );
\threshold[15]_P_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[16]\,
      I1 => p_4_in(13),
      I2 => \threshold_reg_n_0_[16]\,
      O => \threshold[15]_P_i_5_n_0\
    );
\threshold[15]_P_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[15]\,
      I1 => p_4_in(12),
      I2 => \threshold_reg[15]_P_n_0\,
      I3 => \threshold_reg[15]_LDC_n_0\,
      I4 => \threshold_reg[15]_C_n_0\,
      O => \threshold[15]_P_i_6_n_0\
    );
\threshold[15]_P_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[14]\,
      I1 => p_4_in(11),
      I2 => \threshold_reg[14]_P_n_0\,
      I3 => \threshold_reg[14]_LDC_n_0\,
      I4 => \threshold_reg[14]_C_n_0\,
      O => \threshold[15]_P_i_7_n_0\
    );
\threshold[15]_P_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[18]\,
      I1 => p_4_in(15),
      I2 => \threshold_reg_n_0_[18]\,
      I3 => \threshold[15]_P_i_4_n_0\,
      O => \threshold[15]_P_i_8_n_0\
    );
\threshold[15]_P_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[17]\,
      I1 => p_4_in(14),
      I2 => \threshold_reg_n_0_[17]\,
      I3 => \threshold[15]_P_i_5_n_0\,
      O => \threshold[15]_P_i_9_n_0\
    );
\threshold[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(16),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(16),
      O => p_3_in(16)
    );
\threshold[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(17),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(17),
      O => p_3_in(17)
    );
\threshold[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(18),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(18),
      O => p_3_in(18)
    );
\threshold[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(19),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(19),
      O => p_3_in(19)
    );
\threshold[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[20]\,
      I1 => p_4_in(17),
      I2 => \threshold_reg_n_0_[20]\,
      I3 => \threshold[19]_i_6_n_0\,
      O => \threshold[19]_i_10_n_0\
    );
\threshold[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[19]\,
      I1 => p_4_in(16),
      I2 => \threshold_reg_n_0_[19]\,
      I3 => \threshold[19]_i_7_n_0\,
      O => \threshold[19]_i_11_n_0\
    );
\threshold[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(19),
      I1 => \tmp_threshold_reg_n_0_[21]\,
      O => \threshold[19]_i_13_n_0\
    );
\threshold[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(18),
      I1 => \tmp_threshold_reg_n_0_[20]\,
      O => \threshold[19]_i_14_n_0\
    );
\threshold[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(17),
      I1 => \tmp_threshold_reg_n_0_[19]\,
      O => \threshold[19]_i_15_n_0\
    );
\threshold[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(16),
      I1 => \tmp_threshold_reg_n_0_[18]\,
      O => \threshold[19]_i_16_n_0\
    );
\threshold[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[19]\,
      I1 => \threshold_reg_n_0_[21]\,
      O => \threshold[19]_i_17_n_0\
    );
\threshold[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[18]\,
      I1 => \threshold_reg_n_0_[20]\,
      O => \threshold[19]_i_18_n_0\
    );
\threshold[19]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[17]\,
      I1 => \threshold_reg_n_0_[19]\,
      O => \threshold[19]_i_19_n_0\
    );
\threshold[19]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[16]\,
      I1 => \threshold_reg_n_0_[18]\,
      O => \threshold[19]_i_20_n_0\
    );
\threshold[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[21]\,
      I1 => p_4_in(18),
      I2 => \threshold_reg_n_0_[21]\,
      O => \threshold[19]_i_4_n_0\
    );
\threshold[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[20]\,
      I1 => p_4_in(17),
      I2 => \threshold_reg_n_0_[20]\,
      O => \threshold[19]_i_5_n_0\
    );
\threshold[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[19]\,
      I1 => p_4_in(16),
      I2 => \threshold_reg_n_0_[19]\,
      O => \threshold[19]_i_6_n_0\
    );
\threshold[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[18]\,
      I1 => p_4_in(15),
      I2 => \threshold_reg_n_0_[18]\,
      O => \threshold[19]_i_7_n_0\
    );
\threshold[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[22]\,
      I1 => p_4_in(19),
      I2 => \threshold_reg_n_0_[22]\,
      I3 => \threshold[19]_i_4_n_0\,
      O => \threshold[19]_i_8_n_0\
    );
\threshold[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[21]\,
      I1 => p_4_in(18),
      I2 => \threshold_reg_n_0_[21]\,
      I3 => \threshold[19]_i_5_n_0\,
      O => \threshold[19]_i_9_n_0\
    );
\threshold[1]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(1),
      I3 => \threshold_reg[1]_C_n_0\,
      O => \threshold[1]_C_i_1_n_0\
    );
\threshold[1]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(1),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(1),
      I4 => threshold2,
      I5 => threshold_base(1),
      O => p_3_in(1)
    );
\threshold[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(20),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(20),
      O => p_3_in(20)
    );
\threshold[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(21),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(21),
      O => p_3_in(21)
    );
\threshold[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(22),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(22),
      O => p_3_in(22)
    );
\threshold[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(23),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(23),
      O => p_3_in(23)
    );
\threshold[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[24]\,
      I1 => p_4_in(21),
      I2 => \threshold_reg_n_0_[24]\,
      I3 => \threshold[23]_i_6_n_0\,
      O => \threshold[23]_i_10_n_0\
    );
\threshold[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[23]\,
      I1 => p_4_in(20),
      I2 => \threshold_reg_n_0_[23]\,
      I3 => \threshold[23]_i_7_n_0\,
      O => \threshold[23]_i_11_n_0\
    );
\threshold[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(23),
      I1 => \tmp_threshold_reg_n_0_[25]\,
      O => \threshold[23]_i_13_n_0\
    );
\threshold[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(22),
      I1 => \tmp_threshold_reg_n_0_[24]\,
      O => \threshold[23]_i_14_n_0\
    );
\threshold[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(21),
      I1 => \tmp_threshold_reg_n_0_[23]\,
      O => \threshold[23]_i_15_n_0\
    );
\threshold[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(20),
      I1 => \tmp_threshold_reg_n_0_[22]\,
      O => \threshold[23]_i_16_n_0\
    );
\threshold[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[23]\,
      I1 => \threshold_reg_n_0_[25]\,
      O => \threshold[23]_i_17_n_0\
    );
\threshold[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[22]\,
      I1 => \threshold_reg_n_0_[24]\,
      O => \threshold[23]_i_18_n_0\
    );
\threshold[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[21]\,
      I1 => \threshold_reg_n_0_[23]\,
      O => \threshold[23]_i_19_n_0\
    );
\threshold[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[20]\,
      I1 => \threshold_reg_n_0_[22]\,
      O => \threshold[23]_i_20_n_0\
    );
\threshold[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[25]\,
      I1 => p_4_in(22),
      I2 => \threshold_reg_n_0_[25]\,
      O => \threshold[23]_i_4_n_0\
    );
\threshold[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[24]\,
      I1 => p_4_in(21),
      I2 => \threshold_reg_n_0_[24]\,
      O => \threshold[23]_i_5_n_0\
    );
\threshold[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[23]\,
      I1 => p_4_in(20),
      I2 => \threshold_reg_n_0_[23]\,
      O => \threshold[23]_i_6_n_0\
    );
\threshold[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[22]\,
      I1 => p_4_in(19),
      I2 => \threshold_reg_n_0_[22]\,
      O => \threshold[23]_i_7_n_0\
    );
\threshold[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[26]\,
      I1 => p_4_in(23),
      I2 => \threshold_reg_n_0_[26]\,
      I3 => \threshold[23]_i_4_n_0\,
      O => \threshold[23]_i_8_n_0\
    );
\threshold[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[25]\,
      I1 => p_4_in(22),
      I2 => \threshold_reg_n_0_[25]\,
      I3 => \threshold[23]_i_5_n_0\,
      O => \threshold[23]_i_9_n_0\
    );
\threshold[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(24),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(24),
      O => p_3_in(24)
    );
\threshold[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(25),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(25),
      O => p_3_in(25)
    );
\threshold[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(26),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(26),
      O => p_3_in(26)
    );
\threshold[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(27),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(27),
      O => p_3_in(27)
    );
\threshold[27]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[28]\,
      I1 => p_4_in(25),
      I2 => \threshold_reg_n_0_[28]\,
      I3 => \threshold[27]_i_6_n_0\,
      O => \threshold[27]_i_10_n_0\
    );
\threshold[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[27]\,
      I1 => p_4_in(24),
      I2 => \threshold_reg_n_0_[27]\,
      I3 => \threshold[27]_i_7_n_0\,
      O => \threshold[27]_i_11_n_0\
    );
\threshold[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(27),
      I1 => \tmp_threshold_reg_n_0_[29]\,
      O => \threshold[27]_i_13_n_0\
    );
\threshold[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(26),
      I1 => \tmp_threshold_reg_n_0_[28]\,
      O => \threshold[27]_i_14_n_0\
    );
\threshold[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(25),
      I1 => \tmp_threshold_reg_n_0_[27]\,
      O => \threshold[27]_i_15_n_0\
    );
\threshold[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(24),
      I1 => \tmp_threshold_reg_n_0_[26]\,
      O => \threshold[27]_i_16_n_0\
    );
\threshold[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[27]\,
      I1 => \threshold_reg_n_0_[29]\,
      O => \threshold[27]_i_17_n_0\
    );
\threshold[27]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[26]\,
      I1 => \threshold_reg_n_0_[28]\,
      O => \threshold[27]_i_18_n_0\
    );
\threshold[27]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[25]\,
      I1 => \threshold_reg_n_0_[27]\,
      O => \threshold[27]_i_19_n_0\
    );
\threshold[27]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[24]\,
      I1 => \threshold_reg_n_0_[26]\,
      O => \threshold[27]_i_20_n_0\
    );
\threshold[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[29]\,
      I1 => p_4_in(26),
      I2 => \threshold_reg_n_0_[29]\,
      O => \threshold[27]_i_4_n_0\
    );
\threshold[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[28]\,
      I1 => p_4_in(25),
      I2 => \threshold_reg_n_0_[28]\,
      O => \threshold[27]_i_5_n_0\
    );
\threshold[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[27]\,
      I1 => p_4_in(24),
      I2 => \threshold_reg_n_0_[27]\,
      O => \threshold[27]_i_6_n_0\
    );
\threshold[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[26]\,
      I1 => p_4_in(23),
      I2 => \threshold_reg_n_0_[26]\,
      O => \threshold[27]_i_7_n_0\
    );
\threshold[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[30]\,
      I1 => p_4_in(27),
      I2 => \threshold_reg_n_0_[30]\,
      I3 => \threshold[27]_i_4_n_0\,
      O => \threshold[27]_i_8_n_0\
    );
\threshold[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[29]\,
      I1 => p_4_in(26),
      I2 => \threshold_reg_n_0_[29]\,
      I3 => \threshold[27]_i_5_n_0\,
      O => \threshold[27]_i_9_n_0\
    );
\threshold[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(28),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(28),
      O => p_3_in(28)
    );
\threshold[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(29),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(29),
      O => p_3_in(29)
    );
\threshold[2]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(2),
      I3 => \threshold_reg[2]_C_n_0\,
      O => \threshold[2]_C_i_1_n_0\
    );
\threshold[2]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(2),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(2),
      I4 => threshold2,
      I5 => threshold_base(2),
      O => p_3_in(2)
    );
\threshold[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(30),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(30),
      O => p_3_in(30)
    );
\threshold[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      O => \threshold[31]_i_1_n_0\
    );
\threshold[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(28),
      I1 => threshold35_out(29),
      O => \threshold[31]_i_10_n_0\
    );
\threshold[31]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(5),
      I1 => threshold35_out(5),
      I2 => threshold35_out(4),
      I3 => threshold_base(4),
      O => \threshold[31]_i_100_n_0\
    );
\threshold[31]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(3),
      I1 => threshold35_out(3),
      I2 => threshold35_out(2),
      I3 => threshold_base(2),
      O => \threshold[31]_i_101_n_0\
    );
\threshold[31]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(1),
      I1 => threshold35_out(1),
      I2 => threshold35_out(0),
      I3 => threshold_base(0),
      O => \threshold[31]_i_102_n_0\
    );
\threshold[31]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(7),
      I1 => threshold_base(7),
      I2 => threshold35_out(6),
      I3 => threshold_base(6),
      O => \threshold[31]_i_103_n_0\
    );
\threshold[31]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(5),
      I1 => threshold_base(5),
      I2 => threshold35_out(4),
      I3 => threshold_base(4),
      O => \threshold[31]_i_104_n_0\
    );
\threshold[31]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(3),
      I1 => threshold_base(3),
      I2 => threshold35_out(2),
      I3 => threshold_base(2),
      O => \threshold[31]_i_105_n_0\
    );
\threshold[31]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(1),
      I1 => threshold_base(1),
      I2 => threshold35_out(0),
      I3 => threshold_base(0),
      O => \threshold[31]_i_106_n_0\
    );
\threshold[31]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_17_n_0\,
      I1 => \tmp_threshold_reg_n_0_[7]\,
      I2 => \tmp_threshold_reg_n_0_[6]\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \threshold_reg[6]_LDC_n_0\,
      I5 => \threshold_reg[6]_P_n_0\,
      O => \threshold[31]_i_107_n_0\
    );
\threshold[31]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[7]_P_i_19_n_0\,
      I1 => \tmp_threshold_reg_n_0_[5]\,
      I2 => \tmp_threshold_reg_n_0_[4]\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \threshold_reg[4]_LDC_n_0\,
      I5 => \threshold_reg[4]_P_n_0\,
      O => \threshold[31]_i_108_n_0\
    );
\threshold[31]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444DDD4D44444444"
    )
        port map (
      I0 => \threshold[3]_P_i_16_n_0\,
      I1 => \tmp_threshold_reg_n_0_[3]\,
      I2 => \threshold_reg[2]_C_n_0\,
      I3 => \threshold_reg[2]_LDC_n_0\,
      I4 => \threshold_reg[2]_P_n_0\,
      I5 => \tmp_threshold_reg_n_0_[2]\,
      O => \threshold[31]_i_109_n_0\
    );
\threshold[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(26),
      I1 => threshold35_out(27),
      O => \threshold[31]_i_11_n_0\
    );
\threshold[31]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_124_n_0\,
      I1 => \tmp_threshold_reg_n_0_[1]\,
      I2 => \tmp_threshold_reg_n_0_[0]\,
      I3 => \threshold_reg[0]_C_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_P_n_0\,
      O => \threshold[31]_i_110_n_0\
    );
\threshold[31]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[6]\,
      I1 => \threshold_reg[6]_P_n_0\,
      I2 => \threshold_reg[6]_LDC_n_0\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \tmp_threshold_reg_n_0_[7]\,
      I5 => \threshold[7]_P_i_17_n_0\,
      O => \threshold[31]_i_111_n_0\
    );
\threshold[31]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[4]\,
      I1 => \threshold_reg[4]_P_n_0\,
      I2 => \threshold_reg[4]_LDC_n_0\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \tmp_threshold_reg_n_0_[5]\,
      I5 => \threshold[7]_P_i_19_n_0\,
      O => \threshold[31]_i_112_n_0\
    );
\threshold[31]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[3]\,
      I1 => \threshold_reg[3]_P_n_0\,
      I2 => \threshold_reg[3]_LDC_n_0\,
      I3 => \threshold_reg[3]_C_n_0\,
      I4 => \tmp_threshold_reg_n_0_[2]\,
      I5 => \threshold[3]_P_i_17_n_0\,
      O => \threshold[31]_i_113_n_0\
    );
\threshold[31]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909090090909"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[1]\,
      I1 => \threshold[31]_i_124_n_0\,
      I2 => \tmp_threshold_reg_n_0_[0]\,
      I3 => \threshold_reg[0]_P_n_0\,
      I4 => \threshold_reg[0]_LDC_n_0\,
      I5 => \threshold_reg[0]_C_n_0\,
      O => \threshold[31]_i_114_n_0\
    );
\threshold[31]_i_115\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[15]_P_n_0\,
      I1 => \threshold_reg[15]_LDC_n_0\,
      I2 => \threshold_reg[15]_C_n_0\,
      O => \threshold[31]_i_115_n_0\
    );
\threshold[31]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(7),
      I1 => threshold3(7),
      I2 => threshold3(6),
      I3 => threshold_base(6),
      O => \threshold[31]_i_116_n_0\
    );
\threshold[31]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(5),
      I1 => threshold3(5),
      I2 => threshold3(4),
      I3 => threshold_base(4),
      O => \threshold[31]_i_117_n_0\
    );
\threshold[31]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(3),
      I1 => threshold3(3),
      I2 => threshold3(2),
      I3 => threshold_base(2),
      O => \threshold[31]_i_118_n_0\
    );
\threshold[31]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(1),
      I1 => threshold3(1),
      I2 => threshold3(0),
      I3 => threshold_base(0),
      O => \threshold[31]_i_119_n_0\
    );
\threshold[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(24),
      I1 => threshold35_out(25),
      O => \threshold[31]_i_12_n_0\
    );
\threshold[31]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(7),
      I1 => threshold_base(7),
      I2 => threshold3(6),
      I3 => threshold_base(6),
      O => \threshold[31]_i_120_n_0\
    );
\threshold[31]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(5),
      I1 => threshold_base(5),
      I2 => threshold3(4),
      I3 => threshold_base(4),
      O => \threshold[31]_i_121_n_0\
    );
\threshold[31]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(3),
      I1 => threshold_base(3),
      I2 => threshold3(2),
      I3 => threshold_base(2),
      O => \threshold[31]_i_122_n_0\
    );
\threshold[31]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(1),
      I1 => threshold_base(1),
      I2 => threshold3(0),
      I3 => threshold_base(0),
      O => \threshold[31]_i_123_n_0\
    );
\threshold[31]_i_124\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[1]_P_n_0\,
      I1 => \threshold_reg[1]_LDC_n_0\,
      I2 => \threshold_reg[1]_C_n_0\,
      O => \threshold[31]_i_124_n_0\
    );
\threshold[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(31),
      I1 => threshold35_out(30),
      O => \threshold[31]_i_13_n_0\
    );
\threshold[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(29),
      I1 => threshold35_out(28),
      O => \threshold[31]_i_14_n_0\
    );
\threshold[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(27),
      I1 => threshold35_out(26),
      O => \threshold[31]_i_15_n_0\
    );
\threshold[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(25),
      I1 => threshold35_out(24),
      O => \threshold[31]_i_16_n_0\
    );
\threshold[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[30]\,
      I1 => p_4_in(27),
      I2 => \threshold_reg_n_0_[30]\,
      O => \threshold[31]_i_18_n_0\
    );
\threshold[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      I1 => p_4_in(28),
      I2 => \tmp_threshold_reg_n_0_[31]\,
      I3 => p_4_in(29),
      O => \threshold[31]_i_19_n_0\
    );
\threshold[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => threshold20_in,
      I1 => threshold35_out(31),
      I2 => threshold1,
      I3 => threshold2,
      I4 => threshold3(31),
      O => p_3_in(31)
    );
\threshold[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \threshold[31]_i_18_n_0\,
      I1 => \threshold_reg_n_0_[31]\,
      I2 => \tmp_threshold_reg_n_0_[31]\,
      I3 => p_4_in(28),
      O => \threshold[31]_i_20_n_0\
    );
\threshold[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      I1 => \tmp_threshold_reg_n_0_[31]\,
      I2 => \tmp_threshold_reg_n_0_[30]\,
      I3 => \threshold_reg_n_0_[30]\,
      O => \threshold[31]_i_22_n_0\
    );
\threshold[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[29]\,
      I1 => \tmp_threshold_reg_n_0_[29]\,
      I2 => \tmp_threshold_reg_n_0_[28]\,
      I3 => \threshold_reg_n_0_[28]\,
      O => \threshold[31]_i_23_n_0\
    );
\threshold[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[27]\,
      I1 => \tmp_threshold_reg_n_0_[27]\,
      I2 => \tmp_threshold_reg_n_0_[26]\,
      I3 => \threshold_reg_n_0_[26]\,
      O => \threshold[31]_i_24_n_0\
    );
\threshold[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[25]\,
      I1 => \tmp_threshold_reg_n_0_[25]\,
      I2 => \tmp_threshold_reg_n_0_[24]\,
      I3 => \threshold_reg_n_0_[24]\,
      O => \threshold[31]_i_25_n_0\
    );
\threshold[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[30]\,
      I1 => \threshold_reg_n_0_[30]\,
      I2 => \tmp_threshold_reg_n_0_[31]\,
      I3 => \threshold_reg_n_0_[31]\,
      O => \threshold[31]_i_26_n_0\
    );
\threshold[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[28]\,
      I1 => \threshold_reg_n_0_[28]\,
      I2 => \tmp_threshold_reg_n_0_[29]\,
      I3 => \threshold_reg_n_0_[29]\,
      O => \threshold[31]_i_27_n_0\
    );
\threshold[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[26]\,
      I1 => \threshold_reg_n_0_[26]\,
      I2 => \tmp_threshold_reg_n_0_[27]\,
      I3 => \threshold_reg_n_0_[27]\,
      O => \threshold[31]_i_28_n_0\
    );
\threshold[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[24]\,
      I1 => \threshold_reg_n_0_[24]\,
      I2 => \tmp_threshold_reg_n_0_[25]\,
      I3 => \threshold_reg_n_0_[25]\,
      O => \threshold[31]_i_29_n_0\
    );
\threshold[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(30),
      I1 => threshold3(31),
      O => \threshold[31]_i_31_n_0\
    );
\threshold[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(28),
      I1 => threshold3(29),
      O => \threshold[31]_i_32_n_0\
    );
\threshold[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(26),
      I1 => threshold3(27),
      O => \threshold[31]_i_33_n_0\
    );
\threshold[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(24),
      I1 => threshold3(25),
      O => \threshold[31]_i_34_n_0\
    );
\threshold[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(31),
      I1 => threshold3(30),
      O => \threshold[31]_i_35_n_0\
    );
\threshold[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(29),
      I1 => threshold3(28),
      O => \threshold[31]_i_36_n_0\
    );
\threshold[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(27),
      I1 => threshold3(26),
      O => \threshold[31]_i_37_n_0\
    );
\threshold[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(25),
      I1 => threshold3(24),
      O => \threshold[31]_i_38_n_0\
    );
\threshold[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(29),
      I1 => \tmp_threshold_reg_n_0_[31]\,
      O => \threshold[31]_i_39_n_0\
    );
\threshold[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(28),
      I1 => \tmp_threshold_reg_n_0_[30]\,
      O => \threshold[31]_i_40_n_0\
    );
\threshold[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(22),
      I1 => threshold35_out(23),
      O => \threshold[31]_i_42_n_0\
    );
\threshold[31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(20),
      I1 => threshold35_out(21),
      O => \threshold[31]_i_43_n_0\
    );
\threshold[31]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(18),
      I1 => threshold35_out(19),
      O => \threshold[31]_i_44_n_0\
    );
\threshold[31]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(16),
      I1 => threshold35_out(17),
      O => \threshold[31]_i_45_n_0\
    );
\threshold[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(23),
      I1 => threshold35_out(22),
      O => \threshold[31]_i_46_n_0\
    );
\threshold[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(21),
      I1 => threshold35_out(20),
      O => \threshold[31]_i_47_n_0\
    );
\threshold[31]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(19),
      I1 => threshold35_out(18),
      O => \threshold[31]_i_48_n_0\
    );
\threshold[31]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold35_out(17),
      I1 => threshold35_out(16),
      O => \threshold[31]_i_49_n_0\
    );
\threshold[31]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \threshold_reg_n_0_[31]\,
      O => \threshold[31]_i_50_n_0\
    );
\threshold[31]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \threshold_reg_n_0_[30]\,
      O => \threshold[31]_i_51_n_0\
    );
\threshold[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[29]\,
      I1 => \threshold_reg_n_0_[31]\,
      O => \threshold[31]_i_52_n_0\
    );
\threshold[31]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \threshold_reg_n_0_[28]\,
      I1 => \threshold_reg_n_0_[30]\,
      O => \threshold[31]_i_53_n_0\
    );
\threshold[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[23]\,
      I1 => \tmp_threshold_reg_n_0_[23]\,
      I2 => \tmp_threshold_reg_n_0_[22]\,
      I3 => \threshold_reg_n_0_[22]\,
      O => \threshold[31]_i_55_n_0\
    );
\threshold[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[21]\,
      I1 => \tmp_threshold_reg_n_0_[21]\,
      I2 => \tmp_threshold_reg_n_0_[20]\,
      I3 => \threshold_reg_n_0_[20]\,
      O => \threshold[31]_i_56_n_0\
    );
\threshold[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[19]\,
      I1 => \tmp_threshold_reg_n_0_[19]\,
      I2 => \tmp_threshold_reg_n_0_[18]\,
      I3 => \threshold_reg_n_0_[18]\,
      O => \threshold[31]_i_57_n_0\
    );
\threshold[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \threshold_reg_n_0_[17]\,
      I1 => \tmp_threshold_reg_n_0_[17]\,
      I2 => \tmp_threshold_reg_n_0_[16]\,
      I3 => \threshold_reg_n_0_[16]\,
      O => \threshold[31]_i_58_n_0\
    );
\threshold[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[22]\,
      I1 => \threshold_reg_n_0_[22]\,
      I2 => \tmp_threshold_reg_n_0_[23]\,
      I3 => \threshold_reg_n_0_[23]\,
      O => \threshold[31]_i_59_n_0\
    );
\threshold[31]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[20]\,
      I1 => \threshold_reg_n_0_[20]\,
      I2 => \tmp_threshold_reg_n_0_[21]\,
      I3 => \threshold_reg_n_0_[21]\,
      O => \threshold[31]_i_60_n_0\
    );
\threshold[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[18]\,
      I1 => \threshold_reg_n_0_[18]\,
      I2 => \tmp_threshold_reg_n_0_[19]\,
      I3 => \threshold_reg_n_0_[19]\,
      O => \threshold[31]_i_61_n_0\
    );
\threshold[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[16]\,
      I1 => \threshold_reg_n_0_[16]\,
      I2 => \tmp_threshold_reg_n_0_[17]\,
      I3 => \threshold_reg_n_0_[17]\,
      O => \threshold[31]_i_62_n_0\
    );
\threshold[31]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(22),
      I1 => threshold3(23),
      O => \threshold[31]_i_64_n_0\
    );
\threshold[31]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(20),
      I1 => threshold3(21),
      O => \threshold[31]_i_65_n_0\
    );
\threshold[31]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(18),
      I1 => threshold3(19),
      O => \threshold[31]_i_66_n_0\
    );
\threshold[31]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold3(16),
      I1 => threshold3(17),
      O => \threshold[31]_i_67_n_0\
    );
\threshold[31]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(23),
      I1 => threshold3(22),
      O => \threshold[31]_i_68_n_0\
    );
\threshold[31]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(21),
      I1 => threshold3(20),
      O => \threshold[31]_i_69_n_0\
    );
\threshold[31]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(19),
      I1 => threshold3(18),
      O => \threshold[31]_i_70_n_0\
    );
\threshold[31]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold3(17),
      I1 => threshold3(16),
      O => \threshold[31]_i_71_n_0\
    );
\threshold[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(15),
      I1 => threshold35_out(15),
      I2 => threshold35_out(14),
      I3 => threshold_base(14),
      O => \threshold[31]_i_73_n_0\
    );
\threshold[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(13),
      I1 => threshold35_out(13),
      I2 => threshold35_out(12),
      I3 => threshold_base(12),
      O => \threshold[31]_i_74_n_0\
    );
\threshold[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(11),
      I1 => threshold35_out(11),
      I2 => threshold35_out(10),
      I3 => threshold_base(10),
      O => \threshold[31]_i_75_n_0\
    );
\threshold[31]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(9),
      I1 => threshold35_out(9),
      I2 => threshold35_out(8),
      I3 => threshold_base(8),
      O => \threshold[31]_i_76_n_0\
    );
\threshold[31]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(15),
      I1 => threshold_base(15),
      I2 => threshold35_out(14),
      I3 => threshold_base(14),
      O => \threshold[31]_i_77_n_0\
    );
\threshold[31]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(13),
      I1 => threshold_base(13),
      I2 => threshold35_out(12),
      I3 => threshold_base(12),
      O => \threshold[31]_i_78_n_0\
    );
\threshold[31]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(11),
      I1 => threshold_base(11),
      I2 => threshold35_out(10),
      I3 => threshold_base(10),
      O => \threshold[31]_i_79_n_0\
    );
\threshold[31]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold35_out(9),
      I1 => threshold_base(9),
      I2 => threshold35_out(8),
      I3 => threshold_base(8),
      O => \threshold[31]_i_80_n_0\
    );
\threshold[31]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[31]_i_115_n_0\,
      I1 => \tmp_threshold_reg_n_0_[15]\,
      I2 => \tmp_threshold_reg_n_0_[14]\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \threshold_reg[14]_LDC_n_0\,
      I5 => \threshold_reg[14]_P_n_0\,
      O => \threshold[31]_i_82_n_0\
    );
\threshold[31]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[15]_P_i_19_n_0\,
      I1 => \tmp_threshold_reg_n_0_[13]\,
      I2 => \tmp_threshold_reg_n_0_[12]\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \threshold_reg[12]_LDC_n_0\,
      I5 => \threshold_reg[12]_P_n_0\,
      O => \threshold[31]_i_83_n_0\
    );
\threshold[31]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_17_n_0\,
      I1 => \tmp_threshold_reg_n_0_[11]\,
      I2 => \tmp_threshold_reg_n_0_[10]\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \threshold_reg[10]_LDC_n_0\,
      I5 => \threshold_reg[10]_P_n_0\,
      O => \threshold[31]_i_84_n_0\
    );
\threshold[31]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444D4D4D444D4"
    )
        port map (
      I0 => \threshold[11]_P_i_19_n_0\,
      I1 => \tmp_threshold_reg_n_0_[9]\,
      I2 => \tmp_threshold_reg_n_0_[8]\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \threshold_reg[8]_LDC_n_0\,
      I5 => \threshold_reg[8]_P_n_0\,
      O => \threshold[31]_i_85_n_0\
    );
\threshold[31]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[14]\,
      I1 => \threshold_reg[14]_P_n_0\,
      I2 => \threshold_reg[14]_LDC_n_0\,
      I3 => \threshold_reg[14]_C_n_0\,
      I4 => \tmp_threshold_reg_n_0_[15]\,
      I5 => \threshold[31]_i_115_n_0\,
      O => \threshold[31]_i_86_n_0\
    );
\threshold[31]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[12]\,
      I1 => \threshold_reg[12]_P_n_0\,
      I2 => \threshold_reg[12]_LDC_n_0\,
      I3 => \threshold_reg[12]_C_n_0\,
      I4 => \tmp_threshold_reg_n_0_[13]\,
      I5 => \threshold[15]_P_i_19_n_0\,
      O => \threshold[31]_i_87_n_0\
    );
\threshold[31]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[10]\,
      I1 => \threshold_reg[10]_P_n_0\,
      I2 => \threshold_reg[10]_LDC_n_0\,
      I3 => \threshold_reg[10]_C_n_0\,
      I4 => \tmp_threshold_reg_n_0_[11]\,
      I5 => \threshold[11]_P_i_17_n_0\,
      O => \threshold[31]_i_88_n_0\
    );
\threshold[31]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95000000009A95"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[8]\,
      I1 => \threshold_reg[8]_P_n_0\,
      I2 => \threshold_reg[8]_LDC_n_0\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \tmp_threshold_reg_n_0_[9]\,
      I5 => \threshold[11]_P_i_19_n_0\,
      O => \threshold[31]_i_89_n_0\
    );
\threshold[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold35_out(30),
      I1 => threshold35_out(31),
      O => \threshold[31]_i_9_n_0\
    );
\threshold[31]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(15),
      I1 => threshold3(15),
      I2 => threshold3(14),
      I3 => threshold_base(14),
      O => \threshold[31]_i_91_n_0\
    );
\threshold[31]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(13),
      I1 => threshold3(13),
      I2 => threshold3(12),
      I3 => threshold_base(12),
      O => \threshold[31]_i_92_n_0\
    );
\threshold[31]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(11),
      I1 => threshold3(11),
      I2 => threshold3(10),
      I3 => threshold_base(10),
      O => \threshold[31]_i_93_n_0\
    );
\threshold[31]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(9),
      I1 => threshold3(9),
      I2 => threshold3(8),
      I3 => threshold_base(8),
      O => \threshold[31]_i_94_n_0\
    );
\threshold[31]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(15),
      I1 => threshold_base(15),
      I2 => threshold3(14),
      I3 => threshold_base(14),
      O => \threshold[31]_i_95_n_0\
    );
\threshold[31]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(13),
      I1 => threshold_base(13),
      I2 => threshold3(12),
      I3 => threshold_base(12),
      O => \threshold[31]_i_96_n_0\
    );
\threshold[31]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(11),
      I1 => threshold_base(11),
      I2 => threshold3(10),
      I3 => threshold_base(10),
      O => \threshold[31]_i_97_n_0\
    );
\threshold[31]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold3(9),
      I1 => threshold_base(9),
      I2 => threshold3(8),
      I3 => threshold_base(8),
      O => \threshold[31]_i_98_n_0\
    );
\threshold[31]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => threshold_base(7),
      I1 => threshold35_out(7),
      I2 => threshold35_out(6),
      I3 => threshold_base(6),
      O => \threshold[31]_i_99_n_0\
    );
\threshold[3]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(3),
      I3 => \threshold_reg[3]_C_n_0\,
      O => \threshold[3]_C_i_1_n_0\
    );
\threshold[3]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(3),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(3),
      I4 => threshold2,
      I5 => threshold_base(3),
      O => p_3_in(3)
    );
\threshold[3]_P_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96999666"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[3]\,
      I1 => p_4_in(0),
      I2 => \threshold_reg[3]_P_n_0\,
      I3 => \threshold_reg[3]_LDC_n_0\,
      I4 => \threshold_reg[3]_C_n_0\,
      O => \threshold[3]_P_i_10_n_0\
    );
\threshold[3]_P_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(3),
      I1 => \tmp_threshold_reg_n_0_[5]\,
      O => \threshold[3]_P_i_12_n_0\
    );
\threshold[3]_P_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(2),
      I1 => \tmp_threshold_reg_n_0_[4]\,
      O => \threshold[3]_P_i_13_n_0\
    );
\threshold[3]_P_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(1),
      I1 => \tmp_threshold_reg_n_0_[3]\,
      O => \threshold[3]_P_i_14_n_0\
    );
\threshold[3]_P_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(0),
      I1 => \tmp_threshold_reg_n_0_[2]\,
      O => \threshold[3]_P_i_15_n_0\
    );
\threshold[3]_P_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[3]_P_n_0\,
      I1 => \threshold_reg[3]_LDC_n_0\,
      I2 => \threshold_reg[3]_C_n_0\,
      O => \threshold[3]_P_i_16_n_0\
    );
\threshold[3]_P_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[2]_P_n_0\,
      I1 => \threshold_reg[2]_LDC_n_0\,
      I2 => \threshold_reg[2]_C_n_0\,
      O => \threshold[3]_P_i_17_n_0\
    );
\threshold[3]_P_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2FFFFFFE2FF"
    )
        port map (
      I0 => \threshold_reg[1]_C_n_0\,
      I1 => \threshold_reg[1]_LDC_n_0\,
      I2 => \threshold_reg[1]_P_n_0\,
      I3 => \threshold_reg[2]_C_n_0\,
      I4 => \threshold_reg[2]_LDC_n_0\,
      I5 => \threshold_reg[2]_P_n_0\,
      O => \threshold[3]_P_i_18_n_0\
    );
\threshold[3]_P_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[3]_C_n_0\,
      I1 => \threshold_reg[3]_LDC_n_0\,
      I2 => \threshold_reg[3]_P_n_0\,
      I3 => \threshold_reg[5]_C_n_0\,
      I4 => \threshold_reg[5]_LDC_n_0\,
      I5 => \threshold_reg[5]_P_n_0\,
      O => \threshold[3]_P_i_19_n_0\
    );
\threshold[3]_P_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[2]_C_n_0\,
      I1 => \threshold_reg[2]_LDC_n_0\,
      I2 => \threshold_reg[2]_P_n_0\,
      I3 => \threshold_reg[4]_C_n_0\,
      I4 => \threshold_reg[4]_LDC_n_0\,
      I5 => \threshold_reg[4]_P_n_0\,
      O => \threshold[3]_P_i_20_n_0\
    );
\threshold[3]_P_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD5202A"
    )
        port map (
      I0 => \threshold[3]_P_i_17_n_0\,
      I1 => \threshold_reg[1]_P_n_0\,
      I2 => \threshold_reg[1]_LDC_n_0\,
      I3 => \threshold_reg[1]_C_n_0\,
      I4 => \threshold[3]_P_i_16_n_0\,
      O => \threshold[3]_P_i_21_n_0\
    );
\threshold[3]_P_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \threshold_reg[1]_C_n_0\,
      I1 => \threshold_reg[1]_LDC_n_0\,
      I2 => \threshold_reg[1]_P_n_0\,
      I3 => \threshold_reg[2]_C_n_0\,
      I4 => \threshold_reg[2]_LDC_n_0\,
      I5 => \threshold_reg[2]_P_n_0\,
      O => \threshold[3]_P_i_22_n_0\
    );
\threshold[3]_P_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[5]\,
      I1 => p_4_in(2),
      I2 => \threshold_reg[5]_P_n_0\,
      I3 => \threshold_reg[5]_LDC_n_0\,
      I4 => \threshold_reg[5]_C_n_0\,
      O => \threshold[3]_P_i_4_n_0\
    );
\threshold[3]_P_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[4]\,
      I1 => p_4_in(1),
      I2 => \threshold_reg[4]_P_n_0\,
      I3 => \threshold_reg[4]_LDC_n_0\,
      I4 => \threshold_reg[4]_C_n_0\,
      O => \threshold[3]_P_i_5_n_0\
    );
\threshold[3]_P_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[3]\,
      I1 => p_4_in(0),
      I2 => \threshold_reg[3]_P_n_0\,
      I3 => \threshold_reg[3]_LDC_n_0\,
      I4 => \threshold_reg[3]_C_n_0\,
      O => \threshold[3]_P_i_6_n_0\
    );
\threshold[3]_P_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[3]_P_i_4_n_0\,
      I1 => \threshold_reg[6]_C_n_0\,
      I2 => \threshold_reg[6]_LDC_n_0\,
      I3 => \threshold_reg[6]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[6]\,
      I5 => p_4_in(3),
      O => \threshold[3]_P_i_7_n_0\
    );
\threshold[3]_P_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[3]_P_i_5_n_0\,
      I1 => \threshold_reg[5]_C_n_0\,
      I2 => \threshold_reg[5]_LDC_n_0\,
      I3 => \threshold_reg[5]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[5]\,
      I5 => p_4_in(2),
      O => \threshold[3]_P_i_8_n_0\
    );
\threshold[3]_P_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[3]_P_i_6_n_0\,
      I1 => \threshold_reg[4]_C_n_0\,
      I2 => \threshold_reg[4]_LDC_n_0\,
      I3 => \threshold_reg[4]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[4]\,
      I5 => p_4_in(1),
      O => \threshold[3]_P_i_9_n_0\
    );
\threshold[4]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(4),
      I3 => \threshold_reg[4]_C_n_0\,
      O => \threshold[4]_C_i_1_n_0\
    );
\threshold[4]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(4),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(4),
      I4 => threshold2,
      I5 => threshold_base(4),
      O => p_3_in(4)
    );
\threshold[5]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(5),
      I3 => \threshold_reg[5]_C_n_0\,
      O => \threshold[5]_C_i_1_n_0\
    );
\threshold[5]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(5),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(5),
      I4 => threshold2,
      I5 => threshold_base(5),
      O => p_3_in(5)
    );
\threshold[6]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(6),
      I3 => \threshold_reg[6]_C_n_0\,
      O => \threshold[6]_C_i_1_n_0\
    );
\threshold[6]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(6),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(6),
      I4 => threshold2,
      I5 => threshold_base(6),
      O => p_3_in(6)
    );
\threshold[7]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(7),
      I3 => \threshold_reg[7]_C_n_0\,
      O => \threshold[7]_C_i_1_n_0\
    );
\threshold[7]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(7),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(7),
      I4 => threshold2,
      I5 => threshold_base(7),
      O => p_3_in(7)
    );
\threshold[7]_P_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[7]_P_i_6_n_0\,
      I1 => \threshold_reg[8]_C_n_0\,
      I2 => \threshold_reg[8]_LDC_n_0\,
      I3 => \threshold_reg[8]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[8]\,
      I5 => p_4_in(5),
      O => \threshold[7]_P_i_10_n_0\
    );
\threshold[7]_P_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[7]_P_i_7_n_0\,
      I1 => \threshold_reg[7]_C_n_0\,
      I2 => \threshold_reg[7]_LDC_n_0\,
      I3 => \threshold_reg[7]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[7]\,
      I5 => p_4_in(4),
      O => \threshold[7]_P_i_11_n_0\
    );
\threshold[7]_P_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(7),
      I1 => \tmp_threshold_reg_n_0_[9]\,
      O => \threshold[7]_P_i_13_n_0\
    );
\threshold[7]_P_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(6),
      I1 => \tmp_threshold_reg_n_0_[8]\,
      O => \threshold[7]_P_i_14_n_0\
    );
\threshold[7]_P_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(5),
      I1 => \tmp_threshold_reg_n_0_[7]\,
      O => \threshold[7]_P_i_15_n_0\
    );
\threshold[7]_P_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in(4),
      I1 => \tmp_threshold_reg_n_0_[6]\,
      O => \threshold[7]_P_i_16_n_0\
    );
\threshold[7]_P_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[7]_P_n_0\,
      I1 => \threshold_reg[7]_LDC_n_0\,
      I2 => \threshold_reg[7]_C_n_0\,
      O => \threshold[7]_P_i_17_n_0\
    );
\threshold[7]_P_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[6]_P_n_0\,
      I1 => \threshold_reg[6]_LDC_n_0\,
      I2 => \threshold_reg[6]_C_n_0\,
      O => \threshold[7]_P_i_18_n_0\
    );
\threshold[7]_P_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[5]_P_n_0\,
      I1 => \threshold_reg[5]_LDC_n_0\,
      I2 => \threshold_reg[5]_C_n_0\,
      O => \threshold[7]_P_i_19_n_0\
    );
\threshold[7]_P_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \threshold_reg[4]_P_n_0\,
      I1 => \threshold_reg[4]_LDC_n_0\,
      I2 => \threshold_reg[4]_C_n_0\,
      O => \threshold[7]_P_i_20_n_0\
    );
\threshold[7]_P_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[7]_C_n_0\,
      I1 => \threshold_reg[7]_LDC_n_0\,
      I2 => \threshold_reg[7]_P_n_0\,
      I3 => \threshold_reg[9]_C_n_0\,
      I4 => \threshold_reg[9]_LDC_n_0\,
      I5 => \threshold_reg[9]_P_n_0\,
      O => \threshold[7]_P_i_21_n_0\
    );
\threshold[7]_P_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[6]_C_n_0\,
      I1 => \threshold_reg[6]_LDC_n_0\,
      I2 => \threshold_reg[6]_P_n_0\,
      I3 => \threshold_reg[8]_C_n_0\,
      I4 => \threshold_reg[8]_LDC_n_0\,
      I5 => \threshold_reg[8]_P_n_0\,
      O => \threshold[7]_P_i_22_n_0\
    );
\threshold[7]_P_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[5]_C_n_0\,
      I1 => \threshold_reg[5]_LDC_n_0\,
      I2 => \threshold_reg[5]_P_n_0\,
      I3 => \threshold_reg[7]_C_n_0\,
      I4 => \threshold_reg[7]_LDC_n_0\,
      I5 => \threshold_reg[7]_P_n_0\,
      O => \threshold[7]_P_i_23_n_0\
    );
\threshold[7]_P_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \threshold_reg[4]_C_n_0\,
      I1 => \threshold_reg[4]_LDC_n_0\,
      I2 => \threshold_reg[4]_P_n_0\,
      I3 => \threshold_reg[6]_C_n_0\,
      I4 => \threshold_reg[6]_LDC_n_0\,
      I5 => \threshold_reg[6]_P_n_0\,
      O => \threshold[7]_P_i_24_n_0\
    );
\threshold[7]_P_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[9]\,
      I1 => p_4_in(6),
      I2 => \threshold_reg[9]_P_n_0\,
      I3 => \threshold_reg[9]_LDC_n_0\,
      I4 => \threshold_reg[9]_C_n_0\,
      O => \threshold[7]_P_i_4_n_0\
    );
\threshold[7]_P_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[8]\,
      I1 => p_4_in(5),
      I2 => \threshold_reg[8]_P_n_0\,
      I3 => \threshold_reg[8]_LDC_n_0\,
      I4 => \threshold_reg[8]_C_n_0\,
      O => \threshold[7]_P_i_5_n_0\
    );
\threshold[7]_P_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[7]\,
      I1 => p_4_in(4),
      I2 => \threshold_reg[7]_P_n_0\,
      I3 => \threshold_reg[7]_LDC_n_0\,
      I4 => \threshold_reg[7]_C_n_0\,
      O => \threshold[7]_P_i_6_n_0\
    );
\threshold[7]_P_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8EEE888"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[6]\,
      I1 => p_4_in(3),
      I2 => \threshold_reg[6]_P_n_0\,
      I3 => \threshold_reg[6]_LDC_n_0\,
      I4 => \threshold_reg[6]_C_n_0\,
      O => \threshold[7]_P_i_7_n_0\
    );
\threshold[7]_P_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[7]_P_i_4_n_0\,
      I1 => \threshold_reg[10]_C_n_0\,
      I2 => \threshold_reg[10]_LDC_n_0\,
      I3 => \threshold_reg[10]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[10]\,
      I5 => p_4_in(7),
      O => \threshold[7]_P_i_8_n_0\
    );
\threshold[7]_P_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6A959A95956A6"
    )
        port map (
      I0 => \threshold[7]_P_i_5_n_0\,
      I1 => \threshold_reg[9]_C_n_0\,
      I2 => \threshold_reg[9]_LDC_n_0\,
      I3 => \threshold_reg[9]_P_n_0\,
      I4 => \tmp_threshold_reg_n_0_[9]\,
      I5 => p_4_in(6),
      O => \threshold[7]_P_i_9_n_0\
    );
\threshold[8]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(8),
      I3 => \threshold_reg[8]_C_n_0\,
      O => \threshold[8]_C_i_1_n_0\
    );
\threshold[8]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(8),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(8),
      I4 => threshold2,
      I5 => threshold_base(8),
      O => p_3_in(8)
    );
\threshold[9]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => state_i_3_n_0,
      I2 => p_3_in(9),
      I3 => \threshold_reg[9]_C_n_0\,
      O => \threshold[9]_C_i_1_n_0\
    );
\threshold[9]_P_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => threshold35_out(9),
      I1 => threshold20_in,
      I2 => threshold1,
      I3 => threshold3(9),
      I4 => threshold2,
      I5 => threshold_base(9),
      O => p_3_in(9)
    );
\threshold_reg[0]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[0]_LDC_i_2_n_0\,
      D => \threshold[0]_C_i_1_n_0\,
      Q => \threshold_reg[0]_C_n_0\
    );
\threshold_reg[0]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[0]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[0]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[0]_LDC_n_0\
    );
\threshold_reg[0]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(0),
      I1 => aresetn,
      O => \threshold_reg[0]_LDC_i_1_n_0\
    );
\threshold_reg[0]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(0),
      O => \threshold_reg[0]_LDC_i_2_n_0\
    );
\threshold_reg[0]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(0),
      PRE => \threshold_reg[0]_LDC_i_1_n_0\,
      Q => \threshold_reg[0]_P_n_0\
    );
\threshold_reg[10]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[10]_LDC_i_2_n_0\,
      D => \threshold[10]_C_i_1_n_0\,
      Q => \threshold_reg[10]_C_n_0\
    );
\threshold_reg[10]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[10]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[10]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[10]_LDC_n_0\
    );
\threshold_reg[10]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(10),
      I1 => aresetn,
      O => \threshold_reg[10]_LDC_i_1_n_0\
    );
\threshold_reg[10]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(10),
      O => \threshold_reg[10]_LDC_i_2_n_0\
    );
\threshold_reg[10]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(10),
      PRE => \threshold_reg[10]_LDC_i_1_n_0\,
      Q => \threshold_reg[10]_P_n_0\
    );
\threshold_reg[11]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[11]_LDC_i_2_n_0\,
      D => \threshold[11]_C_i_1_n_0\,
      Q => \threshold_reg[11]_C_n_0\
    );
\threshold_reg[11]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[11]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[11]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[11]_LDC_n_0\
    );
\threshold_reg[11]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(11),
      I1 => aresetn,
      O => \threshold_reg[11]_LDC_i_1_n_0\
    );
\threshold_reg[11]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(11),
      O => \threshold_reg[11]_LDC_i_2_n_0\
    );
\threshold_reg[11]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(11),
      PRE => \threshold_reg[11]_LDC_i_1_n_0\,
      Q => \threshold_reg[11]_P_n_0\
    );
\threshold_reg[11]_P_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[7]_P_i_12_n_0\,
      CO(3) => \threshold_reg[11]_P_i_12_n_0\,
      CO(2) => \threshold_reg[11]_P_i_12_n_1\,
      CO(1) => \threshold_reg[11]_P_i_12_n_2\,
      CO(0) => \threshold_reg[11]_P_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[11]_P_i_17_n_0\,
      DI(2) => \threshold[11]_P_i_18_n_0\,
      DI(1) => \threshold[11]_P_i_19_n_0\,
      DI(0) => \threshold[11]_P_i_20_n_0\,
      O(3 downto 0) => p_4_in(11 downto 8),
      S(3) => \threshold[11]_P_i_21_n_0\,
      S(2) => \threshold[11]_P_i_22_n_0\,
      S(1) => \threshold[11]_P_i_23_n_0\,
      S(0) => \threshold[11]_P_i_24_n_0\
    );
\threshold_reg[11]_P_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[7]_P_i_2_n_0\,
      CO(3) => \threshold_reg[11]_P_i_2_n_0\,
      CO(2) => \threshold_reg[11]_P_i_2_n_1\,
      CO(1) => \threshold_reg[11]_P_i_2_n_2\,
      CO(0) => \threshold_reg[11]_P_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[11]_P_i_4_n_0\,
      DI(2) => \threshold[11]_P_i_5_n_0\,
      DI(1) => \threshold[11]_P_i_6_n_0\,
      DI(0) => \threshold[11]_P_i_7_n_0\,
      O(3 downto 0) => threshold35_out(11 downto 8),
      S(3) => \threshold[11]_P_i_8_n_0\,
      S(2) => \threshold[11]_P_i_9_n_0\,
      S(1) => \threshold[11]_P_i_10_n_0\,
      S(0) => \threshold[11]_P_i_11_n_0\
    );
\threshold_reg[11]_P_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[7]_P_i_3_n_0\,
      CO(3) => \threshold_reg[11]_P_i_3_n_0\,
      CO(2) => \threshold_reg[11]_P_i_3_n_1\,
      CO(1) => \threshold_reg[11]_P_i_3_n_2\,
      CO(0) => \threshold_reg[11]_P_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(11 downto 8),
      O(3 downto 0) => threshold3(11 downto 8),
      S(3) => \threshold[11]_P_i_13_n_0\,
      S(2) => \threshold[11]_P_i_14_n_0\,
      S(1) => \threshold[11]_P_i_15_n_0\,
      S(0) => \threshold[11]_P_i_16_n_0\
    );
\threshold_reg[12]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[12]_LDC_i_2_n_0\,
      D => \threshold[12]_C_i_1_n_0\,
      Q => \threshold_reg[12]_C_n_0\
    );
\threshold_reg[12]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[12]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[12]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[12]_LDC_n_0\
    );
\threshold_reg[12]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(12),
      I1 => aresetn,
      O => \threshold_reg[12]_LDC_i_1_n_0\
    );
\threshold_reg[12]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(12),
      O => \threshold_reg[12]_LDC_i_2_n_0\
    );
\threshold_reg[12]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(12),
      PRE => \threshold_reg[12]_LDC_i_1_n_0\,
      Q => \threshold_reg[12]_P_n_0\
    );
\threshold_reg[13]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[13]_LDC_i_2_n_0\,
      D => \threshold[13]_C_i_1_n_0\,
      Q => \threshold_reg[13]_C_n_0\
    );
\threshold_reg[13]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[13]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[13]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[13]_LDC_n_0\
    );
\threshold_reg[13]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(13),
      I1 => aresetn,
      O => \threshold_reg[13]_LDC_i_1_n_0\
    );
\threshold_reg[13]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(13),
      O => \threshold_reg[13]_LDC_i_2_n_0\
    );
\threshold_reg[13]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(13),
      PRE => \threshold_reg[13]_LDC_i_1_n_0\,
      Q => \threshold_reg[13]_P_n_0\
    );
\threshold_reg[14]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[14]_LDC_i_2_n_0\,
      D => \threshold[14]_C_i_1_n_0\,
      Q => \threshold_reg[14]_C_n_0\
    );
\threshold_reg[14]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[14]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[14]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[14]_LDC_n_0\
    );
\threshold_reg[14]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(14),
      I1 => aresetn,
      O => \threshold_reg[14]_LDC_i_1_n_0\
    );
\threshold_reg[14]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(14),
      O => \threshold_reg[14]_LDC_i_2_n_0\
    );
\threshold_reg[14]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(14),
      PRE => \threshold_reg[14]_LDC_i_1_n_0\,
      Q => \threshold_reg[14]_P_n_0\
    );
\threshold_reg[15]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[15]_LDC_i_2_n_0\,
      D => \threshold[15]_C_i_1_n_0\,
      Q => \threshold_reg[15]_C_n_0\
    );
\threshold_reg[15]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[15]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[15]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[15]_LDC_n_0\
    );
\threshold_reg[15]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(15),
      I1 => aresetn,
      O => \threshold_reg[15]_LDC_i_1_n_0\
    );
\threshold_reg[15]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(15),
      O => \threshold_reg[15]_LDC_i_2_n_0\
    );
\threshold_reg[15]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(15),
      PRE => \threshold_reg[15]_LDC_i_1_n_0\,
      Q => \threshold_reg[15]_P_n_0\
    );
\threshold_reg[15]_P_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[11]_P_i_12_n_0\,
      CO(3) => \threshold_reg[15]_P_i_12_n_0\,
      CO(2) => \threshold_reg[15]_P_i_12_n_1\,
      CO(1) => \threshold_reg[15]_P_i_12_n_2\,
      CO(0) => \threshold_reg[15]_P_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[15]_P_i_17_n_0\,
      DI(2) => \threshold[15]_P_i_18_n_0\,
      DI(1) => \threshold[15]_P_i_19_n_0\,
      DI(0) => \threshold[15]_P_i_20_n_0\,
      O(3 downto 0) => p_4_in(15 downto 12),
      S(3) => \threshold[15]_P_i_21_n_0\,
      S(2) => \threshold[15]_P_i_22_n_0\,
      S(1) => \threshold[15]_P_i_23_n_0\,
      S(0) => \threshold[15]_P_i_24_n_0\
    );
\threshold_reg[15]_P_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[11]_P_i_2_n_0\,
      CO(3) => \threshold_reg[15]_P_i_2_n_0\,
      CO(2) => \threshold_reg[15]_P_i_2_n_1\,
      CO(1) => \threshold_reg[15]_P_i_2_n_2\,
      CO(0) => \threshold_reg[15]_P_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[15]_P_i_4_n_0\,
      DI(2) => \threshold[15]_P_i_5_n_0\,
      DI(1) => \threshold[15]_P_i_6_n_0\,
      DI(0) => \threshold[15]_P_i_7_n_0\,
      O(3 downto 0) => threshold35_out(15 downto 12),
      S(3) => \threshold[15]_P_i_8_n_0\,
      S(2) => \threshold[15]_P_i_9_n_0\,
      S(1) => \threshold[15]_P_i_10_n_0\,
      S(0) => \threshold[15]_P_i_11_n_0\
    );
\threshold_reg[15]_P_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[11]_P_i_3_n_0\,
      CO(3) => \threshold_reg[15]_P_i_3_n_0\,
      CO(2) => \threshold_reg[15]_P_i_3_n_1\,
      CO(1) => \threshold_reg[15]_P_i_3_n_2\,
      CO(0) => \threshold_reg[15]_P_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(15 downto 12),
      O(3 downto 0) => threshold3(15 downto 12),
      S(3) => \threshold[15]_P_i_13_n_0\,
      S(2) => \threshold[15]_P_i_14_n_0\,
      S(1) => \threshold[15]_P_i_15_n_0\,
      S(0) => \threshold[15]_P_i_16_n_0\
    );
\threshold_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(16),
      Q => \threshold_reg_n_0_[16]\
    );
\threshold_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(17),
      Q => \threshold_reg_n_0_[17]\
    );
\threshold_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(18),
      Q => \threshold_reg_n_0_[18]\
    );
\threshold_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(19),
      Q => \threshold_reg_n_0_[19]\
    );
\threshold_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[15]_P_i_12_n_0\,
      CO(3) => \threshold_reg[19]_i_12_n_0\,
      CO(2) => \threshold_reg[19]_i_12_n_1\,
      CO(1) => \threshold_reg[19]_i_12_n_2\,
      CO(0) => \threshold_reg[19]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \threshold_reg_n_0_[19]\,
      DI(2) => \threshold_reg_n_0_[18]\,
      DI(1) => \threshold_reg_n_0_[17]\,
      DI(0) => \threshold_reg_n_0_[16]\,
      O(3 downto 0) => p_4_in(19 downto 16),
      S(3) => \threshold[19]_i_17_n_0\,
      S(2) => \threshold[19]_i_18_n_0\,
      S(1) => \threshold[19]_i_19_n_0\,
      S(0) => \threshold[19]_i_20_n_0\
    );
\threshold_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[15]_P_i_2_n_0\,
      CO(3) => \threshold_reg[19]_i_2_n_0\,
      CO(2) => \threshold_reg[19]_i_2_n_1\,
      CO(1) => \threshold_reg[19]_i_2_n_2\,
      CO(0) => \threshold_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[19]_i_4_n_0\,
      DI(2) => \threshold[19]_i_5_n_0\,
      DI(1) => \threshold[19]_i_6_n_0\,
      DI(0) => \threshold[19]_i_7_n_0\,
      O(3 downto 0) => threshold35_out(19 downto 16),
      S(3) => \threshold[19]_i_8_n_0\,
      S(2) => \threshold[19]_i_9_n_0\,
      S(1) => \threshold[19]_i_10_n_0\,
      S(0) => \threshold[19]_i_11_n_0\
    );
\threshold_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[15]_P_i_3_n_0\,
      CO(3) => \threshold_reg[19]_i_3_n_0\,
      CO(2) => \threshold_reg[19]_i_3_n_1\,
      CO(1) => \threshold_reg[19]_i_3_n_2\,
      CO(0) => \threshold_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(19 downto 16),
      O(3 downto 0) => threshold3(19 downto 16),
      S(3) => \threshold[19]_i_13_n_0\,
      S(2) => \threshold[19]_i_14_n_0\,
      S(1) => \threshold[19]_i_15_n_0\,
      S(0) => \threshold[19]_i_16_n_0\
    );
\threshold_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[1]_LDC_i_2_n_0\,
      D => \threshold[1]_C_i_1_n_0\,
      Q => \threshold_reg[1]_C_n_0\
    );
\threshold_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[1]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[1]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[1]_LDC_n_0\
    );
\threshold_reg[1]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(1),
      I1 => aresetn,
      O => \threshold_reg[1]_LDC_i_1_n_0\
    );
\threshold_reg[1]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(1),
      O => \threshold_reg[1]_LDC_i_2_n_0\
    );
\threshold_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(1),
      PRE => \threshold_reg[1]_LDC_i_1_n_0\,
      Q => \threshold_reg[1]_P_n_0\
    );
\threshold_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(20),
      Q => \threshold_reg_n_0_[20]\
    );
\threshold_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(21),
      Q => \threshold_reg_n_0_[21]\
    );
\threshold_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(22),
      Q => \threshold_reg_n_0_[22]\
    );
\threshold_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(23),
      Q => \threshold_reg_n_0_[23]\
    );
\threshold_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[19]_i_12_n_0\,
      CO(3) => \threshold_reg[23]_i_12_n_0\,
      CO(2) => \threshold_reg[23]_i_12_n_1\,
      CO(1) => \threshold_reg[23]_i_12_n_2\,
      CO(0) => \threshold_reg[23]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \threshold_reg_n_0_[23]\,
      DI(2) => \threshold_reg_n_0_[22]\,
      DI(1) => \threshold_reg_n_0_[21]\,
      DI(0) => \threshold_reg_n_0_[20]\,
      O(3 downto 0) => p_4_in(23 downto 20),
      S(3) => \threshold[23]_i_17_n_0\,
      S(2) => \threshold[23]_i_18_n_0\,
      S(1) => \threshold[23]_i_19_n_0\,
      S(0) => \threshold[23]_i_20_n_0\
    );
\threshold_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[19]_i_2_n_0\,
      CO(3) => \threshold_reg[23]_i_2_n_0\,
      CO(2) => \threshold_reg[23]_i_2_n_1\,
      CO(1) => \threshold_reg[23]_i_2_n_2\,
      CO(0) => \threshold_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[23]_i_4_n_0\,
      DI(2) => \threshold[23]_i_5_n_0\,
      DI(1) => \threshold[23]_i_6_n_0\,
      DI(0) => \threshold[23]_i_7_n_0\,
      O(3 downto 0) => threshold35_out(23 downto 20),
      S(3) => \threshold[23]_i_8_n_0\,
      S(2) => \threshold[23]_i_9_n_0\,
      S(1) => \threshold[23]_i_10_n_0\,
      S(0) => \threshold[23]_i_11_n_0\
    );
\threshold_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[19]_i_3_n_0\,
      CO(3) => \threshold_reg[23]_i_3_n_0\,
      CO(2) => \threshold_reg[23]_i_3_n_1\,
      CO(1) => \threshold_reg[23]_i_3_n_2\,
      CO(0) => \threshold_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(23 downto 20),
      O(3 downto 0) => threshold3(23 downto 20),
      S(3) => \threshold[23]_i_13_n_0\,
      S(2) => \threshold[23]_i_14_n_0\,
      S(1) => \threshold[23]_i_15_n_0\,
      S(0) => \threshold[23]_i_16_n_0\
    );
\threshold_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(24),
      Q => \threshold_reg_n_0_[24]\
    );
\threshold_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(25),
      Q => \threshold_reg_n_0_[25]\
    );
\threshold_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(26),
      Q => \threshold_reg_n_0_[26]\
    );
\threshold_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(27),
      Q => \threshold_reg_n_0_[27]\
    );
\threshold_reg[27]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[23]_i_12_n_0\,
      CO(3) => \threshold_reg[27]_i_12_n_0\,
      CO(2) => \threshold_reg[27]_i_12_n_1\,
      CO(1) => \threshold_reg[27]_i_12_n_2\,
      CO(0) => \threshold_reg[27]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \threshold_reg_n_0_[27]\,
      DI(2) => \threshold_reg_n_0_[26]\,
      DI(1) => \threshold_reg_n_0_[25]\,
      DI(0) => \threshold_reg_n_0_[24]\,
      O(3 downto 0) => p_4_in(27 downto 24),
      S(3) => \threshold[27]_i_17_n_0\,
      S(2) => \threshold[27]_i_18_n_0\,
      S(1) => \threshold[27]_i_19_n_0\,
      S(0) => \threshold[27]_i_20_n_0\
    );
\threshold_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[23]_i_2_n_0\,
      CO(3) => \threshold_reg[27]_i_2_n_0\,
      CO(2) => \threshold_reg[27]_i_2_n_1\,
      CO(1) => \threshold_reg[27]_i_2_n_2\,
      CO(0) => \threshold_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[27]_i_4_n_0\,
      DI(2) => \threshold[27]_i_5_n_0\,
      DI(1) => \threshold[27]_i_6_n_0\,
      DI(0) => \threshold[27]_i_7_n_0\,
      O(3 downto 0) => threshold35_out(27 downto 24),
      S(3) => \threshold[27]_i_8_n_0\,
      S(2) => \threshold[27]_i_9_n_0\,
      S(1) => \threshold[27]_i_10_n_0\,
      S(0) => \threshold[27]_i_11_n_0\
    );
\threshold_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[23]_i_3_n_0\,
      CO(3) => \threshold_reg[27]_i_3_n_0\,
      CO(2) => \threshold_reg[27]_i_3_n_1\,
      CO(1) => \threshold_reg[27]_i_3_n_2\,
      CO(0) => \threshold_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(27 downto 24),
      O(3 downto 0) => threshold3(27 downto 24),
      S(3) => \threshold[27]_i_13_n_0\,
      S(2) => \threshold[27]_i_14_n_0\,
      S(1) => \threshold[27]_i_15_n_0\,
      S(0) => \threshold[27]_i_16_n_0\
    );
\threshold_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(28),
      Q => \threshold_reg_n_0_[28]\
    );
\threshold_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(29),
      Q => \threshold_reg_n_0_[29]\
    );
\threshold_reg[2]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[2]_LDC_i_2_n_0\,
      D => \threshold[2]_C_i_1_n_0\,
      Q => \threshold_reg[2]_C_n_0\
    );
\threshold_reg[2]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[2]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[2]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[2]_LDC_n_0\
    );
\threshold_reg[2]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(2),
      I1 => aresetn,
      O => \threshold_reg[2]_LDC_i_1_n_0\
    );
\threshold_reg[2]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(2),
      O => \threshold_reg[2]_LDC_i_2_n_0\
    );
\threshold_reg[2]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(2),
      PRE => \threshold_reg[2]_LDC_i_1_n_0\,
      Q => \threshold_reg[2]_P_n_0\
    );
\threshold_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(30),
      Q => \threshold_reg_n_0_[30]\
    );
\threshold_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => p_3_in(31),
      Q => \threshold_reg_n_0_[31]\
    );
\threshold_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[27]_i_12_n_0\,
      CO(3) => \NLW_threshold_reg[31]_i_17_CO_UNCONNECTED\(3),
      CO(2) => \threshold_reg[31]_i_17_n_1\,
      CO(1) => \threshold_reg[31]_i_17_n_2\,
      CO(0) => \threshold_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \threshold_reg_n_0_[30]\,
      DI(1) => \threshold_reg_n_0_[29]\,
      DI(0) => \threshold_reg_n_0_[28]\,
      O(3 downto 0) => p_4_in(31 downto 28),
      S(3) => \threshold[31]_i_50_n_0\,
      S(2) => \threshold[31]_i_51_n_0\,
      S(1) => \threshold[31]_i_52_n_0\,
      S(0) => \threshold[31]_i_53_n_0\
    );
\threshold_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_54_n_0\,
      CO(3) => \threshold_reg[31]_i_21_n_0\,
      CO(2) => \threshold_reg[31]_i_21_n_1\,
      CO(1) => \threshold_reg[31]_i_21_n_2\,
      CO(0) => \threshold_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_55_n_0\,
      DI(2) => \threshold[31]_i_56_n_0\,
      DI(1) => \threshold[31]_i_57_n_0\,
      DI(0) => \threshold[31]_i_58_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_59_n_0\,
      S(2) => \threshold[31]_i_60_n_0\,
      S(1) => \threshold[31]_i_61_n_0\,
      S(0) => \threshold[31]_i_62_n_0\
    );
\threshold_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_8_n_0\,
      CO(3) => threshold20_in,
      CO(2) => \threshold_reg[31]_i_3_n_1\,
      CO(1) => \threshold_reg[31]_i_3_n_2\,
      CO(0) => \threshold_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_9_n_0\,
      DI(2) => \threshold[31]_i_10_n_0\,
      DI(1) => \threshold[31]_i_11_n_0\,
      DI(0) => \threshold[31]_i_12_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_13_n_0\,
      S(2) => \threshold[31]_i_14_n_0\,
      S(1) => \threshold[31]_i_15_n_0\,
      S(0) => \threshold[31]_i_16_n_0\
    );
\threshold_reg[31]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_63_n_0\,
      CO(3) => \threshold_reg[31]_i_30_n_0\,
      CO(2) => \threshold_reg[31]_i_30_n_1\,
      CO(1) => \threshold_reg[31]_i_30_n_2\,
      CO(0) => \threshold_reg[31]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_64_n_0\,
      DI(2) => \threshold[31]_i_65_n_0\,
      DI(1) => \threshold[31]_i_66_n_0\,
      DI(0) => \threshold[31]_i_67_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_68_n_0\,
      S(2) => \threshold[31]_i_69_n_0\,
      S(1) => \threshold[31]_i_70_n_0\,
      S(0) => \threshold[31]_i_71_n_0\
    );
\threshold_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[27]_i_2_n_0\,
      CO(3) => \NLW_threshold_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \threshold_reg[31]_i_4_n_1\,
      CO(1) => \threshold_reg[31]_i_4_n_2\,
      CO(0) => \threshold_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_4_in(29),
      DI(0) => \threshold[31]_i_18_n_0\,
      O(3 downto 0) => threshold35_out(31 downto 28),
      S(3 downto 2) => p_4_in(31 downto 30),
      S(1) => \threshold[31]_i_19_n_0\,
      S(0) => \threshold[31]_i_20_n_0\
    );
\threshold_reg[31]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_72_n_0\,
      CO(3) => \threshold_reg[31]_i_41_n_0\,
      CO(2) => \threshold_reg[31]_i_41_n_1\,
      CO(1) => \threshold_reg[31]_i_41_n_2\,
      CO(0) => \threshold_reg[31]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_73_n_0\,
      DI(2) => \threshold[31]_i_74_n_0\,
      DI(1) => \threshold[31]_i_75_n_0\,
      DI(0) => \threshold[31]_i_76_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_77_n_0\,
      S(2) => \threshold[31]_i_78_n_0\,
      S(1) => \threshold[31]_i_79_n_0\,
      S(0) => \threshold[31]_i_80_n_0\
    );
\threshold_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_21_n_0\,
      CO(3) => threshold1,
      CO(2) => \threshold_reg[31]_i_5_n_1\,
      CO(1) => \threshold_reg[31]_i_5_n_2\,
      CO(0) => \threshold_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_22_n_0\,
      DI(2) => \threshold[31]_i_23_n_0\,
      DI(1) => \threshold[31]_i_24_n_0\,
      DI(0) => \threshold[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_26_n_0\,
      S(2) => \threshold[31]_i_27_n_0\,
      S(1) => \threshold[31]_i_28_n_0\,
      S(0) => \threshold[31]_i_29_n_0\
    );
\threshold_reg[31]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_81_n_0\,
      CO(3) => \threshold_reg[31]_i_54_n_0\,
      CO(2) => \threshold_reg[31]_i_54_n_1\,
      CO(1) => \threshold_reg[31]_i_54_n_2\,
      CO(0) => \threshold_reg[31]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_82_n_0\,
      DI(2) => \threshold[31]_i_83_n_0\,
      DI(1) => \threshold[31]_i_84_n_0\,
      DI(0) => \threshold[31]_i_85_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_86_n_0\,
      S(2) => \threshold[31]_i_87_n_0\,
      S(1) => \threshold[31]_i_88_n_0\,
      S(0) => \threshold[31]_i_89_n_0\
    );
\threshold_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_30_n_0\,
      CO(3) => threshold2,
      CO(2) => \threshold_reg[31]_i_6_n_1\,
      CO(1) => \threshold_reg[31]_i_6_n_2\,
      CO(0) => \threshold_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_31_n_0\,
      DI(2) => \threshold[31]_i_32_n_0\,
      DI(1) => \threshold[31]_i_33_n_0\,
      DI(0) => \threshold[31]_i_34_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_35_n_0\,
      S(2) => \threshold[31]_i_36_n_0\,
      S(1) => \threshold[31]_i_37_n_0\,
      S(0) => \threshold[31]_i_38_n_0\
    );
\threshold_reg[31]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_90_n_0\,
      CO(3) => \threshold_reg[31]_i_63_n_0\,
      CO(2) => \threshold_reg[31]_i_63_n_1\,
      CO(1) => \threshold_reg[31]_i_63_n_2\,
      CO(0) => \threshold_reg[31]_i_63_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_91_n_0\,
      DI(2) => \threshold[31]_i_92_n_0\,
      DI(1) => \threshold[31]_i_93_n_0\,
      DI(0) => \threshold[31]_i_94_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_95_n_0\,
      S(2) => \threshold[31]_i_96_n_0\,
      S(1) => \threshold[31]_i_97_n_0\,
      S(0) => \threshold[31]_i_98_n_0\
    );
\threshold_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[27]_i_3_n_0\,
      CO(3) => \NLW_threshold_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \threshold_reg[31]_i_7_n_1\,
      CO(1) => \threshold_reg[31]_i_7_n_2\,
      CO(0) => \threshold_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_4_in(29 downto 28),
      O(3 downto 0) => threshold3(31 downto 28),
      S(3 downto 2) => p_4_in(31 downto 30),
      S(1) => \threshold[31]_i_39_n_0\,
      S(0) => \threshold[31]_i_40_n_0\
    );
\threshold_reg[31]_i_72\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \threshold_reg[31]_i_72_n_0\,
      CO(2) => \threshold_reg[31]_i_72_n_1\,
      CO(1) => \threshold_reg[31]_i_72_n_2\,
      CO(0) => \threshold_reg[31]_i_72_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_99_n_0\,
      DI(2) => \threshold[31]_i_100_n_0\,
      DI(1) => \threshold[31]_i_101_n_0\,
      DI(0) => \threshold[31]_i_102_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_72_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_103_n_0\,
      S(2) => \threshold[31]_i_104_n_0\,
      S(1) => \threshold[31]_i_105_n_0\,
      S(0) => \threshold[31]_i_106_n_0\
    );
\threshold_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[31]_i_41_n_0\,
      CO(3) => \threshold_reg[31]_i_8_n_0\,
      CO(2) => \threshold_reg[31]_i_8_n_1\,
      CO(1) => \threshold_reg[31]_i_8_n_2\,
      CO(0) => \threshold_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_42_n_0\,
      DI(2) => \threshold[31]_i_43_n_0\,
      DI(1) => \threshold[31]_i_44_n_0\,
      DI(0) => \threshold[31]_i_45_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_46_n_0\,
      S(2) => \threshold[31]_i_47_n_0\,
      S(1) => \threshold[31]_i_48_n_0\,
      S(0) => \threshold[31]_i_49_n_0\
    );
\threshold_reg[31]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \threshold_reg[31]_i_81_n_0\,
      CO(2) => \threshold_reg[31]_i_81_n_1\,
      CO(1) => \threshold_reg[31]_i_81_n_2\,
      CO(0) => \threshold_reg[31]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_107_n_0\,
      DI(2) => \threshold[31]_i_108_n_0\,
      DI(1) => \threshold[31]_i_109_n_0\,
      DI(0) => \threshold[31]_i_110_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_81_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_111_n_0\,
      S(2) => \threshold[31]_i_112_n_0\,
      S(1) => \threshold[31]_i_113_n_0\,
      S(0) => \threshold[31]_i_114_n_0\
    );
\threshold_reg[31]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \threshold_reg[31]_i_90_n_0\,
      CO(2) => \threshold_reg[31]_i_90_n_1\,
      CO(1) => \threshold_reg[31]_i_90_n_2\,
      CO(0) => \threshold_reg[31]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[31]_i_116_n_0\,
      DI(2) => \threshold[31]_i_117_n_0\,
      DI(1) => \threshold[31]_i_118_n_0\,
      DI(0) => \threshold[31]_i_119_n_0\,
      O(3 downto 0) => \NLW_threshold_reg[31]_i_90_O_UNCONNECTED\(3 downto 0),
      S(3) => \threshold[31]_i_120_n_0\,
      S(2) => \threshold[31]_i_121_n_0\,
      S(1) => \threshold[31]_i_122_n_0\,
      S(0) => \threshold[31]_i_123_n_0\
    );
\threshold_reg[3]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[3]_LDC_i_2_n_0\,
      D => \threshold[3]_C_i_1_n_0\,
      Q => \threshold_reg[3]_C_n_0\
    );
\threshold_reg[3]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[3]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[3]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[3]_LDC_n_0\
    );
\threshold_reg[3]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(3),
      I1 => aresetn,
      O => \threshold_reg[3]_LDC_i_1_n_0\
    );
\threshold_reg[3]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(3),
      O => \threshold_reg[3]_LDC_i_2_n_0\
    );
\threshold_reg[3]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(3),
      PRE => \threshold_reg[3]_LDC_i_1_n_0\,
      Q => \threshold_reg[3]_P_n_0\
    );
\threshold_reg[3]_P_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \threshold_reg[3]_P_i_11_n_0\,
      CO(2) => \threshold_reg[3]_P_i_11_n_1\,
      CO(1) => \threshold_reg[3]_P_i_11_n_2\,
      CO(0) => \threshold_reg[3]_P_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[3]_P_i_16_n_0\,
      DI(2) => \threshold[3]_P_i_17_n_0\,
      DI(1) => \threshold[3]_P_i_18_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_4_in(3 downto 0),
      S(3) => \threshold[3]_P_i_19_n_0\,
      S(2) => \threshold[3]_P_i_20_n_0\,
      S(1) => \threshold[3]_P_i_21_n_0\,
      S(0) => \threshold[3]_P_i_22_n_0\
    );
\threshold_reg[3]_P_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \threshold_reg[3]_P_i_2_n_0\,
      CO(2) => \threshold_reg[3]_P_i_2_n_1\,
      CO(1) => \threshold_reg[3]_P_i_2_n_2\,
      CO(0) => \threshold_reg[3]_P_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[3]_P_i_4_n_0\,
      DI(2) => \threshold[3]_P_i_5_n_0\,
      DI(1) => \threshold[3]_P_i_6_n_0\,
      DI(0) => '0',
      O(3 downto 0) => threshold35_out(3 downto 0),
      S(3) => \threshold[3]_P_i_7_n_0\,
      S(2) => \threshold[3]_P_i_8_n_0\,
      S(1) => \threshold[3]_P_i_9_n_0\,
      S(0) => \threshold[3]_P_i_10_n_0\
    );
\threshold_reg[3]_P_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \threshold_reg[3]_P_i_3_n_0\,
      CO(2) => \threshold_reg[3]_P_i_3_n_1\,
      CO(1) => \threshold_reg[3]_P_i_3_n_2\,
      CO(0) => \threshold_reg[3]_P_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(3 downto 0),
      O(3 downto 0) => threshold3(3 downto 0),
      S(3) => \threshold[3]_P_i_12_n_0\,
      S(2) => \threshold[3]_P_i_13_n_0\,
      S(1) => \threshold[3]_P_i_14_n_0\,
      S(0) => \threshold[3]_P_i_15_n_0\
    );
\threshold_reg[4]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[4]_LDC_i_2_n_0\,
      D => \threshold[4]_C_i_1_n_0\,
      Q => \threshold_reg[4]_C_n_0\
    );
\threshold_reg[4]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[4]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[4]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[4]_LDC_n_0\
    );
\threshold_reg[4]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(4),
      I1 => aresetn,
      O => \threshold_reg[4]_LDC_i_1_n_0\
    );
\threshold_reg[4]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(4),
      O => \threshold_reg[4]_LDC_i_2_n_0\
    );
\threshold_reg[4]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(4),
      PRE => \threshold_reg[4]_LDC_i_1_n_0\,
      Q => \threshold_reg[4]_P_n_0\
    );
\threshold_reg[5]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[5]_LDC_i_2_n_0\,
      D => \threshold[5]_C_i_1_n_0\,
      Q => \threshold_reg[5]_C_n_0\
    );
\threshold_reg[5]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[5]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[5]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[5]_LDC_n_0\
    );
\threshold_reg[5]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(5),
      I1 => aresetn,
      O => \threshold_reg[5]_LDC_i_1_n_0\
    );
\threshold_reg[5]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(5),
      O => \threshold_reg[5]_LDC_i_2_n_0\
    );
\threshold_reg[5]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(5),
      PRE => \threshold_reg[5]_LDC_i_1_n_0\,
      Q => \threshold_reg[5]_P_n_0\
    );
\threshold_reg[6]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[6]_LDC_i_2_n_0\,
      D => \threshold[6]_C_i_1_n_0\,
      Q => \threshold_reg[6]_C_n_0\
    );
\threshold_reg[6]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[6]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[6]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[6]_LDC_n_0\
    );
\threshold_reg[6]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(6),
      I1 => aresetn,
      O => \threshold_reg[6]_LDC_i_1_n_0\
    );
\threshold_reg[6]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(6),
      O => \threshold_reg[6]_LDC_i_2_n_0\
    );
\threshold_reg[6]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(6),
      PRE => \threshold_reg[6]_LDC_i_1_n_0\,
      Q => \threshold_reg[6]_P_n_0\
    );
\threshold_reg[7]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[7]_LDC_i_2_n_0\,
      D => \threshold[7]_C_i_1_n_0\,
      Q => \threshold_reg[7]_C_n_0\
    );
\threshold_reg[7]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[7]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[7]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[7]_LDC_n_0\
    );
\threshold_reg[7]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(7),
      I1 => aresetn,
      O => \threshold_reg[7]_LDC_i_1_n_0\
    );
\threshold_reg[7]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(7),
      O => \threshold_reg[7]_LDC_i_2_n_0\
    );
\threshold_reg[7]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(7),
      PRE => \threshold_reg[7]_LDC_i_1_n_0\,
      Q => \threshold_reg[7]_P_n_0\
    );
\threshold_reg[7]_P_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[3]_P_i_11_n_0\,
      CO(3) => \threshold_reg[7]_P_i_12_n_0\,
      CO(2) => \threshold_reg[7]_P_i_12_n_1\,
      CO(1) => \threshold_reg[7]_P_i_12_n_2\,
      CO(0) => \threshold_reg[7]_P_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[7]_P_i_17_n_0\,
      DI(2) => \threshold[7]_P_i_18_n_0\,
      DI(1) => \threshold[7]_P_i_19_n_0\,
      DI(0) => \threshold[7]_P_i_20_n_0\,
      O(3 downto 0) => p_4_in(7 downto 4),
      S(3) => \threshold[7]_P_i_21_n_0\,
      S(2) => \threshold[7]_P_i_22_n_0\,
      S(1) => \threshold[7]_P_i_23_n_0\,
      S(0) => \threshold[7]_P_i_24_n_0\
    );
\threshold_reg[7]_P_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[3]_P_i_2_n_0\,
      CO(3) => \threshold_reg[7]_P_i_2_n_0\,
      CO(2) => \threshold_reg[7]_P_i_2_n_1\,
      CO(1) => \threshold_reg[7]_P_i_2_n_2\,
      CO(0) => \threshold_reg[7]_P_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \threshold[7]_P_i_4_n_0\,
      DI(2) => \threshold[7]_P_i_5_n_0\,
      DI(1) => \threshold[7]_P_i_6_n_0\,
      DI(0) => \threshold[7]_P_i_7_n_0\,
      O(3 downto 0) => threshold35_out(7 downto 4),
      S(3) => \threshold[7]_P_i_8_n_0\,
      S(2) => \threshold[7]_P_i_9_n_0\,
      S(1) => \threshold[7]_P_i_10_n_0\,
      S(0) => \threshold[7]_P_i_11_n_0\
    );
\threshold_reg[7]_P_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \threshold_reg[3]_P_i_3_n_0\,
      CO(3) => \threshold_reg[7]_P_i_3_n_0\,
      CO(2) => \threshold_reg[7]_P_i_3_n_1\,
      CO(1) => \threshold_reg[7]_P_i_3_n_2\,
      CO(0) => \threshold_reg[7]_P_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_4_in(7 downto 4),
      O(3 downto 0) => threshold3(7 downto 4),
      S(3) => \threshold[7]_P_i_13_n_0\,
      S(2) => \threshold[7]_P_i_14_n_0\,
      S(1) => \threshold[7]_P_i_15_n_0\,
      S(0) => \threshold[7]_P_i_16_n_0\
    );
\threshold_reg[8]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[8]_LDC_i_2_n_0\,
      D => \threshold[8]_C_i_1_n_0\,
      Q => \threshold_reg[8]_C_n_0\
    );
\threshold_reg[8]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[8]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[8]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[8]_LDC_n_0\
    );
\threshold_reg[8]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(8),
      I1 => aresetn,
      O => \threshold_reg[8]_LDC_i_1_n_0\
    );
\threshold_reg[8]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(8),
      O => \threshold_reg[8]_LDC_i_2_n_0\
    );
\threshold_reg[8]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(8),
      PRE => \threshold_reg[8]_LDC_i_1_n_0\,
      Q => \threshold_reg[8]_P_n_0\
    );
\threshold_reg[9]_C\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \threshold_reg[9]_LDC_i_2_n_0\,
      D => \threshold[9]_C_i_1_n_0\,
      Q => \threshold_reg[9]_C_n_0\
    );
\threshold_reg[9]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \threshold_reg[9]_LDC_i_2_n_0\,
      D => '1',
      G => \threshold_reg[9]_LDC_i_1_n_0\,
      GE => '1',
      Q => \threshold_reg[9]_LDC_n_0\
    );
\threshold_reg[9]_LDC_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold_base(9),
      I1 => aresetn,
      O => \threshold_reg[9]_LDC_i_1_n_0\
    );
\threshold_reg[9]_LDC_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      I1 => threshold_base(9),
      O => \threshold_reg[9]_LDC_i_2_n_0\
    );
\threshold_reg[9]_P\: unisim.vcomponents.FDPE
     port map (
      C => aclk,
      CE => \threshold[31]_i_1_n_0\,
      D => p_3_in(9),
      PRE => \threshold_reg[9]_LDC_i_1_n_0\,
      Q => \threshold_reg[9]_P_n_0\
    );
\tmp_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][0]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(0),
      O => tmp_threshold(0)
    );
\tmp_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][10]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(10),
      O => tmp_threshold(10)
    );
\tmp_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][11]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(11),
      O => tmp_threshold(11)
    );
\tmp_threshold[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][9]\,
      I4 => \tmp_threshold[11]_i_14_n_0\,
      O => \tmp_threshold[11]_i_10_n_0\
    );
\tmp_threshold[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][12]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][12]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][12]\,
      O => \tmp_threshold[11]_i_11_n_0\
    );
\tmp_threshold[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][11]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][11]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][11]\,
      O => \tmp_threshold[11]_i_12_n_0\
    );
\tmp_threshold[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][10]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][10]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][10]\,
      O => \tmp_threshold[11]_i_13_n_0\
    );
\tmp_threshold[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][9]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][9]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][9]\,
      O => \tmp_threshold[11]_i_14_n_0\
    );
\tmp_threshold[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[12]\,
      I1 => \tmp_threshold[11]_i_7_n_0\,
      O => \tmp_threshold[11]_i_3_n_0\
    );
\tmp_threshold[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[11]\,
      I1 => \tmp_threshold[11]_i_8_n_0\,
      O => \tmp_threshold[11]_i_4_n_0\
    );
\tmp_threshold[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[10]\,
      I1 => \tmp_threshold[11]_i_9_n_0\,
      O => \tmp_threshold[11]_i_5_n_0\
    );
\tmp_threshold[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[9]\,
      I1 => \tmp_threshold[11]_i_10_n_0\,
      O => \tmp_threshold[11]_i_6_n_0\
    );
\tmp_threshold[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[11]_i_11_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][12]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[11]_i_7_n_0\
    );
\tmp_threshold[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][11]\,
      I4 => \tmp_threshold[11]_i_12_n_0\,
      O => \tmp_threshold[11]_i_8_n_0\
    );
\tmp_threshold[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[11]_i_13_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][10]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[11]_i_9_n_0\
    );
\tmp_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][12]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(12),
      O => tmp_threshold(12)
    );
\tmp_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][13]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(13),
      O => tmp_threshold(13)
    );
\tmp_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][14]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(14),
      O => tmp_threshold(14)
    );
\tmp_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][15]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(15),
      O => tmp_threshold(15)
    );
\tmp_threshold[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][13]\,
      I4 => \tmp_threshold[15]_i_14_n_0\,
      O => \tmp_threshold[15]_i_10_n_0\
    );
\tmp_threshold[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][16]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][16]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][16]\,
      O => \tmp_threshold[15]_i_11_n_0\
    );
\tmp_threshold[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][15]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][15]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][15]\,
      O => \tmp_threshold[15]_i_12_n_0\
    );
\tmp_threshold[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][14]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][14]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][14]\,
      O => \tmp_threshold[15]_i_13_n_0\
    );
\tmp_threshold[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0ACAAA0A0ACAA"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][13]\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][13]\,
      I2 => index_reg(2),
      I3 => index_reg(0),
      I4 => index_reg(1),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][13]\,
      O => \tmp_threshold[15]_i_14_n_0\
    );
\tmp_threshold[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[16]\,
      I1 => \tmp_threshold[15]_i_7_n_0\,
      O => \tmp_threshold[15]_i_3_n_0\
    );
\tmp_threshold[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[15]\,
      I1 => \tmp_threshold[15]_i_8_n_0\,
      O => \tmp_threshold[15]_i_4_n_0\
    );
\tmp_threshold[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[14]\,
      I1 => \tmp_threshold[15]_i_9_n_0\,
      O => \tmp_threshold[15]_i_5_n_0\
    );
\tmp_threshold[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[13]\,
      I1 => \tmp_threshold[15]_i_10_n_0\,
      O => \tmp_threshold[15]_i_6_n_0\
    );
\tmp_threshold[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[15]_i_11_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][16]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[15]_i_7_n_0\
    );
\tmp_threshold[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][15]\,
      I4 => \tmp_threshold[15]_i_12_n_0\,
      O => \tmp_threshold[15]_i_8_n_0\
    );
\tmp_threshold[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[15]_i_13_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][14]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[15]_i_9_n_0\
    );
\tmp_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][16]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(16),
      O => tmp_threshold(16)
    );
\tmp_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][17]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(17),
      O => tmp_threshold(17)
    );
\tmp_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][18]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(18),
      O => tmp_threshold(18)
    );
\tmp_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][19]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(19),
      O => tmp_threshold(19)
    );
\tmp_threshold[19]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][17]\,
      I4 => \tmp_threshold[19]_i_14_n_0\,
      O => \tmp_threshold[19]_i_10_n_0\
    );
\tmp_threshold[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][20]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][20]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][20]\,
      O => \tmp_threshold[19]_i_11_n_0\
    );
\tmp_threshold[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][19]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][19]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][19]\,
      O => \tmp_threshold[19]_i_12_n_0\
    );
\tmp_threshold[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][18]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][18]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][18]\,
      O => \tmp_threshold[19]_i_13_n_0\
    );
\tmp_threshold[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][17]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][17]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][17]\,
      O => \tmp_threshold[19]_i_14_n_0\
    );
\tmp_threshold[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[20]\,
      I1 => \tmp_threshold[19]_i_7_n_0\,
      O => \tmp_threshold[19]_i_3_n_0\
    );
\tmp_threshold[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[19]\,
      I1 => \tmp_threshold[19]_i_8_n_0\,
      O => \tmp_threshold[19]_i_4_n_0\
    );
\tmp_threshold[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[18]\,
      I1 => \tmp_threshold[19]_i_9_n_0\,
      O => \tmp_threshold[19]_i_5_n_0\
    );
\tmp_threshold[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[17]\,
      I1 => \tmp_threshold[19]_i_10_n_0\,
      O => \tmp_threshold[19]_i_6_n_0\
    );
\tmp_threshold[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[19]_i_11_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][20]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[19]_i_7_n_0\
    );
\tmp_threshold[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][19]\,
      I4 => \tmp_threshold[19]_i_12_n_0\,
      O => \tmp_threshold[19]_i_8_n_0\
    );
\tmp_threshold[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[19]_i_13_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][18]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[19]_i_9_n_0\
    );
\tmp_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][1]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(1),
      O => tmp_threshold(1)
    );
\tmp_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][20]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(20),
      O => tmp_threshold(20)
    );
\tmp_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][21]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(21),
      O => tmp_threshold(21)
    );
\tmp_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][22]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(22),
      O => tmp_threshold(22)
    );
\tmp_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][23]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(23),
      O => tmp_threshold(23)
    );
\tmp_threshold[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][21]\,
      I4 => \tmp_threshold[23]_i_14_n_0\,
      O => \tmp_threshold[23]_i_10_n_0\
    );
\tmp_threshold[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][24]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][24]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][24]\,
      O => \tmp_threshold[23]_i_11_n_0\
    );
\tmp_threshold[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][23]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][23]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][23]\,
      O => \tmp_threshold[23]_i_12_n_0\
    );
\tmp_threshold[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][22]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][22]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][22]\,
      O => \tmp_threshold[23]_i_13_n_0\
    );
\tmp_threshold[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0ACAAA0A0ACAA"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][21]\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][21]\,
      I2 => index_reg(2),
      I3 => index_reg(0),
      I4 => index_reg(1),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][21]\,
      O => \tmp_threshold[23]_i_14_n_0\
    );
\tmp_threshold[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[24]\,
      I1 => \tmp_threshold[23]_i_7_n_0\,
      O => \tmp_threshold[23]_i_3_n_0\
    );
\tmp_threshold[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[23]\,
      I1 => \tmp_threshold[23]_i_8_n_0\,
      O => \tmp_threshold[23]_i_4_n_0\
    );
\tmp_threshold[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[22]\,
      I1 => \tmp_threshold[23]_i_9_n_0\,
      O => \tmp_threshold[23]_i_5_n_0\
    );
\tmp_threshold[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[21]\,
      I1 => \tmp_threshold[23]_i_10_n_0\,
      O => \tmp_threshold[23]_i_6_n_0\
    );
\tmp_threshold[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[23]_i_11_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][24]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[23]_i_7_n_0\
    );
\tmp_threshold[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][23]\,
      I4 => \tmp_threshold[23]_i_12_n_0\,
      O => \tmp_threshold[23]_i_8_n_0\
    );
\tmp_threshold[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[23]_i_13_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][22]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[23]_i_9_n_0\
    );
\tmp_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][24]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(24),
      O => tmp_threshold(24)
    );
\tmp_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][25]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(25),
      O => tmp_threshold(25)
    );
\tmp_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][26]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(26),
      O => tmp_threshold(26)
    );
\tmp_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][27]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(27),
      O => tmp_threshold(27)
    );
\tmp_threshold[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[28]\,
      I1 => \tmp_threshold[31]_i_36_n_0\,
      O => \tmp_threshold[27]_i_3_n_0\
    );
\tmp_threshold[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[27]\,
      I1 => \tmp_threshold[31]_i_35_n_0\,
      O => \tmp_threshold[27]_i_4_n_0\
    );
\tmp_threshold[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[26]\,
      I1 => \tmp_threshold[31]_i_38_n_0\,
      O => \tmp_threshold[27]_i_5_n_0\
    );
\tmp_threshold[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[25]\,
      I1 => \tmp_threshold[31]_i_37_n_0\,
      O => \tmp_threshold[27]_i_6_n_0\
    );
\tmp_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][28]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(28),
      O => tmp_threshold(28)
    );
\tmp_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][29]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(29),
      O => tmp_threshold(29)
    );
\tmp_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][2]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(2),
      O => tmp_threshold(2)
    );
\tmp_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][30]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(30),
      O => tmp_threshold(30)
    );
\tmp_threshold[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080A8"
    )
        port map (
      I0 => \tmp_threshold[31]_i_3_n_0\,
      I1 => \tmp_threshold_reg[31]_i_4_n_0\,
      I2 => \tmp_threshold[31]_i_5_n_0\,
      I3 => index_reg(2),
      I4 => index_reg(3),
      I5 => \tmp_threshold[31]_i_6_n_0\,
      O => \tmp_threshold[31]_i_1_n_0\
    );
\tmp_threshold[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[31]\,
      I1 => \tmp_threshold_reg_n_0_[30]\,
      I2 => \tmp_threshold[31]_i_32_n_0\,
      O => \tmp_threshold[31]_i_10_n_0\
    );
\tmp_threshold[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \tmp_threshold[31]_i_33_n_0\,
      I1 => \tmp_threshold_reg_n_0_[28]\,
      I2 => \tmp_threshold_reg_n_0_[29]\,
      I3 => \tmp_threshold[31]_i_34_n_0\,
      O => \tmp_threshold[31]_i_11_n_0\
    );
\tmp_threshold[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \tmp_threshold[31]_i_35_n_0\,
      I1 => \tmp_threshold_reg_n_0_[26]\,
      I2 => \tmp_threshold_reg_n_0_[27]\,
      I3 => \tmp_threshold[31]_i_36_n_0\,
      O => \tmp_threshold[31]_i_12_n_0\
    );
\tmp_threshold[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \tmp_threshold[31]_i_37_n_0\,
      I1 => \tmp_threshold_reg_n_0_[24]\,
      I2 => \tmp_threshold_reg_n_0_[25]\,
      I3 => \tmp_threshold[31]_i_38_n_0\,
      O => \tmp_threshold[31]_i_13_n_0\
    );
\tmp_threshold[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[30]\,
      I1 => \tmp_threshold[31]_i_32_n_0\,
      I2 => \tmp_threshold_reg_n_0_[31]\,
      O => \tmp_threshold[31]_i_14_n_0\
    );
\tmp_threshold[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \tmp_threshold[31]_i_34_n_0\,
      I1 => \tmp_threshold_reg_n_0_[29]\,
      I2 => \tmp_threshold[31]_i_33_n_0\,
      I3 => \tmp_threshold_reg_n_0_[28]\,
      O => \tmp_threshold[31]_i_15_n_0\
    );
\tmp_threshold[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \tmp_threshold[31]_i_36_n_0\,
      I1 => \tmp_threshold_reg_n_0_[27]\,
      I2 => \tmp_threshold[31]_i_35_n_0\,
      I3 => \tmp_threshold_reg_n_0_[26]\,
      O => \tmp_threshold[31]_i_16_n_0\
    );
\tmp_threshold[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \tmp_threshold[31]_i_38_n_0\,
      I1 => \tmp_threshold_reg_n_0_[25]\,
      I2 => \tmp_threshold[31]_i_37_n_0\,
      I3 => \tmp_threshold_reg_n_0_[24]\,
      O => \tmp_threshold[31]_i_17_n_0\
    );
\tmp_threshold[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(8),
      I1 => index_reg(9),
      I2 => index_reg(11),
      I3 => index_reg(10),
      O => \tmp_threshold[31]_i_18_n_0\
    );
\tmp_threshold[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[31]\,
      O => \tmp_threshold[31]_i_19_n_0\
    );
\tmp_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_vad[0].vad_results_reg10\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => \tmp_threshold_reg[31]_i_8_n_0\,
      O => tmp_threshold(31)
    );
\tmp_threshold[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[31]\,
      I1 => \tmp_threshold[31]_i_32_n_0\,
      O => \tmp_threshold[31]_i_20_n_0\
    );
\tmp_threshold[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[30]\,
      I1 => \tmp_threshold[31]_i_34_n_0\,
      O => \tmp_threshold[31]_i_21_n_0\
    );
\tmp_threshold[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[29]\,
      I1 => \tmp_threshold[31]_i_33_n_0\,
      O => \tmp_threshold[31]_i_22_n_0\
    );
\tmp_threshold[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[23]_i_8_n_0\,
      I1 => \tmp_threshold_reg_n_0_[22]\,
      I2 => \tmp_threshold_reg_n_0_[23]\,
      I3 => \tmp_threshold[23]_i_7_n_0\,
      O => \tmp_threshold[31]_i_24_n_0\
    );
\tmp_threshold[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[23]_i_10_n_0\,
      I1 => \tmp_threshold_reg_n_0_[20]\,
      I2 => \tmp_threshold_reg_n_0_[21]\,
      I3 => \tmp_threshold[23]_i_9_n_0\,
      O => \tmp_threshold[31]_i_25_n_0\
    );
\tmp_threshold[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[19]_i_8_n_0\,
      I1 => \tmp_threshold_reg_n_0_[18]\,
      I2 => \tmp_threshold_reg_n_0_[19]\,
      I3 => \tmp_threshold[19]_i_7_n_0\,
      O => \tmp_threshold[31]_i_26_n_0\
    );
\tmp_threshold[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[19]_i_10_n_0\,
      I1 => \tmp_threshold_reg_n_0_[16]\,
      I2 => \tmp_threshold_reg_n_0_[17]\,
      I3 => \tmp_threshold[19]_i_9_n_0\,
      O => \tmp_threshold[31]_i_27_n_0\
    );
\tmp_threshold[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[23]_i_7_n_0\,
      I1 => \tmp_threshold_reg_n_0_[23]\,
      I2 => \tmp_threshold[23]_i_8_n_0\,
      I3 => \tmp_threshold_reg_n_0_[22]\,
      O => \tmp_threshold[31]_i_28_n_0\
    );
\tmp_threshold[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[23]_i_9_n_0\,
      I1 => \tmp_threshold_reg_n_0_[21]\,
      I2 => \tmp_threshold[23]_i_10_n_0\,
      I3 => \tmp_threshold_reg_n_0_[20]\,
      O => \tmp_threshold[31]_i_29_n_0\
    );
\tmp_threshold[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => state_reg_n_0,
      I1 => \gen_vad[2].vad_results_reg\,
      I2 => \gen_vad[4].vad_results_reg\,
      I3 => \gen_vad[3].vad_results_reg\,
      I4 => \gen_vad[0].vad_results_reg\,
      I5 => \gen_vad[1].vad_results_reg\,
      O => \tmp_threshold[31]_i_3_n_0\
    );
\tmp_threshold[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[19]_i_7_n_0\,
      I1 => \tmp_threshold_reg_n_0_[19]\,
      I2 => \tmp_threshold[19]_i_8_n_0\,
      I3 => \tmp_threshold_reg_n_0_[18]\,
      O => \tmp_threshold[31]_i_30_n_0\
    );
\tmp_threshold[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[19]_i_9_n_0\,
      I1 => \tmp_threshold_reg_n_0_[17]\,
      I2 => \tmp_threshold[19]_i_10_n_0\,
      I3 => \tmp_threshold_reg_n_0_[16]\,
      O => \tmp_threshold[31]_i_31_n_0\
    );
\tmp_threshold[31]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => \gen_vad[2].vad_results_reg10\,
      I1 => index_reg(0),
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => \tmp_threshold[31]_i_48_n_0\,
      O => \tmp_threshold[31]_i_32_n_0\
    );
\tmp_threshold[31]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][29]\,
      I4 => \tmp_threshold[31]_i_49_n_0\,
      O => \tmp_threshold[31]_i_33_n_0\
    );
\tmp_threshold[31]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][30]\,
      I1 => index_reg(0),
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => \tmp_threshold[31]_i_50_n_0\,
      O => \tmp_threshold[31]_i_34_n_0\
    );
\tmp_threshold[31]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][27]\,
      I4 => \tmp_threshold[31]_i_51_n_0\,
      O => \tmp_threshold[31]_i_35_n_0\
    );
\tmp_threshold[31]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][28]\,
      I1 => index_reg(0),
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => \tmp_threshold[31]_i_52_n_0\,
      O => \tmp_threshold[31]_i_36_n_0\
    );
\tmp_threshold[31]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][25]\,
      I4 => \tmp_threshold[31]_i_53_n_0\,
      O => \tmp_threshold[31]_i_37_n_0\
    );
\tmp_threshold[31]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => \gen_vad[2].avg_energy_reg_n_0_[2][26]\,
      I1 => index_reg(0),
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => \tmp_threshold[31]_i_54_n_0\,
      O => \tmp_threshold[31]_i_38_n_0\
    );
\tmp_threshold[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[15]_i_8_n_0\,
      I1 => \tmp_threshold_reg_n_0_[14]\,
      I2 => \tmp_threshold_reg_n_0_[15]\,
      I3 => \tmp_threshold[15]_i_7_n_0\,
      O => \tmp_threshold[31]_i_40_n_0\
    );
\tmp_threshold[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[15]_i_10_n_0\,
      I1 => \tmp_threshold_reg_n_0_[12]\,
      I2 => \tmp_threshold_reg_n_0_[13]\,
      I3 => \tmp_threshold[15]_i_9_n_0\,
      O => \tmp_threshold[31]_i_41_n_0\
    );
\tmp_threshold[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[11]_i_8_n_0\,
      I1 => \tmp_threshold_reg_n_0_[10]\,
      I2 => \tmp_threshold_reg_n_0_[11]\,
      I3 => \tmp_threshold[11]_i_7_n_0\,
      O => \tmp_threshold[31]_i_42_n_0\
    );
\tmp_threshold[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[11]_i_10_n_0\,
      I1 => \tmp_threshold_reg_n_0_[8]\,
      I2 => \tmp_threshold_reg_n_0_[9]\,
      I3 => \tmp_threshold[11]_i_9_n_0\,
      O => \tmp_threshold[31]_i_43_n_0\
    );
\tmp_threshold[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[15]_i_7_n_0\,
      I1 => \tmp_threshold_reg_n_0_[15]\,
      I2 => \tmp_threshold[15]_i_8_n_0\,
      I3 => \tmp_threshold_reg_n_0_[14]\,
      O => \tmp_threshold[31]_i_44_n_0\
    );
\tmp_threshold[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[15]_i_9_n_0\,
      I1 => \tmp_threshold_reg_n_0_[13]\,
      I2 => \tmp_threshold[15]_i_10_n_0\,
      I3 => \tmp_threshold_reg_n_0_[12]\,
      O => \tmp_threshold[31]_i_45_n_0\
    );
\tmp_threshold[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[11]_i_7_n_0\,
      I1 => \tmp_threshold_reg_n_0_[11]\,
      I2 => \tmp_threshold[11]_i_8_n_0\,
      I3 => \tmp_threshold_reg_n_0_[10]\,
      O => \tmp_threshold[31]_i_46_n_0\
    );
\tmp_threshold[31]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[11]_i_9_n_0\,
      I1 => \tmp_threshold_reg_n_0_[9]\,
      I2 => \tmp_threshold[11]_i_10_n_0\,
      I3 => \tmp_threshold_reg_n_0_[8]\,
      O => \tmp_threshold[31]_i_47_n_0\
    );
\tmp_threshold[31]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg10\,
      I1 => \gen_vad[3].vad_results_reg10\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].vad_results_reg10\,
      O => \tmp_threshold[31]_i_48_n_0\
    );
\tmp_threshold[31]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][29]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][29]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][29]\,
      O => \tmp_threshold[31]_i_49_n_0\
    );
\tmp_threshold[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      O => \tmp_threshold[31]_i_5_n_0\
    );
\tmp_threshold[31]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][30]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][30]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][30]\,
      O => \tmp_threshold[31]_i_50_n_0\
    );
\tmp_threshold[31]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][27]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][27]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][27]\,
      O => \tmp_threshold[31]_i_51_n_0\
    );
\tmp_threshold[31]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][28]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][28]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][28]\,
      O => \tmp_threshold[31]_i_52_n_0\
    );
\tmp_threshold[31]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][25]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][25]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][25]\,
      O => \tmp_threshold[31]_i_53_n_0\
    );
\tmp_threshold[31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][26]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][26]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][26]\,
      O => \tmp_threshold[31]_i_54_n_0\
    );
\tmp_threshold[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[7]_i_8_n_0\,
      I1 => \tmp_threshold_reg_n_0_[6]\,
      I2 => \tmp_threshold_reg_n_0_[7]\,
      I3 => \tmp_threshold[7]_i_7_n_0\,
      O => \tmp_threshold[31]_i_55_n_0\
    );
\tmp_threshold[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \tmp_threshold[7]_i_10_n_0\,
      I1 => \tmp_threshold_reg_n_0_[4]\,
      I2 => \tmp_threshold_reg_n_0_[5]\,
      I3 => \tmp_threshold[7]_i_9_n_0\,
      O => \tmp_threshold[31]_i_56_n_0\
    );
\tmp_threshold[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[3]\,
      I1 => \tmp_threshold[3]_i_7_n_0\,
      I2 => \tmp_threshold_reg_n_0_[2]\,
      I3 => \tmp_threshold[3]_i_8_n_0\,
      O => \tmp_threshold[31]_i_57_n_0\
    );
\tmp_threshold[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[1]\,
      I1 => \tmp_threshold[3]_i_9_n_0\,
      I2 => \tmp_threshold_reg_n_0_[0]\,
      I3 => \tmp_threshold[3]_i_10_n_0\,
      O => \tmp_threshold[31]_i_58_n_0\
    );
\tmp_threshold[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[7]_i_7_n_0\,
      I1 => \tmp_threshold_reg_n_0_[7]\,
      I2 => \tmp_threshold[7]_i_8_n_0\,
      I3 => \tmp_threshold_reg_n_0_[6]\,
      O => \tmp_threshold[31]_i_59_n_0\
    );
\tmp_threshold[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => index_reg(6),
      I1 => index_reg(7),
      I2 => index_reg(5),
      I3 => index_reg(4),
      I4 => \tmp_threshold[31]_i_18_n_0\,
      O => \tmp_threshold[31]_i_6_n_0\
    );
\tmp_threshold[31]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[7]_i_9_n_0\,
      I1 => \tmp_threshold_reg_n_0_[5]\,
      I2 => \tmp_threshold[7]_i_10_n_0\,
      I3 => \tmp_threshold_reg_n_0_[4]\,
      O => \tmp_threshold[31]_i_60_n_0\
    );
\tmp_threshold[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[3]_i_7_n_0\,
      I1 => \tmp_threshold_reg_n_0_[3]\,
      I2 => \tmp_threshold[3]_i_8_n_0\,
      I3 => \tmp_threshold_reg_n_0_[2]\,
      O => \tmp_threshold[31]_i_61_n_0\
    );
\tmp_threshold[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_threshold[3]_i_9_n_0\,
      I1 => \tmp_threshold_reg_n_0_[1]\,
      I2 => \tmp_threshold[3]_i_10_n_0\,
      I3 => \tmp_threshold_reg_n_0_[0]\,
      O => \tmp_threshold[31]_i_62_n_0\
    );
\tmp_threshold[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \gen_vad[0].vad_results[0]_i_3_n_0\,
      I1 => index_reg(10),
      I2 => index_reg(11),
      I3 => index_reg(9),
      I4 => index_reg(8),
      O => \tmp_threshold[31]_i_7_n_0\
    );
\tmp_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][3]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(3),
      O => tmp_threshold(3)
    );
\tmp_threshold[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][1]\,
      I4 => \tmp_threshold[3]_i_14_n_0\,
      O => \tmp_threshold[3]_i_10_n_0\
    );
\tmp_threshold[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][4]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][4]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][4]\,
      O => \tmp_threshold[3]_i_11_n_0\
    );
\tmp_threshold[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][3]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][3]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][3]\,
      O => \tmp_threshold[3]_i_12_n_0\
    );
\tmp_threshold[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][2]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][2]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][2]\,
      O => \tmp_threshold[3]_i_13_n_0\
    );
\tmp_threshold[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0ACAAA0A0ACAA"
    )
        port map (
      I0 => \gen_vad[4].avg_energy_reg_n_0_[4][1]\,
      I1 => \gen_vad[1].avg_energy_reg_n_0_[1][1]\,
      I2 => index_reg(2),
      I3 => index_reg(0),
      I4 => index_reg(1),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][1]\,
      O => \tmp_threshold[3]_i_14_n_0\
    );
\tmp_threshold[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[4]\,
      I1 => \tmp_threshold[3]_i_7_n_0\,
      O => \tmp_threshold[3]_i_3_n_0\
    );
\tmp_threshold[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[3]\,
      I1 => \tmp_threshold[3]_i_8_n_0\,
      O => \tmp_threshold[3]_i_4_n_0\
    );
\tmp_threshold[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[2]\,
      I1 => \tmp_threshold[3]_i_9_n_0\,
      O => \tmp_threshold[3]_i_5_n_0\
    );
\tmp_threshold[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[1]\,
      I1 => \tmp_threshold[3]_i_10_n_0\,
      O => \tmp_threshold[3]_i_6_n_0\
    );
\tmp_threshold[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[3]_i_11_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][4]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[3]_i_7_n_0\
    );
\tmp_threshold[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][3]\,
      I4 => \tmp_threshold[3]_i_12_n_0\,
      O => \tmp_threshold[3]_i_8_n_0\
    );
\tmp_threshold[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[3]_i_13_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][2]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[3]_i_9_n_0\
    );
\tmp_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][4]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(4),
      O => tmp_threshold(4)
    );
\tmp_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][5]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(5),
      O => tmp_threshold(5)
    );
\tmp_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][6]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(6),
      O => tmp_threshold(6)
    );
\tmp_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][7]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(7),
      O => tmp_threshold(7)
    );
\tmp_threshold[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][5]\,
      I4 => \tmp_threshold[7]_i_14_n_0\,
      O => \tmp_threshold[7]_i_10_n_0\
    );
\tmp_threshold[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][8]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][8]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][8]\,
      O => \tmp_threshold[7]_i_11_n_0\
    );
\tmp_threshold[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][7]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][7]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][7]\,
      O => \tmp_threshold[7]_i_12_n_0\
    );
\tmp_threshold[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFF0F00CA0000"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][6]\,
      I1 => \gen_vad[3].avg_energy_reg_n_0_[3][6]\,
      I2 => index_reg(1),
      I3 => index_reg(2),
      I4 => index_reg(0),
      I5 => \gen_vad[4].avg_energy_reg_n_0_[4][6]\,
      O => \tmp_threshold[7]_i_13_n_0\
    );
\tmp_threshold[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCF0ACCCCC00AC"
    )
        port map (
      I0 => \gen_vad[1].avg_energy_reg_n_0_[1][5]\,
      I1 => \gen_vad[4].avg_energy_reg_n_0_[4][5]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      I5 => \gen_vad[3].avg_energy_reg_n_0_[3][5]\,
      O => \tmp_threshold[7]_i_14_n_0\
    );
\tmp_threshold[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[8]\,
      I1 => \tmp_threshold[7]_i_7_n_0\,
      O => \tmp_threshold[7]_i_3_n_0\
    );
\tmp_threshold[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[7]\,
      I1 => \tmp_threshold[7]_i_8_n_0\,
      O => \tmp_threshold[7]_i_4_n_0\
    );
\tmp_threshold[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[6]\,
      I1 => \tmp_threshold[7]_i_9_n_0\,
      O => \tmp_threshold[7]_i_5_n_0\
    );
\tmp_threshold[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_threshold_reg_n_0_[5]\,
      I1 => \tmp_threshold[7]_i_10_n_0\,
      O => \tmp_threshold[7]_i_6_n_0\
    );
\tmp_threshold[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[7]_i_11_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][8]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[7]_i_7_n_0\
    );
\tmp_threshold[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0400"
    )
        port map (
      I0 => index_reg(0),
      I1 => index_reg(1),
      I2 => index_reg(2),
      I3 => \gen_vad[2].avg_energy_reg_n_0_[2][7]\,
      I4 => \tmp_threshold[7]_i_12_n_0\,
      O => \tmp_threshold[7]_i_8_n_0\
    );
\tmp_threshold[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \tmp_threshold[7]_i_13_n_0\,
      I1 => \gen_vad[2].avg_energy_reg_n_0_[2][6]\,
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(2),
      O => \tmp_threshold[7]_i_9_n_0\
    );
\tmp_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][8]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(8),
      O => tmp_threshold(8)
    );
\tmp_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_vad[0].avg_energy_reg_n_0_[0][9]\,
      I1 => \tmp_threshold[31]_i_7_n_0\,
      I2 => data1(9),
      O => tmp_threshold(9)
    );
\tmp_threshold_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(0),
      Q => \tmp_threshold_reg_n_0_[0]\
    );
\tmp_threshold_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(10),
      Q => \tmp_threshold_reg_n_0_[10]\
    );
\tmp_threshold_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(11),
      Q => \tmp_threshold_reg_n_0_[11]\
    );
\tmp_threshold_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[7]_i_2_n_0\,
      CO(3) => \tmp_threshold_reg[11]_i_2_n_0\,
      CO(2) => \tmp_threshold_reg[11]_i_2_n_1\,
      CO(1) => \tmp_threshold_reg[11]_i_2_n_2\,
      CO(0) => \tmp_threshold_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold_reg_n_0_[12]\,
      DI(2) => \tmp_threshold_reg_n_0_[11]\,
      DI(1) => \tmp_threshold_reg_n_0_[10]\,
      DI(0) => \tmp_threshold_reg_n_0_[9]\,
      O(3 downto 0) => data1(11 downto 8),
      S(3) => \tmp_threshold[11]_i_3_n_0\,
      S(2) => \tmp_threshold[11]_i_4_n_0\,
      S(1) => \tmp_threshold[11]_i_5_n_0\,
      S(0) => \tmp_threshold[11]_i_6_n_0\
    );
\tmp_threshold_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(12),
      Q => \tmp_threshold_reg_n_0_[12]\
    );
\tmp_threshold_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(13),
      Q => \tmp_threshold_reg_n_0_[13]\
    );
\tmp_threshold_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(14),
      Q => \tmp_threshold_reg_n_0_[14]\
    );
\tmp_threshold_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(15),
      Q => \tmp_threshold_reg_n_0_[15]\
    );
\tmp_threshold_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[11]_i_2_n_0\,
      CO(3) => \tmp_threshold_reg[15]_i_2_n_0\,
      CO(2) => \tmp_threshold_reg[15]_i_2_n_1\,
      CO(1) => \tmp_threshold_reg[15]_i_2_n_2\,
      CO(0) => \tmp_threshold_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold_reg_n_0_[16]\,
      DI(2) => \tmp_threshold_reg_n_0_[15]\,
      DI(1) => \tmp_threshold_reg_n_0_[14]\,
      DI(0) => \tmp_threshold_reg_n_0_[13]\,
      O(3 downto 0) => data1(15 downto 12),
      S(3) => \tmp_threshold[15]_i_3_n_0\,
      S(2) => \tmp_threshold[15]_i_4_n_0\,
      S(1) => \tmp_threshold[15]_i_5_n_0\,
      S(0) => \tmp_threshold[15]_i_6_n_0\
    );
\tmp_threshold_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(16),
      Q => \tmp_threshold_reg_n_0_[16]\
    );
\tmp_threshold_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(17),
      Q => \tmp_threshold_reg_n_0_[17]\
    );
\tmp_threshold_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(18),
      Q => \tmp_threshold_reg_n_0_[18]\
    );
\tmp_threshold_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(19),
      Q => \tmp_threshold_reg_n_0_[19]\
    );
\tmp_threshold_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[15]_i_2_n_0\,
      CO(3) => \tmp_threshold_reg[19]_i_2_n_0\,
      CO(2) => \tmp_threshold_reg[19]_i_2_n_1\,
      CO(1) => \tmp_threshold_reg[19]_i_2_n_2\,
      CO(0) => \tmp_threshold_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold_reg_n_0_[20]\,
      DI(2) => \tmp_threshold_reg_n_0_[19]\,
      DI(1) => \tmp_threshold_reg_n_0_[18]\,
      DI(0) => \tmp_threshold_reg_n_0_[17]\,
      O(3 downto 0) => data1(19 downto 16),
      S(3) => \tmp_threshold[19]_i_3_n_0\,
      S(2) => \tmp_threshold[19]_i_4_n_0\,
      S(1) => \tmp_threshold[19]_i_5_n_0\,
      S(0) => \tmp_threshold[19]_i_6_n_0\
    );
\tmp_threshold_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(1),
      Q => \tmp_threshold_reg_n_0_[1]\
    );
\tmp_threshold_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(20),
      Q => \tmp_threshold_reg_n_0_[20]\
    );
\tmp_threshold_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(21),
      Q => \tmp_threshold_reg_n_0_[21]\
    );
\tmp_threshold_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(22),
      Q => \tmp_threshold_reg_n_0_[22]\
    );
\tmp_threshold_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(23),
      Q => \tmp_threshold_reg_n_0_[23]\
    );
\tmp_threshold_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[19]_i_2_n_0\,
      CO(3) => \tmp_threshold_reg[23]_i_2_n_0\,
      CO(2) => \tmp_threshold_reg[23]_i_2_n_1\,
      CO(1) => \tmp_threshold_reg[23]_i_2_n_2\,
      CO(0) => \tmp_threshold_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold_reg_n_0_[24]\,
      DI(2) => \tmp_threshold_reg_n_0_[23]\,
      DI(1) => \tmp_threshold_reg_n_0_[22]\,
      DI(0) => \tmp_threshold_reg_n_0_[21]\,
      O(3 downto 0) => data1(23 downto 20),
      S(3) => \tmp_threshold[23]_i_3_n_0\,
      S(2) => \tmp_threshold[23]_i_4_n_0\,
      S(1) => \tmp_threshold[23]_i_5_n_0\,
      S(0) => \tmp_threshold[23]_i_6_n_0\
    );
\tmp_threshold_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(24),
      Q => \tmp_threshold_reg_n_0_[24]\
    );
\tmp_threshold_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(25),
      Q => \tmp_threshold_reg_n_0_[25]\
    );
\tmp_threshold_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(26),
      Q => \tmp_threshold_reg_n_0_[26]\
    );
\tmp_threshold_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(27),
      Q => \tmp_threshold_reg_n_0_[27]\
    );
\tmp_threshold_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[23]_i_2_n_0\,
      CO(3) => \tmp_threshold_reg[27]_i_2_n_0\,
      CO(2) => \tmp_threshold_reg[27]_i_2_n_1\,
      CO(1) => \tmp_threshold_reg[27]_i_2_n_2\,
      CO(0) => \tmp_threshold_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold_reg_n_0_[28]\,
      DI(2) => \tmp_threshold_reg_n_0_[27]\,
      DI(1) => \tmp_threshold_reg_n_0_[26]\,
      DI(0) => \tmp_threshold_reg_n_0_[25]\,
      O(3 downto 0) => data1(27 downto 24),
      S(3) => \tmp_threshold[27]_i_3_n_0\,
      S(2) => \tmp_threshold[27]_i_4_n_0\,
      S(1) => \tmp_threshold[27]_i_5_n_0\,
      S(0) => \tmp_threshold[27]_i_6_n_0\
    );
\tmp_threshold_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(28),
      Q => \tmp_threshold_reg_n_0_[28]\
    );
\tmp_threshold_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(29),
      Q => \tmp_threshold_reg_n_0_[29]\
    );
\tmp_threshold_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(2),
      Q => \tmp_threshold_reg_n_0_[2]\
    );
\tmp_threshold_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(30),
      Q => \tmp_threshold_reg_n_0_[30]\
    );
\tmp_threshold_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(31),
      Q => \tmp_threshold_reg_n_0_[31]\
    );
\tmp_threshold_reg[31]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[31]_i_39_n_0\,
      CO(3) => \tmp_threshold_reg[31]_i_23_n_0\,
      CO(2) => \tmp_threshold_reg[31]_i_23_n_1\,
      CO(1) => \tmp_threshold_reg[31]_i_23_n_2\,
      CO(0) => \tmp_threshold_reg[31]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold[31]_i_40_n_0\,
      DI(2) => \tmp_threshold[31]_i_41_n_0\,
      DI(1) => \tmp_threshold[31]_i_42_n_0\,
      DI(0) => \tmp_threshold[31]_i_43_n_0\,
      O(3 downto 0) => \NLW_tmp_threshold_reg[31]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_threshold[31]_i_44_n_0\,
      S(2) => \tmp_threshold[31]_i_45_n_0\,
      S(1) => \tmp_threshold[31]_i_46_n_0\,
      S(0) => \tmp_threshold[31]_i_47_n_0\
    );
\tmp_threshold_reg[31]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_threshold_reg[31]_i_39_n_0\,
      CO(2) => \tmp_threshold_reg[31]_i_39_n_1\,
      CO(1) => \tmp_threshold_reg[31]_i_39_n_2\,
      CO(0) => \tmp_threshold_reg[31]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold[31]_i_55_n_0\,
      DI(2) => \tmp_threshold[31]_i_56_n_0\,
      DI(1) => \tmp_threshold[31]_i_57_n_0\,
      DI(0) => \tmp_threshold[31]_i_58_n_0\,
      O(3 downto 0) => \NLW_tmp_threshold_reg[31]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_threshold[31]_i_59_n_0\,
      S(2) => \tmp_threshold[31]_i_60_n_0\,
      S(1) => \tmp_threshold[31]_i_61_n_0\,
      S(0) => \tmp_threshold[31]_i_62_n_0\
    );
\tmp_threshold_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[31]_i_9_n_0\,
      CO(3) => \tmp_threshold_reg[31]_i_4_n_0\,
      CO(2) => \tmp_threshold_reg[31]_i_4_n_1\,
      CO(1) => \tmp_threshold_reg[31]_i_4_n_2\,
      CO(0) => \tmp_threshold_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold[31]_i_10_n_0\,
      DI(2) => \tmp_threshold[31]_i_11_n_0\,
      DI(1) => \tmp_threshold[31]_i_12_n_0\,
      DI(0) => \tmp_threshold[31]_i_13_n_0\,
      O(3 downto 0) => \NLW_tmp_threshold_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_threshold[31]_i_14_n_0\,
      S(2) => \tmp_threshold[31]_i_15_n_0\,
      S(1) => \tmp_threshold[31]_i_16_n_0\,
      S(0) => \tmp_threshold[31]_i_17_n_0\
    );
\tmp_threshold_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[27]_i_2_n_0\,
      CO(3) => \tmp_threshold_reg[31]_i_8_n_0\,
      CO(2) => \NLW_tmp_threshold_reg[31]_i_8_CO_UNCONNECTED\(2),
      CO(1) => \tmp_threshold_reg[31]_i_8_n_2\,
      CO(0) => \tmp_threshold_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_threshold[31]_i_19_n_0\,
      DI(1) => \tmp_threshold_reg_n_0_[30]\,
      DI(0) => \tmp_threshold_reg_n_0_[29]\,
      O(3) => \NLW_tmp_threshold_reg[31]_i_8_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(30 downto 28),
      S(3) => '1',
      S(2) => \tmp_threshold[31]_i_20_n_0\,
      S(1) => \tmp_threshold[31]_i_21_n_0\,
      S(0) => \tmp_threshold[31]_i_22_n_0\
    );
\tmp_threshold_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[31]_i_23_n_0\,
      CO(3) => \tmp_threshold_reg[31]_i_9_n_0\,
      CO(2) => \tmp_threshold_reg[31]_i_9_n_1\,
      CO(1) => \tmp_threshold_reg[31]_i_9_n_2\,
      CO(0) => \tmp_threshold_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold[31]_i_24_n_0\,
      DI(2) => \tmp_threshold[31]_i_25_n_0\,
      DI(1) => \tmp_threshold[31]_i_26_n_0\,
      DI(0) => \tmp_threshold[31]_i_27_n_0\,
      O(3 downto 0) => \NLW_tmp_threshold_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_threshold[31]_i_28_n_0\,
      S(2) => \tmp_threshold[31]_i_29_n_0\,
      S(1) => \tmp_threshold[31]_i_30_n_0\,
      S(0) => \tmp_threshold[31]_i_31_n_0\
    );
\tmp_threshold_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(3),
      Q => \tmp_threshold_reg_n_0_[3]\
    );
\tmp_threshold_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_threshold_reg[3]_i_2_n_0\,
      CO(2) => \tmp_threshold_reg[3]_i_2_n_1\,
      CO(1) => \tmp_threshold_reg[3]_i_2_n_2\,
      CO(0) => \tmp_threshold_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold_reg_n_0_[4]\,
      DI(2) => \tmp_threshold_reg_n_0_[3]\,
      DI(1) => \tmp_threshold_reg_n_0_[2]\,
      DI(0) => \tmp_threshold_reg_n_0_[1]\,
      O(3 downto 0) => data1(3 downto 0),
      S(3) => \tmp_threshold[3]_i_3_n_0\,
      S(2) => \tmp_threshold[3]_i_4_n_0\,
      S(1) => \tmp_threshold[3]_i_5_n_0\,
      S(0) => \tmp_threshold[3]_i_6_n_0\
    );
\tmp_threshold_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(4),
      Q => \tmp_threshold_reg_n_0_[4]\
    );
\tmp_threshold_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(5),
      Q => \tmp_threshold_reg_n_0_[5]\
    );
\tmp_threshold_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(6),
      Q => \tmp_threshold_reg_n_0_[6]\
    );
\tmp_threshold_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(7),
      Q => \tmp_threshold_reg_n_0_[7]\
    );
\tmp_threshold_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_threshold_reg[3]_i_2_n_0\,
      CO(3) => \tmp_threshold_reg[7]_i_2_n_0\,
      CO(2) => \tmp_threshold_reg[7]_i_2_n_1\,
      CO(1) => \tmp_threshold_reg[7]_i_2_n_2\,
      CO(0) => \tmp_threshold_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_threshold_reg_n_0_[8]\,
      DI(2) => \tmp_threshold_reg_n_0_[7]\,
      DI(1) => \tmp_threshold_reg_n_0_[6]\,
      DI(0) => \tmp_threshold_reg_n_0_[5]\,
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \tmp_threshold[7]_i_3_n_0\,
      S(2) => \tmp_threshold[7]_i_4_n_0\,
      S(1) => \tmp_threshold[7]_i_5_n_0\,
      S(0) => \tmp_threshold[7]_i_6_n_0\
    );
\tmp_threshold_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(8),
      Q => \tmp_threshold_reg_n_0_[8]\
    );
\tmp_threshold_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \tmp_threshold[31]_i_1_n_0\,
      CLR => state_i_2_n_0,
      D => tmp_threshold(9),
      Q => \tmp_threshold_reg_n_0_[9]\
    );
upstream_bram_1_inst0: component eko_bd_pl_cross_0_1_upstream_bram_1
     port map (
      addra(11 downto 0) => index_reg(11 downto 0),
      addrb(11 downto 0) => index_reg(11 downto 0),
      clka => aclk,
      clkb => aclk,
      dina(63 downto 0) => s_axis_data_tdata(63 downto 0),
      doutb(63 downto 0) => m_axis_data_tdata(63 downto 0),
      ena => upstream_bram_1_inst0_i_1_n_0,
      enb => state_reg_n_0,
      wea(0) => upstream_bram_1_inst0_i_1_n_0
    );
upstream_bram_1_inst0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_data_tvalid,
      I1 => state_reg_n_0,
      O => upstream_bram_1_inst0_i_1_n_0
    );
vad_result_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_vad[1].vad_results_reg\,
      I1 => \gen_vad[0].vad_results_reg\,
      I2 => \gen_vad[3].vad_results_reg\,
      I3 => \gen_vad[4].vad_results_reg\,
      I4 => \gen_vad[2].vad_results_reg\,
      O => vad_result
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_wapply_0 is
  port (
    s_axis_data_tready : out STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_data_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_wapply_0 : entity is "wapply_0";
end eko_bd_pl_cross_0_1_wapply_0;

architecture STRUCTURE of eko_bd_pl_cross_0_1_wapply_0 is
  component broadcaster_3_HD19 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  end component broadcaster_3_HD19;
  component combiner_3_HD20 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component combiner_3_HD20;
  component eko_bd_pl_cross_0_1_divider_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_divisor_tvalid : in STD_LOGIC;
    s_axis_divisor_tready : out STD_LOGIC;
    s_axis_divisor_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_dividend_tvalid : in STD_LOGIC;
    s_axis_dividend_tready : out STD_LOGIC;
    s_axis_dividend_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_divider_0;
  component eko_bd_pl_cross_0_1_divider_0_HD21 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    s_axis_dividend_tready : out STD_LOGIC;
    s_axis_dividend_tvalid : in STD_LOGIC;
    s_axis_divisor_tready : out STD_LOGIC;
    s_axis_divisor_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axis_dividend_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_divisor_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_divider_0_HD21;
  signal \axis_broadcaster_3_tdata[0]_2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axis_broadcaster_3_tdata[1]_3\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axis_broadcaster_3_tdata[2]_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axis_broadcaster_3_tdata[3]_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis_broadcaster_3_tready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_broadcaster_3_tvalid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \axis_divider_0_tdata[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_divider_0_tdata[1]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_divider_0_tready : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axis_divider_0_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_divider_0_inst0_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 16 );
  signal NLW_divider_0_inst1_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 16 );
  attribute x_core_info : string;
  attribute x_core_info of broadcaster_3_inst0 : label is "top_broadcaster_3,Vivado 2023.2";
  attribute x_core_info of combiner_3_inst0 : label is "axis_combiner_v1_1_27_top,Vivado 2023.2";
  attribute x_core_info of divider_0_inst0 : label is "div_gen_v5_1_20,Vivado 2023.2";
  attribute x_core_info of divider_0_inst1 : label is "div_gen_v5_1_20,Vivado 2023.2";
begin
broadcaster_3_inst0: component broadcaster_3_HD19
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(95 downto 72) => \axis_broadcaster_3_tdata[3]_5\(23 downto 0),
      m_axis_tdata(71 downto 48) => \axis_broadcaster_3_tdata[2]_4\(23 downto 0),
      m_axis_tdata(47 downto 24) => \axis_broadcaster_3_tdata[1]_3\(23 downto 0),
      m_axis_tdata(23 downto 0) => \axis_broadcaster_3_tdata[0]_2\(23 downto 0),
      m_axis_tready(3 downto 0) => axis_broadcaster_3_tready(3 downto 0),
      m_axis_tvalid(3 downto 0) => axis_broadcaster_3_tvalid(3 downto 0),
      s_axis_tdata(71 downto 0) => s_axis_data_tdata(71 downto 0),
      s_axis_tready => s_axis_data_tready,
      s_axis_tvalid => s_axis_data_tvalid
    );
combiner_3_inst0: component combiner_3_HD20
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(31 downto 0) => m_axis_data_tdata(31 downto 0),
      m_axis_tready => m_axis_data_tready,
      m_axis_tvalid => m_axis_data_tvalid,
      s_axis_tdata(31 downto 16) => \axis_divider_0_tdata[1]_7\(15 downto 0),
      s_axis_tdata(15 downto 0) => \axis_divider_0_tdata[0]_6\(15 downto 0),
      s_axis_tready(1 downto 0) => axis_divider_0_tready(1 downto 0),
      s_axis_tvalid(1 downto 0) => axis_divider_0_tvalid(1 downto 0)
    );
divider_0_inst0: component eko_bd_pl_cross_0_1_divider_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(39 downto 16) => NLW_divider_0_inst0_m_axis_dout_tdata_UNCONNECTED(39 downto 16),
      m_axis_dout_tdata(15 downto 0) => \axis_divider_0_tdata[0]_6\(15 downto 0),
      m_axis_dout_tready => axis_divider_0_tready(0),
      m_axis_dout_tvalid => axis_divider_0_tvalid(0),
      s_axis_dividend_tdata(23 downto 0) => \axis_broadcaster_3_tdata[1]_3\(23 downto 0),
      s_axis_dividend_tready => axis_broadcaster_3_tready(1),
      s_axis_dividend_tvalid => axis_broadcaster_3_tvalid(1),
      s_axis_divisor_tdata(23 downto 0) => \axis_broadcaster_3_tdata[0]_2\(23 downto 0),
      s_axis_divisor_tready => axis_broadcaster_3_tready(0),
      s_axis_divisor_tvalid => axis_broadcaster_3_tvalid(0)
    );
divider_0_inst1: component eko_bd_pl_cross_0_1_divider_0_HD21
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(39 downto 16) => NLW_divider_0_inst1_m_axis_dout_tdata_UNCONNECTED(39 downto 16),
      m_axis_dout_tdata(15 downto 0) => \axis_divider_0_tdata[1]_7\(15 downto 0),
      m_axis_dout_tready => axis_divider_0_tready(1),
      m_axis_dout_tvalid => axis_divider_0_tvalid(1),
      s_axis_dividend_tdata(23 downto 0) => \axis_broadcaster_3_tdata[3]_5\(23 downto 0),
      s_axis_dividend_tready => axis_broadcaster_3_tready(3),
      s_axis_dividend_tvalid => axis_broadcaster_3_tvalid(3),
      s_axis_divisor_tdata(23 downto 0) => \axis_broadcaster_3_tdata[2]_4\(23 downto 0),
      s_axis_divisor_tready => axis_broadcaster_3_tready(2),
      s_axis_divisor_tvalid => axis_broadcaster_3_tvalid(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_wapply_0__xdcDup__1\ is
  port (
    s_axis_data_tready : out STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_data_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_wapply_0__xdcDup__1\ : entity is "wapply_0";
end \eko_bd_pl_cross_0_1_wapply_0__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_wapply_0__xdcDup__1\ is
  component eko_bd_pl_cross_0_1_broadcaster_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_broadcaster_3;
  component eko_bd_pl_cross_0_1_combiner_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_combiner_3;
  component eko_bd_pl_cross_0_1_divider_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_divisor_tvalid : in STD_LOGIC;
    s_axis_divisor_tready : out STD_LOGIC;
    s_axis_divisor_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_dividend_tvalid : in STD_LOGIC;
    s_axis_dividend_tready : out STD_LOGIC;
    s_axis_dividend_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_divider_0;
  signal \axis_broadcaster_3_tdata[0]_2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axis_broadcaster_3_tdata[1]_3\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axis_broadcaster_3_tdata[2]_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axis_broadcaster_3_tdata[3]_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis_broadcaster_3_tready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_broadcaster_3_tvalid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \axis_divider_0_tdata[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_divider_0_tdata[1]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_divider_0_tready : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axis_divider_0_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_divider_0_inst0_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 16 );
  signal NLW_divider_0_inst1_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 39 downto 16 );
  attribute x_core_info : string;
  attribute x_core_info of broadcaster_3_inst0 : label is "top_broadcaster_3,Vivado 2023.2";
  attribute x_core_info of combiner_3_inst0 : label is "axis_combiner_v1_1_27_top,Vivado 2023.2";
  attribute x_core_info of divider_0_inst0 : label is "div_gen_v5_1_20,Vivado 2023.2";
  attribute x_core_info of divider_0_inst1 : label is "div_gen_v5_1_20,Vivado 2023.2";
begin
broadcaster_3_inst0: component eko_bd_pl_cross_0_1_broadcaster_3
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(95 downto 72) => \axis_broadcaster_3_tdata[3]_5\(23 downto 0),
      m_axis_tdata(71 downto 48) => \axis_broadcaster_3_tdata[2]_4\(23 downto 0),
      m_axis_tdata(47 downto 24) => \axis_broadcaster_3_tdata[1]_3\(23 downto 0),
      m_axis_tdata(23 downto 0) => \axis_broadcaster_3_tdata[0]_2\(23 downto 0),
      m_axis_tready(3 downto 0) => axis_broadcaster_3_tready(3 downto 0),
      m_axis_tvalid(3 downto 0) => axis_broadcaster_3_tvalid(3 downto 0),
      s_axis_tdata(71 downto 0) => s_axis_data_tdata(71 downto 0),
      s_axis_tready => s_axis_data_tready,
      s_axis_tvalid => s_axis_data_tvalid
    );
combiner_3_inst0: component eko_bd_pl_cross_0_1_combiner_3
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(31 downto 0) => m_axis_data_tdata(31 downto 0),
      m_axis_tready => m_axis_data_tready,
      m_axis_tvalid => m_axis_data_tvalid,
      s_axis_tdata(31 downto 16) => \axis_divider_0_tdata[1]_7\(15 downto 0),
      s_axis_tdata(15 downto 0) => \axis_divider_0_tdata[0]_6\(15 downto 0),
      s_axis_tready(1 downto 0) => axis_divider_0_tready(1 downto 0),
      s_axis_tvalid(1 downto 0) => axis_divider_0_tvalid(1 downto 0)
    );
divider_0_inst0: component eko_bd_pl_cross_0_1_divider_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(39 downto 16) => NLW_divider_0_inst0_m_axis_dout_tdata_UNCONNECTED(39 downto 16),
      m_axis_dout_tdata(15 downto 0) => \axis_divider_0_tdata[0]_6\(15 downto 0),
      m_axis_dout_tready => axis_divider_0_tready(0),
      m_axis_dout_tvalid => axis_divider_0_tvalid(0),
      s_axis_dividend_tdata(23 downto 0) => \axis_broadcaster_3_tdata[1]_3\(23 downto 0),
      s_axis_dividend_tready => axis_broadcaster_3_tready(1),
      s_axis_dividend_tvalid => axis_broadcaster_3_tvalid(1),
      s_axis_divisor_tdata(23 downto 0) => \axis_broadcaster_3_tdata[0]_2\(23 downto 0),
      s_axis_divisor_tready => axis_broadcaster_3_tready(0),
      s_axis_divisor_tvalid => axis_broadcaster_3_tvalid(0)
    );
divider_0_inst1: component eko_bd_pl_cross_0_1_divider_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(39 downto 16) => NLW_divider_0_inst1_m_axis_dout_tdata_UNCONNECTED(39 downto 16),
      m_axis_dout_tdata(15 downto 0) => \axis_divider_0_tdata[1]_7\(15 downto 0),
      m_axis_dout_tready => axis_divider_0_tready(1),
      m_axis_dout_tvalid => axis_divider_0_tvalid(1),
      s_axis_dividend_tdata(23 downto 0) => \axis_broadcaster_3_tdata[3]_5\(23 downto 0),
      s_axis_dividend_tready => axis_broadcaster_3_tready(3),
      s_axis_dividend_tvalid => axis_broadcaster_3_tvalid(3),
      s_axis_divisor_tdata(23 downto 0) => \axis_broadcaster_3_tdata[2]_4\(23 downto 0),
      s_axis_divisor_tready => axis_broadcaster_3_tready(2),
      s_axis_divisor_tvalid => axis_broadcaster_3_tvalid(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_weight_0 is
  port (
    s_axis_cartesian_tready : out STD_LOGIC;
    s_axis_data_tdata : out STD_LOGIC_VECTOR ( 71 downto 0 );
    s_axis_data_tvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \shift_reg_reg[33][3]\ : in STD_LOGIC;
    \shift_reg_reg[33][3]_0\ : in STD_LOGIC;
    s_axis_data_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_weight_0 : entity is "weight_0";
end eko_bd_pl_cross_0_1_weight_0;

architecture STRUCTURE of eko_bd_pl_cross_0_1_weight_0 is
  component cordic_5_HD17 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tvalid : out STD_LOGIC;
    s_axis_cartesian_tready : out STD_LOGIC;
    s_axis_cartesian_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_cartesian_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component cordic_5_HD17;
  component weight_bram_0_HD18 is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component weight_bram_0_HD18;
  signal avg_magnitude : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \avg_magnitude0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_4\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_5\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_6\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_7\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_4\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_5\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_6\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_7\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_4\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_5\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_6\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_7\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_4\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_5\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_6\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_7\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_4\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_5\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_6\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_7\ : STD_LOGIC;
  signal \avg_magnitude0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal avg_magnitude0_carry_n_0 : STD_LOGIC;
  signal avg_magnitude0_carry_n_1 : STD_LOGIC;
  signal avg_magnitude0_carry_n_2 : STD_LOGIC;
  signal avg_magnitude0_carry_n_3 : STD_LOGIC;
  signal avg_magnitude0_carry_n_4 : STD_LOGIC;
  signal avg_magnitude0_carry_n_5 : STD_LOGIC;
  signal avg_magnitude0_carry_n_6 : STD_LOGIC;
  signal avg_magnitude0_carry_n_7 : STD_LOGIC;
  signal \avg_magnitude[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[10]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[11]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[12]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[13]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[14]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[15]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[16]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[17]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[18]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[19]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[20]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[21]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[22]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[23]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[7]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[8]\ : STD_LOGIC;
  signal \avg_magnitude_reg_n_0_[9]\ : STD_LOGIC;
  signal axis_cordic_5_tdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis_cordic_5_tready : STD_LOGIC;
  signal axis_cordic_5_tvalid : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry_i_4__0_n_0\ : STD_LOGIC;
  signal custom_phat_weight_carry_n_0 : STD_LOGIC;
  signal custom_phat_weight_carry_n_1 : STD_LOGIC;
  signal custom_phat_weight_carry_n_2 : STD_LOGIC;
  signal custom_phat_weight_carry_n_3 : STD_LOGIC;
  signal delay_s_axis_data_tdata : STD_LOGIC_VECTOR ( 47 downto 3 );
  signal \index[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \index[0]_i_3__0_n_0\ : STD_LOGIC;
  signal index_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \index_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \index_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \index_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \index_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \index_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \index_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \index_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \index_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \index_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \index_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \index_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \index_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \index_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \index_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \index_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \index_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal \state_i_2__0_n_0\ : STD_LOGIC;
  signal \state_i_3__0_n_0\ : STD_LOGIC;
  signal state_reg_n_0 : STD_LOGIC;
  signal weight_bram_0_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \weight_bram_inst0_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_avg_magnitude0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cordic_5_inst0_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_custom_phat_weight_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_index_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \avg_magnitude[0]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \avg_magnitude[10]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \avg_magnitude[11]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \avg_magnitude[12]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \avg_magnitude[13]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \avg_magnitude[14]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \avg_magnitude[15]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \avg_magnitude[16]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \avg_magnitude[17]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \avg_magnitude[18]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \avg_magnitude[19]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \avg_magnitude[1]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \avg_magnitude[20]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \avg_magnitude[21]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \avg_magnitude[22]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \avg_magnitude[23]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \avg_magnitude[2]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \avg_magnitude[3]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \avg_magnitude[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \avg_magnitude[5]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \avg_magnitude[6]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \avg_magnitude[7]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \avg_magnitude[8]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \avg_magnitude[9]_i_1__0\ : label is "soft_lutpair81";
  attribute x_core_info : string;
  attribute x_core_info of cordic_5_inst0 : label is "cordic_v6_0_20,Vivado 2023.2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of custom_phat_weight_carry : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \index_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \index_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \index_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair74";
  attribute x_core_info of weight_bram_inst0 : label is "blk_mem_gen_v8_4_7,Vivado 2023.2";
  attribute SOFT_HLUTNM of \weight_bram_inst0_i_2__0\ : label is "soft_lutpair74";
begin
avg_magnitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => avg_magnitude0_carry_n_0,
      CO(2) => avg_magnitude0_carry_n_1,
      CO(1) => avg_magnitude0_carry_n_2,
      CO(0) => avg_magnitude0_carry_n_3,
      CYINIT => '0',
      DI(3) => \avg_magnitude_reg_n_0_[4]\,
      DI(2) => \avg_magnitude_reg_n_0_[3]\,
      DI(1) => \avg_magnitude_reg_n_0_[2]\,
      DI(0) => \avg_magnitude_reg_n_0_[1]\,
      O(3) => avg_magnitude0_carry_n_4,
      O(2) => avg_magnitude0_carry_n_5,
      O(1) => avg_magnitude0_carry_n_6,
      O(0) => avg_magnitude0_carry_n_7,
      S(3) => \avg_magnitude0_carry_i_1__0_n_0\,
      S(2) => \avg_magnitude0_carry_i_2__0_n_0\,
      S(1) => \avg_magnitude0_carry_i_3__0_n_0\,
      S(0) => \avg_magnitude0_carry_i_4__0_n_0\
    );
\avg_magnitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => avg_magnitude0_carry_n_0,
      CO(3) => \avg_magnitude0_carry__0_n_0\,
      CO(2) => \avg_magnitude0_carry__0_n_1\,
      CO(1) => \avg_magnitude0_carry__0_n_2\,
      CO(0) => \avg_magnitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \avg_magnitude_reg_n_0_[8]\,
      DI(2) => \avg_magnitude_reg_n_0_[7]\,
      DI(1) => \avg_magnitude_reg_n_0_[6]\,
      DI(0) => \avg_magnitude_reg_n_0_[5]\,
      O(3) => \avg_magnitude0_carry__0_n_4\,
      O(2) => \avg_magnitude0_carry__0_n_5\,
      O(1) => \avg_magnitude0_carry__0_n_6\,
      O(0) => \avg_magnitude0_carry__0_n_7\,
      S(3) => \avg_magnitude0_carry__0_i_1__0_n_0\,
      S(2) => \avg_magnitude0_carry__0_i_2__0_n_0\,
      S(1) => \avg_magnitude0_carry__0_i_3__0_n_0\,
      S(0) => \avg_magnitude0_carry__0_i_4__0_n_0\
    );
\avg_magnitude0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[8]\,
      I1 => axis_cordic_5_tdata(8),
      O => \avg_magnitude0_carry__0_i_1__0_n_0\
    );
\avg_magnitude0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[7]\,
      I1 => axis_cordic_5_tdata(7),
      O => \avg_magnitude0_carry__0_i_2__0_n_0\
    );
\avg_magnitude0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[6]\,
      I1 => axis_cordic_5_tdata(6),
      O => \avg_magnitude0_carry__0_i_3__0_n_0\
    );
\avg_magnitude0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[5]\,
      I1 => axis_cordic_5_tdata(5),
      O => \avg_magnitude0_carry__0_i_4__0_n_0\
    );
\avg_magnitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__0_n_0\,
      CO(3) => \avg_magnitude0_carry__1_n_0\,
      CO(2) => \avg_magnitude0_carry__1_n_1\,
      CO(1) => \avg_magnitude0_carry__1_n_2\,
      CO(0) => \avg_magnitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \avg_magnitude_reg_n_0_[12]\,
      DI(2) => \avg_magnitude_reg_n_0_[11]\,
      DI(1) => \avg_magnitude_reg_n_0_[10]\,
      DI(0) => \avg_magnitude_reg_n_0_[9]\,
      O(3) => \avg_magnitude0_carry__1_n_4\,
      O(2) => \avg_magnitude0_carry__1_n_5\,
      O(1) => \avg_magnitude0_carry__1_n_6\,
      O(0) => \avg_magnitude0_carry__1_n_7\,
      S(3) => \avg_magnitude0_carry__1_i_1__0_n_0\,
      S(2) => \avg_magnitude0_carry__1_i_2__0_n_0\,
      S(1) => \avg_magnitude0_carry__1_i_3__0_n_0\,
      S(0) => \avg_magnitude0_carry__1_i_4__0_n_0\
    );
\avg_magnitude0_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[12]\,
      I1 => axis_cordic_5_tdata(12),
      O => \avg_magnitude0_carry__1_i_1__0_n_0\
    );
\avg_magnitude0_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[11]\,
      I1 => axis_cordic_5_tdata(11),
      O => \avg_magnitude0_carry__1_i_2__0_n_0\
    );
\avg_magnitude0_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[10]\,
      I1 => axis_cordic_5_tdata(10),
      O => \avg_magnitude0_carry__1_i_3__0_n_0\
    );
\avg_magnitude0_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[9]\,
      I1 => axis_cordic_5_tdata(9),
      O => \avg_magnitude0_carry__1_i_4__0_n_0\
    );
\avg_magnitude0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__1_n_0\,
      CO(3) => \avg_magnitude0_carry__2_n_0\,
      CO(2) => \avg_magnitude0_carry__2_n_1\,
      CO(1) => \avg_magnitude0_carry__2_n_2\,
      CO(0) => \avg_magnitude0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \avg_magnitude_reg_n_0_[16]\,
      DI(2) => \avg_magnitude_reg_n_0_[15]\,
      DI(1) => \avg_magnitude_reg_n_0_[14]\,
      DI(0) => \avg_magnitude_reg_n_0_[13]\,
      O(3) => \avg_magnitude0_carry__2_n_4\,
      O(2) => \avg_magnitude0_carry__2_n_5\,
      O(1) => \avg_magnitude0_carry__2_n_6\,
      O(0) => \avg_magnitude0_carry__2_n_7\,
      S(3) => \avg_magnitude0_carry__2_i_1__0_n_0\,
      S(2) => \avg_magnitude0_carry__2_i_2__0_n_0\,
      S(1) => \avg_magnitude0_carry__2_i_3__0_n_0\,
      S(0) => \avg_magnitude0_carry__2_i_4__0_n_0\
    );
\avg_magnitude0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[16]\,
      I1 => axis_cordic_5_tdata(16),
      O => \avg_magnitude0_carry__2_i_1__0_n_0\
    );
\avg_magnitude0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[15]\,
      I1 => axis_cordic_5_tdata(15),
      O => \avg_magnitude0_carry__2_i_2__0_n_0\
    );
\avg_magnitude0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[14]\,
      I1 => axis_cordic_5_tdata(14),
      O => \avg_magnitude0_carry__2_i_3__0_n_0\
    );
\avg_magnitude0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[13]\,
      I1 => axis_cordic_5_tdata(13),
      O => \avg_magnitude0_carry__2_i_4__0_n_0\
    );
\avg_magnitude0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__2_n_0\,
      CO(3) => \avg_magnitude0_carry__3_n_0\,
      CO(2) => \avg_magnitude0_carry__3_n_1\,
      CO(1) => \avg_magnitude0_carry__3_n_2\,
      CO(0) => \avg_magnitude0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \avg_magnitude_reg_n_0_[20]\,
      DI(2) => \avg_magnitude_reg_n_0_[19]\,
      DI(1) => \avg_magnitude_reg_n_0_[18]\,
      DI(0) => \avg_magnitude_reg_n_0_[17]\,
      O(3) => \avg_magnitude0_carry__3_n_4\,
      O(2) => \avg_magnitude0_carry__3_n_5\,
      O(1) => \avg_magnitude0_carry__3_n_6\,
      O(0) => \avg_magnitude0_carry__3_n_7\,
      S(3) => \avg_magnitude0_carry__3_i_1__0_n_0\,
      S(2) => \avg_magnitude0_carry__3_i_2__0_n_0\,
      S(1) => \avg_magnitude0_carry__3_i_3__0_n_0\,
      S(0) => \avg_magnitude0_carry__3_i_4__0_n_0\
    );
\avg_magnitude0_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[20]\,
      I1 => axis_cordic_5_tdata(20),
      O => \avg_magnitude0_carry__3_i_1__0_n_0\
    );
\avg_magnitude0_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[19]\,
      I1 => axis_cordic_5_tdata(19),
      O => \avg_magnitude0_carry__3_i_2__0_n_0\
    );
\avg_magnitude0_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[18]\,
      I1 => axis_cordic_5_tdata(18),
      O => \avg_magnitude0_carry__3_i_3__0_n_0\
    );
\avg_magnitude0_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[17]\,
      I1 => axis_cordic_5_tdata(17),
      O => \avg_magnitude0_carry__3_i_4__0_n_0\
    );
\avg_magnitude0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__3_n_0\,
      CO(3) => \NLW_avg_magnitude0_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \avg_magnitude0_carry__4_n_1\,
      CO(1) => \avg_magnitude0_carry__4_n_2\,
      CO(0) => \avg_magnitude0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \avg_magnitude0_carry__4_i_1__0_n_0\,
      DI(1) => \avg_magnitude_reg_n_0_[22]\,
      DI(0) => \avg_magnitude_reg_n_0_[21]\,
      O(3) => \avg_magnitude0_carry__4_n_4\,
      O(2) => \avg_magnitude0_carry__4_n_5\,
      O(1) => \avg_magnitude0_carry__4_n_6\,
      O(0) => \avg_magnitude0_carry__4_n_7\,
      S(3) => '1',
      S(2) => \avg_magnitude0_carry__4_i_2__0_n_0\,
      S(1) => \avg_magnitude0_carry__4_i_3__0_n_0\,
      S(0) => \avg_magnitude0_carry__4_i_4__0_n_0\
    );
\avg_magnitude0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[23]\,
      O => \avg_magnitude0_carry__4_i_1__0_n_0\
    );
\avg_magnitude0_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[23]\,
      I1 => axis_cordic_5_tdata(23),
      O => \avg_magnitude0_carry__4_i_2__0_n_0\
    );
\avg_magnitude0_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[22]\,
      I1 => axis_cordic_5_tdata(22),
      O => \avg_magnitude0_carry__4_i_3__0_n_0\
    );
\avg_magnitude0_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[21]\,
      I1 => axis_cordic_5_tdata(21),
      O => \avg_magnitude0_carry__4_i_4__0_n_0\
    );
\avg_magnitude0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[4]\,
      I1 => axis_cordic_5_tdata(4),
      O => \avg_magnitude0_carry_i_1__0_n_0\
    );
\avg_magnitude0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[3]\,
      I1 => axis_cordic_5_tdata(3),
      O => \avg_magnitude0_carry_i_2__0_n_0\
    );
\avg_magnitude0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[2]\,
      I1 => axis_cordic_5_tdata(2),
      O => \avg_magnitude0_carry_i_3__0_n_0\
    );
\avg_magnitude0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \avg_magnitude_reg_n_0_[1]\,
      I1 => axis_cordic_5_tdata(1),
      O => \avg_magnitude0_carry_i_4__0_n_0\
    );
\avg_magnitude[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => avg_magnitude0_carry_n_7,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(0),
      O => avg_magnitude(0)
    );
\avg_magnitude[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__1_n_5\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(10),
      O => avg_magnitude(10)
    );
\avg_magnitude[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__1_n_4\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(11),
      O => avg_magnitude(11)
    );
\avg_magnitude[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__2_n_7\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(12),
      O => avg_magnitude(12)
    );
\avg_magnitude[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__2_n_6\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(13),
      O => avg_magnitude(13)
    );
\avg_magnitude[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__2_n_5\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(14),
      O => avg_magnitude(14)
    );
\avg_magnitude[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__2_n_4\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(15),
      O => avg_magnitude(15)
    );
\avg_magnitude[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__3_n_7\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(16),
      O => avg_magnitude(16)
    );
\avg_magnitude[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__3_n_6\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(17),
      O => avg_magnitude(17)
    );
\avg_magnitude[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__3_n_5\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(18),
      O => avg_magnitude(18)
    );
\avg_magnitude[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__3_n_4\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(19),
      O => avg_magnitude(19)
    );
\avg_magnitude[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => avg_magnitude0_carry_n_6,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(1),
      O => avg_magnitude(1)
    );
\avg_magnitude[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__4_n_7\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(20),
      O => avg_magnitude(20)
    );
\avg_magnitude[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__4_n_6\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(21),
      O => avg_magnitude(21)
    );
\avg_magnitude[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__4_n_5\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(22),
      O => avg_magnitude(22)
    );
\avg_magnitude[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__4_n_4\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(23),
      O => avg_magnitude(23)
    );
\avg_magnitude[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \avg_magnitude[23]_i_3__0_n_0\,
      I1 => index_reg(5),
      I2 => index_reg(4),
      I3 => index_reg(7),
      I4 => index_reg(6),
      I5 => \avg_magnitude[23]_i_4__0_n_0\,
      O => \avg_magnitude[23]_i_2__0_n_0\
    );
\avg_magnitude[23]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(9),
      I1 => index_reg(8),
      I2 => index_reg(11),
      I3 => index_reg(10),
      O => \avg_magnitude[23]_i_3__0_n_0\
    );
\avg_magnitude[23]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(1),
      I1 => index_reg(0),
      I2 => index_reg(3),
      I3 => index_reg(2),
      O => \avg_magnitude[23]_i_4__0_n_0\
    );
\avg_magnitude[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => avg_magnitude0_carry_n_5,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(2),
      O => avg_magnitude(2)
    );
\avg_magnitude[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => avg_magnitude0_carry_n_4,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(3),
      O => avg_magnitude(3)
    );
\avg_magnitude[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__0_n_7\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(4),
      O => avg_magnitude(4)
    );
\avg_magnitude[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__0_n_6\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(5),
      O => avg_magnitude(5)
    );
\avg_magnitude[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__0_n_5\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(6),
      O => avg_magnitude(6)
    );
\avg_magnitude[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__0_n_4\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(7),
      O => avg_magnitude(7)
    );
\avg_magnitude[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__1_n_7\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(8),
      O => avg_magnitude(8)
    );
\avg_magnitude[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__1_n_6\,
      I1 => \avg_magnitude[23]_i_2__0_n_0\,
      I2 => axis_cordic_5_tdata(9),
      O => avg_magnitude(9)
    );
\avg_magnitude_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(0),
      Q => \avg_magnitude_reg_n_0_[0]\
    );
\avg_magnitude_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(10),
      Q => \avg_magnitude_reg_n_0_[10]\
    );
\avg_magnitude_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(11),
      Q => \avg_magnitude_reg_n_0_[11]\
    );
\avg_magnitude_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(12),
      Q => \avg_magnitude_reg_n_0_[12]\
    );
\avg_magnitude_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(13),
      Q => \avg_magnitude_reg_n_0_[13]\
    );
\avg_magnitude_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(14),
      Q => \avg_magnitude_reg_n_0_[14]\
    );
\avg_magnitude_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(15),
      Q => \avg_magnitude_reg_n_0_[15]\
    );
\avg_magnitude_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(16),
      Q => \avg_magnitude_reg_n_0_[16]\
    );
\avg_magnitude_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(17),
      Q => \avg_magnitude_reg_n_0_[17]\
    );
\avg_magnitude_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(18),
      Q => \avg_magnitude_reg_n_0_[18]\
    );
\avg_magnitude_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(19),
      Q => \avg_magnitude_reg_n_0_[19]\
    );
\avg_magnitude_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(1),
      Q => \avg_magnitude_reg_n_0_[1]\
    );
\avg_magnitude_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(20),
      Q => \avg_magnitude_reg_n_0_[20]\
    );
\avg_magnitude_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(21),
      Q => \avg_magnitude_reg_n_0_[21]\
    );
\avg_magnitude_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(22),
      Q => \avg_magnitude_reg_n_0_[22]\
    );
\avg_magnitude_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(23),
      Q => \avg_magnitude_reg_n_0_[23]\
    );
\avg_magnitude_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(2),
      Q => \avg_magnitude_reg_n_0_[2]\
    );
\avg_magnitude_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(3),
      Q => \avg_magnitude_reg_n_0_[3]\
    );
\avg_magnitude_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(4),
      Q => \avg_magnitude_reg_n_0_[4]\
    );
\avg_magnitude_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(5),
      Q => \avg_magnitude_reg_n_0_[5]\
    );
\avg_magnitude_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(6),
      Q => \avg_magnitude_reg_n_0_[6]\
    );
\avg_magnitude_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(7),
      Q => \avg_magnitude_reg_n_0_[7]\
    );
\avg_magnitude_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(8),
      Q => \avg_magnitude_reg_n_0_[8]\
    );
\avg_magnitude_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \weight_bram_inst0_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => avg_magnitude(9),
      Q => \avg_magnitude_reg_n_0_[9]\
    );
cordic_5_inst0: component cordic_5_HD17
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(47 downto 24) => NLW_cordic_5_inst0_m_axis_dout_tdata_UNCONNECTED(47 downto 24),
      m_axis_dout_tdata(23 downto 0) => axis_cordic_5_tdata(23 downto 0),
      m_axis_dout_tready => axis_cordic_5_tready,
      m_axis_dout_tvalid => axis_cordic_5_tvalid,
      s_axis_cartesian_tdata(63 downto 58) => B"000000",
      s_axis_cartesian_tdata(57) => m_axis_dout_tdata(47),
      s_axis_cartesian_tdata(56) => m_axis_dout_tdata(47),
      s_axis_cartesian_tdata(55 downto 32) => m_axis_dout_tdata(47 downto 24),
      s_axis_cartesian_tdata(31 downto 26) => B"000000",
      s_axis_cartesian_tdata(25) => m_axis_dout_tdata(23),
      s_axis_cartesian_tdata(24) => m_axis_dout_tdata(23),
      s_axis_cartesian_tdata(23 downto 0) => m_axis_dout_tdata(23 downto 0),
      s_axis_cartesian_tready => s_axis_cartesian_tready,
      s_axis_cartesian_tvalid => m_axis_dout_tvalid
    );
\cordic_5_inst0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg_n_0,
      O => axis_cordic_5_tready
    );
custom_phat_weight_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => custom_phat_weight_carry_n_0,
      CO(2) => custom_phat_weight_carry_n_1,
      CO(1) => custom_phat_weight_carry_n_2,
      CO(0) => custom_phat_weight_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(3 downto 0),
      O(3 downto 0) => s_axis_data_tdata(3 downto 0),
      S(3) => \custom_phat_weight_carry_i_1__0_n_0\,
      S(2) => \custom_phat_weight_carry_i_2__0_n_0\,
      S(1) => \custom_phat_weight_carry_i_3__0_n_0\,
      S(0) => \custom_phat_weight_carry_i_4__0_n_0\
    );
\custom_phat_weight_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => custom_phat_weight_carry_n_0,
      CO(3) => \custom_phat_weight_carry__0_n_0\,
      CO(2) => \custom_phat_weight_carry__0_n_1\,
      CO(1) => \custom_phat_weight_carry__0_n_2\,
      CO(0) => \custom_phat_weight_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(7 downto 4),
      O(3 downto 0) => s_axis_data_tdata(7 downto 4),
      S(3) => \custom_phat_weight_carry__0_i_1__0_n_0\,
      S(2) => \custom_phat_weight_carry__0_i_2__0_n_0\,
      S(1) => \custom_phat_weight_carry__0_i_3__0_n_0\,
      S(0) => \custom_phat_weight_carry__0_i_4__0_n_0\
    );
\custom_phat_weight_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(7),
      I1 => \avg_magnitude_reg_n_0_[7]\,
      O => \custom_phat_weight_carry__0_i_1__0_n_0\
    );
\custom_phat_weight_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(6),
      I1 => \avg_magnitude_reg_n_0_[6]\,
      O => \custom_phat_weight_carry__0_i_2__0_n_0\
    );
\custom_phat_weight_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(5),
      I1 => \avg_magnitude_reg_n_0_[5]\,
      O => \custom_phat_weight_carry__0_i_3__0_n_0\
    );
\custom_phat_weight_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(4),
      I1 => \avg_magnitude_reg_n_0_[4]\,
      O => \custom_phat_weight_carry__0_i_4__0_n_0\
    );
\custom_phat_weight_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__0_n_0\,
      CO(3) => \custom_phat_weight_carry__1_n_0\,
      CO(2) => \custom_phat_weight_carry__1_n_1\,
      CO(1) => \custom_phat_weight_carry__1_n_2\,
      CO(0) => \custom_phat_weight_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(11 downto 8),
      O(3 downto 0) => s_axis_data_tdata(11 downto 8),
      S(3) => \custom_phat_weight_carry__1_i_1__0_n_0\,
      S(2) => \custom_phat_weight_carry__1_i_2__0_n_0\,
      S(1) => \custom_phat_weight_carry__1_i_3__0_n_0\,
      S(0) => \custom_phat_weight_carry__1_i_4__0_n_0\
    );
\custom_phat_weight_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(11),
      I1 => \avg_magnitude_reg_n_0_[11]\,
      O => \custom_phat_weight_carry__1_i_1__0_n_0\
    );
\custom_phat_weight_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(10),
      I1 => \avg_magnitude_reg_n_0_[10]\,
      O => \custom_phat_weight_carry__1_i_2__0_n_0\
    );
\custom_phat_weight_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(9),
      I1 => \avg_magnitude_reg_n_0_[9]\,
      O => \custom_phat_weight_carry__1_i_3__0_n_0\
    );
\custom_phat_weight_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(8),
      I1 => \avg_magnitude_reg_n_0_[8]\,
      O => \custom_phat_weight_carry__1_i_4__0_n_0\
    );
\custom_phat_weight_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__1_n_0\,
      CO(3) => \custom_phat_weight_carry__2_n_0\,
      CO(2) => \custom_phat_weight_carry__2_n_1\,
      CO(1) => \custom_phat_weight_carry__2_n_2\,
      CO(0) => \custom_phat_weight_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(15 downto 12),
      O(3 downto 0) => s_axis_data_tdata(15 downto 12),
      S(3) => \custom_phat_weight_carry__2_i_1__0_n_0\,
      S(2) => \custom_phat_weight_carry__2_i_2__0_n_0\,
      S(1) => \custom_phat_weight_carry__2_i_3__0_n_0\,
      S(0) => \custom_phat_weight_carry__2_i_4__0_n_0\
    );
\custom_phat_weight_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(15),
      I1 => \avg_magnitude_reg_n_0_[15]\,
      O => \custom_phat_weight_carry__2_i_1__0_n_0\
    );
\custom_phat_weight_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(14),
      I1 => \avg_magnitude_reg_n_0_[14]\,
      O => \custom_phat_weight_carry__2_i_2__0_n_0\
    );
\custom_phat_weight_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(13),
      I1 => \avg_magnitude_reg_n_0_[13]\,
      O => \custom_phat_weight_carry__2_i_3__0_n_0\
    );
\custom_phat_weight_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(12),
      I1 => \avg_magnitude_reg_n_0_[12]\,
      O => \custom_phat_weight_carry__2_i_4__0_n_0\
    );
\custom_phat_weight_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__2_n_0\,
      CO(3) => \custom_phat_weight_carry__3_n_0\,
      CO(2) => \custom_phat_weight_carry__3_n_1\,
      CO(1) => \custom_phat_weight_carry__3_n_2\,
      CO(0) => \custom_phat_weight_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(19 downto 16),
      O(3 downto 0) => s_axis_data_tdata(19 downto 16),
      S(3) => \custom_phat_weight_carry__3_i_1__0_n_0\,
      S(2) => \custom_phat_weight_carry__3_i_2__0_n_0\,
      S(1) => \custom_phat_weight_carry__3_i_3__0_n_0\,
      S(0) => \custom_phat_weight_carry__3_i_4__0_n_0\
    );
\custom_phat_weight_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(19),
      I1 => \avg_magnitude_reg_n_0_[19]\,
      O => \custom_phat_weight_carry__3_i_1__0_n_0\
    );
\custom_phat_weight_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(18),
      I1 => \avg_magnitude_reg_n_0_[18]\,
      O => \custom_phat_weight_carry__3_i_2__0_n_0\
    );
\custom_phat_weight_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(17),
      I1 => \avg_magnitude_reg_n_0_[17]\,
      O => \custom_phat_weight_carry__3_i_3__0_n_0\
    );
\custom_phat_weight_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(16),
      I1 => \avg_magnitude_reg_n_0_[16]\,
      O => \custom_phat_weight_carry__3_i_4__0_n_0\
    );
\custom_phat_weight_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__3_n_0\,
      CO(3) => \NLW_custom_phat_weight_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \custom_phat_weight_carry__4_n_1\,
      CO(1) => \custom_phat_weight_carry__4_n_2\,
      CO(0) => \custom_phat_weight_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => weight_bram_0_dout(22 downto 20),
      O(3 downto 0) => s_axis_data_tdata(23 downto 20),
      S(3) => \custom_phat_weight_carry__4_i_1__0_n_0\,
      S(2) => \custom_phat_weight_carry__4_i_2__0_n_0\,
      S(1) => \custom_phat_weight_carry__4_i_3__0_n_0\,
      S(0) => \custom_phat_weight_carry__4_i_4__0_n_0\
    );
\custom_phat_weight_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(23),
      I1 => \avg_magnitude_reg_n_0_[23]\,
      O => \custom_phat_weight_carry__4_i_1__0_n_0\
    );
\custom_phat_weight_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(22),
      I1 => \avg_magnitude_reg_n_0_[22]\,
      O => \custom_phat_weight_carry__4_i_2__0_n_0\
    );
\custom_phat_weight_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(21),
      I1 => \avg_magnitude_reg_n_0_[21]\,
      O => \custom_phat_weight_carry__4_i_3__0_n_0\
    );
\custom_phat_weight_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(20),
      I1 => \avg_magnitude_reg_n_0_[20]\,
      O => \custom_phat_weight_carry__4_i_4__0_n_0\
    );
\custom_phat_weight_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(3),
      I1 => \avg_magnitude_reg_n_0_[3]\,
      O => \custom_phat_weight_carry_i_1__0_n_0\
    );
\custom_phat_weight_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(2),
      I1 => \avg_magnitude_reg_n_0_[2]\,
      O => \custom_phat_weight_carry_i_2__0_n_0\
    );
\custom_phat_weight_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(1),
      I1 => \avg_magnitude_reg_n_0_[1]\,
      O => \custom_phat_weight_carry_i_3__0_n_0\
    );
\custom_phat_weight_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(0),
      I1 => \avg_magnitude_reg_n_0_[0]\,
      O => \custom_phat_weight_carry_i_4__0_n_0\
    );
delay_inst0: entity work.eko_bd_pl_cross_0_1_delay
     port map (
      aclk => aclk,
      dina(41 downto 21) => delay_s_axis_data_tdata(47 downto 27),
      dina(20 downto 0) => delay_s_axis_data_tdata(23 downto 3),
      m_axis_dout_tdata(41 downto 21) => m_axis_dout_tdata(47 downto 27),
      m_axis_dout_tdata(20 downto 0) => m_axis_dout_tdata(23 downto 3),
      \shift_reg_reg[33][3]_0\ => \shift_reg_reg[33][3]_0\,
      \shift_reg_reg[33][3]_1\ => \shift_reg_reg[33][3]\
    );
\index[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_data_tready,
      I1 => state_reg_n_0,
      I2 => axis_cordic_5_tvalid,
      O => \index[0]_i_1__0_n_0\
    );
\index[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index_reg(0),
      O => \index[0]_i_3__0_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[0]_i_2__0_n_7\,
      Q => index_reg(0)
    );
\index_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \index_reg[0]_i_2__0_n_0\,
      CO(2) => \index_reg[0]_i_2__0_n_1\,
      CO(1) => \index_reg[0]_i_2__0_n_2\,
      CO(0) => \index_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \index_reg[0]_i_2__0_n_4\,
      O(2) => \index_reg[0]_i_2__0_n_5\,
      O(1) => \index_reg[0]_i_2__0_n_6\,
      O(0) => \index_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => index_reg(3 downto 1),
      S(0) => \index[0]_i_3__0_n_0\
    );
\index_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[8]_i_1__0_n_5\,
      Q => index_reg(10)
    );
\index_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[8]_i_1__0_n_4\,
      Q => index_reg(11)
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[0]_i_2__0_n_6\,
      Q => index_reg(1)
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[0]_i_2__0_n_5\,
      Q => index_reg(2)
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[0]_i_2__0_n_4\,
      Q => index_reg(3)
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[4]_i_1__0_n_7\,
      Q => index_reg(4)
    );
\index_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[0]_i_2__0_n_0\,
      CO(3) => \index_reg[4]_i_1__0_n_0\,
      CO(2) => \index_reg[4]_i_1__0_n_1\,
      CO(1) => \index_reg[4]_i_1__0_n_2\,
      CO(0) => \index_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[4]_i_1__0_n_4\,
      O(2) => \index_reg[4]_i_1__0_n_5\,
      O(1) => \index_reg[4]_i_1__0_n_6\,
      O(0) => \index_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => index_reg(7 downto 4)
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[4]_i_1__0_n_6\,
      Q => index_reg(5)
    );
\index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[4]_i_1__0_n_5\,
      Q => index_reg(6)
    );
\index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[4]_i_1__0_n_4\,
      Q => index_reg(7)
    );
\index_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[8]_i_1__0_n_7\,
      Q => index_reg(8)
    );
\index_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_index_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \index_reg[8]_i_1__0_n_1\,
      CO(1) => \index_reg[8]_i_1__0_n_2\,
      CO(0) => \index_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[8]_i_1__0_n_4\,
      O(2) => \index_reg[8]_i_1__0_n_5\,
      O(1) => \index_reg[8]_i_1__0_n_6\,
      O(0) => \index_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => index_reg(11 downto 8)
    );
\index_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1__0_n_0\,
      CLR => \shift_reg_reg[33][3]\,
      D => \index_reg[8]_i_1__0_n_6\,
      Q => index_reg(9)
    );
re_d0_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]\,
      D => re,
      Q => s_axis_data_tvalid
    );
state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74CCCCCC"
    )
        port map (
      I0 => s_axis_data_tready,
      I1 => state_reg_n_0,
      I2 => axis_cordic_5_tvalid,
      I3 => \state_i_2__0_n_0\,
      I4 => \state_i_3__0_n_0\,
      O => state_i_1_n_0
    );
\state_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => index_reg(8),
      I1 => index_reg(9),
      I2 => index_reg(6),
      I3 => index_reg(7),
      I4 => index_reg(11),
      I5 => index_reg(10),
      O => \state_i_2__0_n_0\
    );
\state_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => index_reg(2),
      I1 => index_reg(3),
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(5),
      I5 => index_reg(4),
      O => \state_i_3__0_n_0\
    );
state_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \shift_reg_reg[33][3]\,
      D => state_i_1_n_0,
      Q => state_reg_n_0
    );
weight_bram_inst0: component weight_bram_0_HD18
     port map (
      addra(11 downto 0) => index_reg(11 downto 0),
      addrb(11 downto 0) => index_reg(11 downto 0),
      clka => aclk,
      clkb => aclk,
      dina(71) => delay_s_axis_data_tdata(47),
      dina(70) => delay_s_axis_data_tdata(47),
      dina(69) => delay_s_axis_data_tdata(47),
      dina(68 downto 48) => delay_s_axis_data_tdata(47 downto 27),
      dina(47) => delay_s_axis_data_tdata(23),
      dina(46) => delay_s_axis_data_tdata(23),
      dina(45) => delay_s_axis_data_tdata(23),
      dina(44 downto 24) => delay_s_axis_data_tdata(23 downto 3),
      dina(23 downto 0) => axis_cordic_5_tdata(23 downto 0),
      doutb(71 downto 24) => s_axis_data_tdata(71 downto 24),
      doutb(23 downto 0) => weight_bram_0_dout(23 downto 0),
      ena => \weight_bram_inst0_i_1__0_n_0\,
      enb => re,
      wea(0) => \weight_bram_inst0_i_1__0_n_0\
    );
\weight_bram_inst0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_cordic_5_tvalid,
      I1 => state_reg_n_0,
      O => \weight_bram_inst0_i_1__0_n_0\
    );
\weight_bram_inst0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_reg_n_0,
      I1 => s_axis_data_tready,
      O => re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_weight_0__xdcDup__1\ is
  port (
    s_axis_cartesian_tready : out STD_LOGIC;
    s_axis_data_tdata : out STD_LOGIC_VECTOR ( 71 downto 0 );
    s_axis_data_tvalid : out STD_LOGIC;
    aresetn_0 : out STD_LOGIC;
    shift_reg_reg_c_31 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_data_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_weight_0__xdcDup__1\ : entity is "weight_0";
end \eko_bd_pl_cross_0_1_weight_0__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_weight_0__xdcDup__1\ is
  component eko_bd_pl_cross_0_1_cordic_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_cartesian_tvalid : in STD_LOGIC;
    s_axis_cartesian_tready : out STD_LOGIC;
    s_axis_cartesian_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_cordic_5;
  component eko_bd_pl_cross_0_1_weight_bram_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_weight_bram_0;
  signal \^aresetn_0\ : STD_LOGIC;
  signal avg_magnitude : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \avg_magnitude0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__0_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__1_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__2_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__3_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_1\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_2\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_3\ : STD_LOGIC;
  signal \avg_magnitude0_carry__4_n_4\ : STD_LOGIC;
  signal avg_magnitude0_carry_i_1_n_0 : STD_LOGIC;
  signal avg_magnitude0_carry_i_2_n_0 : STD_LOGIC;
  signal avg_magnitude0_carry_i_3_n_0 : STD_LOGIC;
  signal avg_magnitude0_carry_i_4_n_0 : STD_LOGIC;
  signal avg_magnitude0_carry_n_0 : STD_LOGIC;
  signal avg_magnitude0_carry_n_1 : STD_LOGIC;
  signal avg_magnitude0_carry_n_2 : STD_LOGIC;
  signal avg_magnitude0_carry_n_3 : STD_LOGIC;
  signal \avg_magnitude[23]_i_2_n_0\ : STD_LOGIC;
  signal \avg_magnitude[23]_i_3_n_0\ : STD_LOGIC;
  signal \avg_magnitude[23]_i_4_n_0\ : STD_LOGIC;
  signal avg_magnitude_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis_cordic_5_tdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis_cordic_5_tready : STD_LOGIC;
  signal axis_cordic_5_tvalid : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__0_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__1_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__2_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__3_n_3\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_n_1\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_n_2\ : STD_LOGIC;
  signal \custom_phat_weight_carry__4_n_3\ : STD_LOGIC;
  signal custom_phat_weight_carry_i_1_n_0 : STD_LOGIC;
  signal custom_phat_weight_carry_i_2_n_0 : STD_LOGIC;
  signal custom_phat_weight_carry_i_3_n_0 : STD_LOGIC;
  signal custom_phat_weight_carry_i_4_n_0 : STD_LOGIC;
  signal custom_phat_weight_carry_n_0 : STD_LOGIC;
  signal custom_phat_weight_carry_n_1 : STD_LOGIC;
  signal custom_phat_weight_carry_n_2 : STD_LOGIC;
  signal custom_phat_weight_carry_n_3 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal delay_s_axis_data_tdata : STD_LOGIC_VECTOR ( 47 downto 3 );
  signal \index[0]_i_1_n_0\ : STD_LOGIC;
  signal \index[0]_i_3_n_0\ : STD_LOGIC;
  signal index_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \index_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \index_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \index_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \index_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal state_i_2_n_0 : STD_LOGIC;
  signal state_i_3_n_0 : STD_LOGIC;
  signal state_reg_n_0 : STD_LOGIC;
  signal weight_bram_0_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal weight_bram_inst0_i_1_n_0 : STD_LOGIC;
  signal \NLW_avg_magnitude0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cordic_5_inst0_m_axis_dout_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \NLW_custom_phat_weight_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_index_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \avg_magnitude[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \avg_magnitude[10]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \avg_magnitude[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \avg_magnitude[12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \avg_magnitude[13]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \avg_magnitude[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \avg_magnitude[15]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \avg_magnitude[16]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \avg_magnitude[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \avg_magnitude[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \avg_magnitude[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \avg_magnitude[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \avg_magnitude[20]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \avg_magnitude[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \avg_magnitude[22]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \avg_magnitude[23]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \avg_magnitude[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \avg_magnitude[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \avg_magnitude[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \avg_magnitude[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \avg_magnitude[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \avg_magnitude[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \avg_magnitude[8]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \avg_magnitude[9]_i_1\ : label is "soft_lutpair47";
  attribute x_core_info : string;
  attribute x_core_info of cordic_5_inst0 : label is "cordic_v6_0_20,Vivado 2023.2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of custom_phat_weight_carry : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \custom_phat_weight_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \index_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \index_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \index_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of state_i_1 : label is "soft_lutpair40";
  attribute x_core_info of weight_bram_inst0 : label is "blk_mem_gen_v8_4_7,Vivado 2023.2";
  attribute SOFT_HLUTNM of weight_bram_inst0_i_2 : label is "soft_lutpair40";
begin
  aresetn_0 <= \^aresetn_0\;
avg_magnitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => avg_magnitude0_carry_n_0,
      CO(2) => avg_magnitude0_carry_n_1,
      CO(1) => avg_magnitude0_carry_n_2,
      CO(0) => avg_magnitude0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => avg_magnitude(4 downto 1),
      O(3 downto 0) => data1(3 downto 0),
      S(3) => avg_magnitude0_carry_i_1_n_0,
      S(2) => avg_magnitude0_carry_i_2_n_0,
      S(1) => avg_magnitude0_carry_i_3_n_0,
      S(0) => avg_magnitude0_carry_i_4_n_0
    );
\avg_magnitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => avg_magnitude0_carry_n_0,
      CO(3) => \avg_magnitude0_carry__0_n_0\,
      CO(2) => \avg_magnitude0_carry__0_n_1\,
      CO(1) => \avg_magnitude0_carry__0_n_2\,
      CO(0) => \avg_magnitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => avg_magnitude(8 downto 5),
      O(3 downto 0) => data1(7 downto 4),
      S(3) => \avg_magnitude0_carry__0_i_1_n_0\,
      S(2) => \avg_magnitude0_carry__0_i_2_n_0\,
      S(1) => \avg_magnitude0_carry__0_i_3_n_0\,
      S(0) => \avg_magnitude0_carry__0_i_4_n_0\
    );
\avg_magnitude0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(8),
      I1 => axis_cordic_5_tdata(8),
      O => \avg_magnitude0_carry__0_i_1_n_0\
    );
\avg_magnitude0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(7),
      I1 => axis_cordic_5_tdata(7),
      O => \avg_magnitude0_carry__0_i_2_n_0\
    );
\avg_magnitude0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(6),
      I1 => axis_cordic_5_tdata(6),
      O => \avg_magnitude0_carry__0_i_3_n_0\
    );
\avg_magnitude0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(5),
      I1 => axis_cordic_5_tdata(5),
      O => \avg_magnitude0_carry__0_i_4_n_0\
    );
\avg_magnitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__0_n_0\,
      CO(3) => \avg_magnitude0_carry__1_n_0\,
      CO(2) => \avg_magnitude0_carry__1_n_1\,
      CO(1) => \avg_magnitude0_carry__1_n_2\,
      CO(0) => \avg_magnitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => avg_magnitude(12 downto 9),
      O(3 downto 0) => data1(11 downto 8),
      S(3) => \avg_magnitude0_carry__1_i_1_n_0\,
      S(2) => \avg_magnitude0_carry__1_i_2_n_0\,
      S(1) => \avg_magnitude0_carry__1_i_3_n_0\,
      S(0) => \avg_magnitude0_carry__1_i_4_n_0\
    );
\avg_magnitude0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(12),
      I1 => axis_cordic_5_tdata(12),
      O => \avg_magnitude0_carry__1_i_1_n_0\
    );
\avg_magnitude0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(11),
      I1 => axis_cordic_5_tdata(11),
      O => \avg_magnitude0_carry__1_i_2_n_0\
    );
\avg_magnitude0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(10),
      I1 => axis_cordic_5_tdata(10),
      O => \avg_magnitude0_carry__1_i_3_n_0\
    );
\avg_magnitude0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(9),
      I1 => axis_cordic_5_tdata(9),
      O => \avg_magnitude0_carry__1_i_4_n_0\
    );
\avg_magnitude0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__1_n_0\,
      CO(3) => \avg_magnitude0_carry__2_n_0\,
      CO(2) => \avg_magnitude0_carry__2_n_1\,
      CO(1) => \avg_magnitude0_carry__2_n_2\,
      CO(0) => \avg_magnitude0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => avg_magnitude(16 downto 13),
      O(3 downto 0) => data1(15 downto 12),
      S(3) => \avg_magnitude0_carry__2_i_1_n_0\,
      S(2) => \avg_magnitude0_carry__2_i_2_n_0\,
      S(1) => \avg_magnitude0_carry__2_i_3_n_0\,
      S(0) => \avg_magnitude0_carry__2_i_4_n_0\
    );
\avg_magnitude0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(16),
      I1 => axis_cordic_5_tdata(16),
      O => \avg_magnitude0_carry__2_i_1_n_0\
    );
\avg_magnitude0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(15),
      I1 => axis_cordic_5_tdata(15),
      O => \avg_magnitude0_carry__2_i_2_n_0\
    );
\avg_magnitude0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(14),
      I1 => axis_cordic_5_tdata(14),
      O => \avg_magnitude0_carry__2_i_3_n_0\
    );
\avg_magnitude0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(13),
      I1 => axis_cordic_5_tdata(13),
      O => \avg_magnitude0_carry__2_i_4_n_0\
    );
\avg_magnitude0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__2_n_0\,
      CO(3) => \avg_magnitude0_carry__3_n_0\,
      CO(2) => \avg_magnitude0_carry__3_n_1\,
      CO(1) => \avg_magnitude0_carry__3_n_2\,
      CO(0) => \avg_magnitude0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => avg_magnitude(20 downto 17),
      O(3 downto 0) => data1(19 downto 16),
      S(3) => \avg_magnitude0_carry__3_i_1_n_0\,
      S(2) => \avg_magnitude0_carry__3_i_2_n_0\,
      S(1) => \avg_magnitude0_carry__3_i_3_n_0\,
      S(0) => \avg_magnitude0_carry__3_i_4_n_0\
    );
\avg_magnitude0_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(20),
      I1 => axis_cordic_5_tdata(20),
      O => \avg_magnitude0_carry__3_i_1_n_0\
    );
\avg_magnitude0_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(19),
      I1 => axis_cordic_5_tdata(19),
      O => \avg_magnitude0_carry__3_i_2_n_0\
    );
\avg_magnitude0_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(18),
      I1 => axis_cordic_5_tdata(18),
      O => \avg_magnitude0_carry__3_i_3_n_0\
    );
\avg_magnitude0_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(17),
      I1 => axis_cordic_5_tdata(17),
      O => \avg_magnitude0_carry__3_i_4_n_0\
    );
\avg_magnitude0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \avg_magnitude0_carry__3_n_0\,
      CO(3) => \NLW_avg_magnitude0_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \avg_magnitude0_carry__4_n_1\,
      CO(1) => \avg_magnitude0_carry__4_n_2\,
      CO(0) => \avg_magnitude0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \avg_magnitude0_carry__4_i_1_n_0\,
      DI(1 downto 0) => avg_magnitude(22 downto 21),
      O(3) => \avg_magnitude0_carry__4_n_4\,
      O(2 downto 0) => data1(22 downto 20),
      S(3) => '1',
      S(2) => \avg_magnitude0_carry__4_i_2_n_0\,
      S(1) => \avg_magnitude0_carry__4_i_3_n_0\,
      S(0) => \avg_magnitude0_carry__4_i_4_n_0\
    );
\avg_magnitude0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => avg_magnitude(23),
      O => \avg_magnitude0_carry__4_i_1_n_0\
    );
\avg_magnitude0_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(23),
      I1 => axis_cordic_5_tdata(23),
      O => \avg_magnitude0_carry__4_i_2_n_0\
    );
\avg_magnitude0_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(22),
      I1 => axis_cordic_5_tdata(22),
      O => \avg_magnitude0_carry__4_i_3_n_0\
    );
\avg_magnitude0_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(21),
      I1 => axis_cordic_5_tdata(21),
      O => \avg_magnitude0_carry__4_i_4_n_0\
    );
avg_magnitude0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(4),
      I1 => axis_cordic_5_tdata(4),
      O => avg_magnitude0_carry_i_1_n_0
    );
avg_magnitude0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(3),
      I1 => axis_cordic_5_tdata(3),
      O => avg_magnitude0_carry_i_2_n_0
    );
avg_magnitude0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(2),
      I1 => axis_cordic_5_tdata(2),
      O => avg_magnitude0_carry_i_3_n_0
    );
avg_magnitude0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => avg_magnitude(1),
      I1 => axis_cordic_5_tdata(1),
      O => avg_magnitude0_carry_i_4_n_0
    );
\avg_magnitude[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(0),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(0),
      O => avg_magnitude_0(0)
    );
\avg_magnitude[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(10),
      O => avg_magnitude_0(10)
    );
\avg_magnitude[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(11),
      O => avg_magnitude_0(11)
    );
\avg_magnitude[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(12),
      O => avg_magnitude_0(12)
    );
\avg_magnitude[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(13),
      O => avg_magnitude_0(13)
    );
\avg_magnitude[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(14),
      O => avg_magnitude_0(14)
    );
\avg_magnitude[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(15),
      O => avg_magnitude_0(15)
    );
\avg_magnitude[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(16),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(16),
      O => avg_magnitude_0(16)
    );
\avg_magnitude[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(17),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(17),
      O => avg_magnitude_0(17)
    );
\avg_magnitude[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(18),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(18),
      O => avg_magnitude_0(18)
    );
\avg_magnitude[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(19),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(19),
      O => avg_magnitude_0(19)
    );
\avg_magnitude[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(1),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(1),
      O => avg_magnitude_0(1)
    );
\avg_magnitude[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(20),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(20),
      O => avg_magnitude_0(20)
    );
\avg_magnitude[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(21),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(21),
      O => avg_magnitude_0(21)
    );
\avg_magnitude[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(22),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(22),
      O => avg_magnitude_0(22)
    );
\avg_magnitude[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \avg_magnitude0_carry__4_n_4\,
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(23),
      O => avg_magnitude_0(23)
    );
\avg_magnitude[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \avg_magnitude[23]_i_3_n_0\,
      I1 => index_reg(5),
      I2 => index_reg(4),
      I3 => index_reg(7),
      I4 => index_reg(6),
      I5 => \avg_magnitude[23]_i_4_n_0\,
      O => \avg_magnitude[23]_i_2_n_0\
    );
\avg_magnitude[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(9),
      I1 => index_reg(8),
      I2 => index_reg(11),
      I3 => index_reg(10),
      O => \avg_magnitude[23]_i_3_n_0\
    );
\avg_magnitude[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => index_reg(1),
      I1 => index_reg(0),
      I2 => index_reg(3),
      I3 => index_reg(2),
      O => \avg_magnitude[23]_i_4_n_0\
    );
\avg_magnitude[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(2),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(2),
      O => avg_magnitude_0(2)
    );
\avg_magnitude[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(3),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(3),
      O => avg_magnitude_0(3)
    );
\avg_magnitude[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(4),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(4),
      O => avg_magnitude_0(4)
    );
\avg_magnitude[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(5),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(5),
      O => avg_magnitude_0(5)
    );
\avg_magnitude[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(6),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(6),
      O => avg_magnitude_0(6)
    );
\avg_magnitude[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(7),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(7),
      O => avg_magnitude_0(7)
    );
\avg_magnitude[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(8),
      O => avg_magnitude_0(8)
    );
\avg_magnitude[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \avg_magnitude[23]_i_2_n_0\,
      I2 => axis_cordic_5_tdata(9),
      O => avg_magnitude_0(9)
    );
\avg_magnitude_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(0),
      Q => avg_magnitude(0)
    );
\avg_magnitude_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(10),
      Q => avg_magnitude(10)
    );
\avg_magnitude_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(11),
      Q => avg_magnitude(11)
    );
\avg_magnitude_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(12),
      Q => avg_magnitude(12)
    );
\avg_magnitude_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(13),
      Q => avg_magnitude(13)
    );
\avg_magnitude_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(14),
      Q => avg_magnitude(14)
    );
\avg_magnitude_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(15),
      Q => avg_magnitude(15)
    );
\avg_magnitude_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(16),
      Q => avg_magnitude(16)
    );
\avg_magnitude_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(17),
      Q => avg_magnitude(17)
    );
\avg_magnitude_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(18),
      Q => avg_magnitude(18)
    );
\avg_magnitude_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(19),
      Q => avg_magnitude(19)
    );
\avg_magnitude_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(1),
      Q => avg_magnitude(1)
    );
\avg_magnitude_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(20),
      Q => avg_magnitude(20)
    );
\avg_magnitude_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(21),
      Q => avg_magnitude(21)
    );
\avg_magnitude_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(22),
      Q => avg_magnitude(22)
    );
\avg_magnitude_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(23),
      Q => avg_magnitude(23)
    );
\avg_magnitude_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(2),
      Q => avg_magnitude(2)
    );
\avg_magnitude_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(3),
      Q => avg_magnitude(3)
    );
\avg_magnitude_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(4),
      Q => avg_magnitude(4)
    );
\avg_magnitude_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(5),
      Q => avg_magnitude(5)
    );
\avg_magnitude_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(6),
      Q => avg_magnitude(6)
    );
\avg_magnitude_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(7),
      Q => avg_magnitude(7)
    );
\avg_magnitude_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(8),
      Q => avg_magnitude(8)
    );
\avg_magnitude_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => weight_bram_inst0_i_1_n_0,
      CLR => \^aresetn_0\,
      D => avg_magnitude_0(9),
      Q => avg_magnitude(9)
    );
cordic_5_inst0: component eko_bd_pl_cross_0_1_cordic_5
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(47 downto 24) => NLW_cordic_5_inst0_m_axis_dout_tdata_UNCONNECTED(47 downto 24),
      m_axis_dout_tdata(23 downto 0) => axis_cordic_5_tdata(23 downto 0),
      m_axis_dout_tready => axis_cordic_5_tready,
      m_axis_dout_tvalid => axis_cordic_5_tvalid,
      s_axis_cartesian_tdata(63 downto 58) => B"000000",
      s_axis_cartesian_tdata(57) => m_axis_dout_tdata(47),
      s_axis_cartesian_tdata(56) => m_axis_dout_tdata(47),
      s_axis_cartesian_tdata(55 downto 32) => m_axis_dout_tdata(47 downto 24),
      s_axis_cartesian_tdata(31 downto 26) => B"000000",
      s_axis_cartesian_tdata(25) => m_axis_dout_tdata(23),
      s_axis_cartesian_tdata(24) => m_axis_dout_tdata(23),
      s_axis_cartesian_tdata(23 downto 0) => m_axis_dout_tdata(23 downto 0),
      s_axis_cartesian_tready => s_axis_cartesian_tready,
      s_axis_cartesian_tvalid => m_axis_dout_tvalid
    );
cordic_5_inst0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg_n_0,
      O => axis_cordic_5_tready
    );
custom_phat_weight_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => custom_phat_weight_carry_n_0,
      CO(2) => custom_phat_weight_carry_n_1,
      CO(1) => custom_phat_weight_carry_n_2,
      CO(0) => custom_phat_weight_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(3 downto 0),
      O(3 downto 0) => s_axis_data_tdata(3 downto 0),
      S(3) => custom_phat_weight_carry_i_1_n_0,
      S(2) => custom_phat_weight_carry_i_2_n_0,
      S(1) => custom_phat_weight_carry_i_3_n_0,
      S(0) => custom_phat_weight_carry_i_4_n_0
    );
\custom_phat_weight_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => custom_phat_weight_carry_n_0,
      CO(3) => \custom_phat_weight_carry__0_n_0\,
      CO(2) => \custom_phat_weight_carry__0_n_1\,
      CO(1) => \custom_phat_weight_carry__0_n_2\,
      CO(0) => \custom_phat_weight_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(7 downto 4),
      O(3 downto 0) => s_axis_data_tdata(7 downto 4),
      S(3) => \custom_phat_weight_carry__0_i_1_n_0\,
      S(2) => \custom_phat_weight_carry__0_i_2_n_0\,
      S(1) => \custom_phat_weight_carry__0_i_3_n_0\,
      S(0) => \custom_phat_weight_carry__0_i_4_n_0\
    );
\custom_phat_weight_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(7),
      I1 => avg_magnitude(7),
      O => \custom_phat_weight_carry__0_i_1_n_0\
    );
\custom_phat_weight_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(6),
      I1 => avg_magnitude(6),
      O => \custom_phat_weight_carry__0_i_2_n_0\
    );
\custom_phat_weight_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(5),
      I1 => avg_magnitude(5),
      O => \custom_phat_weight_carry__0_i_3_n_0\
    );
\custom_phat_weight_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(4),
      I1 => avg_magnitude(4),
      O => \custom_phat_weight_carry__0_i_4_n_0\
    );
\custom_phat_weight_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__0_n_0\,
      CO(3) => \custom_phat_weight_carry__1_n_0\,
      CO(2) => \custom_phat_weight_carry__1_n_1\,
      CO(1) => \custom_phat_weight_carry__1_n_2\,
      CO(0) => \custom_phat_weight_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(11 downto 8),
      O(3 downto 0) => s_axis_data_tdata(11 downto 8),
      S(3) => \custom_phat_weight_carry__1_i_1_n_0\,
      S(2) => \custom_phat_weight_carry__1_i_2_n_0\,
      S(1) => \custom_phat_weight_carry__1_i_3_n_0\,
      S(0) => \custom_phat_weight_carry__1_i_4_n_0\
    );
\custom_phat_weight_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(11),
      I1 => avg_magnitude(11),
      O => \custom_phat_weight_carry__1_i_1_n_0\
    );
\custom_phat_weight_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(10),
      I1 => avg_magnitude(10),
      O => \custom_phat_weight_carry__1_i_2_n_0\
    );
\custom_phat_weight_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(9),
      I1 => avg_magnitude(9),
      O => \custom_phat_weight_carry__1_i_3_n_0\
    );
\custom_phat_weight_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(8),
      I1 => avg_magnitude(8),
      O => \custom_phat_weight_carry__1_i_4_n_0\
    );
\custom_phat_weight_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__1_n_0\,
      CO(3) => \custom_phat_weight_carry__2_n_0\,
      CO(2) => \custom_phat_weight_carry__2_n_1\,
      CO(1) => \custom_phat_weight_carry__2_n_2\,
      CO(0) => \custom_phat_weight_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(15 downto 12),
      O(3 downto 0) => s_axis_data_tdata(15 downto 12),
      S(3) => \custom_phat_weight_carry__2_i_1_n_0\,
      S(2) => \custom_phat_weight_carry__2_i_2_n_0\,
      S(1) => \custom_phat_weight_carry__2_i_3_n_0\,
      S(0) => \custom_phat_weight_carry__2_i_4_n_0\
    );
\custom_phat_weight_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(15),
      I1 => avg_magnitude(15),
      O => \custom_phat_weight_carry__2_i_1_n_0\
    );
\custom_phat_weight_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(14),
      I1 => avg_magnitude(14),
      O => \custom_phat_weight_carry__2_i_2_n_0\
    );
\custom_phat_weight_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(13),
      I1 => avg_magnitude(13),
      O => \custom_phat_weight_carry__2_i_3_n_0\
    );
\custom_phat_weight_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(12),
      I1 => avg_magnitude(12),
      O => \custom_phat_weight_carry__2_i_4_n_0\
    );
\custom_phat_weight_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__2_n_0\,
      CO(3) => \custom_phat_weight_carry__3_n_0\,
      CO(2) => \custom_phat_weight_carry__3_n_1\,
      CO(1) => \custom_phat_weight_carry__3_n_2\,
      CO(0) => \custom_phat_weight_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => weight_bram_0_dout(19 downto 16),
      O(3 downto 0) => s_axis_data_tdata(19 downto 16),
      S(3) => \custom_phat_weight_carry__3_i_1_n_0\,
      S(2) => \custom_phat_weight_carry__3_i_2_n_0\,
      S(1) => \custom_phat_weight_carry__3_i_3_n_0\,
      S(0) => \custom_phat_weight_carry__3_i_4_n_0\
    );
\custom_phat_weight_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(19),
      I1 => avg_magnitude(19),
      O => \custom_phat_weight_carry__3_i_1_n_0\
    );
\custom_phat_weight_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(18),
      I1 => avg_magnitude(18),
      O => \custom_phat_weight_carry__3_i_2_n_0\
    );
\custom_phat_weight_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(17),
      I1 => avg_magnitude(17),
      O => \custom_phat_weight_carry__3_i_3_n_0\
    );
\custom_phat_weight_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(16),
      I1 => avg_magnitude(16),
      O => \custom_phat_weight_carry__3_i_4_n_0\
    );
\custom_phat_weight_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \custom_phat_weight_carry__3_n_0\,
      CO(3) => \NLW_custom_phat_weight_carry__4_CO_UNCONNECTED\(3),
      CO(2) => \custom_phat_weight_carry__4_n_1\,
      CO(1) => \custom_phat_weight_carry__4_n_2\,
      CO(0) => \custom_phat_weight_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => weight_bram_0_dout(22 downto 20),
      O(3 downto 0) => s_axis_data_tdata(23 downto 20),
      S(3) => \custom_phat_weight_carry__4_i_1_n_0\,
      S(2) => \custom_phat_weight_carry__4_i_2_n_0\,
      S(1) => \custom_phat_weight_carry__4_i_3_n_0\,
      S(0) => \custom_phat_weight_carry__4_i_4_n_0\
    );
\custom_phat_weight_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(23),
      I1 => avg_magnitude(23),
      O => \custom_phat_weight_carry__4_i_1_n_0\
    );
\custom_phat_weight_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(22),
      I1 => avg_magnitude(22),
      O => \custom_phat_weight_carry__4_i_2_n_0\
    );
\custom_phat_weight_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(21),
      I1 => avg_magnitude(21),
      O => \custom_phat_weight_carry__4_i_3_n_0\
    );
\custom_phat_weight_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(20),
      I1 => avg_magnitude(20),
      O => \custom_phat_weight_carry__4_i_4_n_0\
    );
custom_phat_weight_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(3),
      I1 => avg_magnitude(3),
      O => custom_phat_weight_carry_i_1_n_0
    );
custom_phat_weight_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(2),
      I1 => avg_magnitude(2),
      O => custom_phat_weight_carry_i_2_n_0
    );
custom_phat_weight_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(1),
      I1 => avg_magnitude(1),
      O => custom_phat_weight_carry_i_3_n_0
    );
custom_phat_weight_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weight_bram_0_dout(0),
      I1 => avg_magnitude(0),
      O => custom_phat_weight_carry_i_4_n_0
    );
delay_inst0: entity work.eko_bd_pl_cross_0_1_delay_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => \^aresetn_0\,
      dina(41 downto 21) => delay_s_axis_data_tdata(47 downto 27),
      dina(20 downto 0) => delay_s_axis_data_tdata(23 downto 3),
      m_axis_dout_tdata(41 downto 21) => m_axis_dout_tdata(47 downto 27),
      m_axis_dout_tdata(20 downto 0) => m_axis_dout_tdata(23 downto 3),
      shift_reg_reg_c_31_0 => shift_reg_reg_c_31
    );
\index[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_data_tready,
      I1 => state_reg_n_0,
      I2 => axis_cordic_5_tvalid,
      O => \index[0]_i_1_n_0\
    );
\index[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index_reg(0),
      O => \index[0]_i_3_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[0]_i_2_n_7\,
      Q => index_reg(0)
    );
\index_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \index_reg[0]_i_2_n_0\,
      CO(2) => \index_reg[0]_i_2_n_1\,
      CO(1) => \index_reg[0]_i_2_n_2\,
      CO(0) => \index_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \index_reg[0]_i_2_n_4\,
      O(2) => \index_reg[0]_i_2_n_5\,
      O(1) => \index_reg[0]_i_2_n_6\,
      O(0) => \index_reg[0]_i_2_n_7\,
      S(3 downto 1) => index_reg(3 downto 1),
      S(0) => \index[0]_i_3_n_0\
    );
\index_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[8]_i_1_n_5\,
      Q => index_reg(10)
    );
\index_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[8]_i_1_n_4\,
      Q => index_reg(11)
    );
\index_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[0]_i_2_n_6\,
      Q => index_reg(1)
    );
\index_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[0]_i_2_n_5\,
      Q => index_reg(2)
    );
\index_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[0]_i_2_n_4\,
      Q => index_reg(3)
    );
\index_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[4]_i_1_n_7\,
      Q => index_reg(4)
    );
\index_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[0]_i_2_n_0\,
      CO(3) => \index_reg[4]_i_1_n_0\,
      CO(2) => \index_reg[4]_i_1_n_1\,
      CO(1) => \index_reg[4]_i_1_n_2\,
      CO(0) => \index_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[4]_i_1_n_4\,
      O(2) => \index_reg[4]_i_1_n_5\,
      O(1) => \index_reg[4]_i_1_n_6\,
      O(0) => \index_reg[4]_i_1_n_7\,
      S(3 downto 0) => index_reg(7 downto 4)
    );
\index_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[4]_i_1_n_6\,
      Q => index_reg(5)
    );
\index_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[4]_i_1_n_5\,
      Q => index_reg(6)
    );
\index_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[4]_i_1_n_4\,
      Q => index_reg(7)
    );
\index_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[8]_i_1_n_7\,
      Q => index_reg(8)
    );
\index_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \index_reg[4]_i_1_n_0\,
      CO(3) => \NLW_index_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \index_reg[8]_i_1_n_1\,
      CO(1) => \index_reg[8]_i_1_n_2\,
      CO(0) => \index_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \index_reg[8]_i_1_n_4\,
      O(2) => \index_reg[8]_i_1_n_5\,
      O(1) => \index_reg[8]_i_1_n_6\,
      O(0) => \index_reg[8]_i_1_n_7\,
      S(3 downto 0) => index_reg(11 downto 8)
    );
\index_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \index[0]_i_1_n_0\,
      CLR => \^aresetn_0\,
      D => \index_reg[8]_i_1_n_6\,
      Q => index_reg(9)
    );
re_d0_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => re,
      Q => s_axis_data_tvalid
    );
state_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74CCCCCC"
    )
        port map (
      I0 => s_axis_data_tready,
      I1 => state_reg_n_0,
      I2 => axis_cordic_5_tvalid,
      I3 => state_i_2_n_0,
      I4 => state_i_3_n_0,
      O => state_i_1_n_0
    );
state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => index_reg(8),
      I1 => index_reg(9),
      I2 => index_reg(6),
      I3 => index_reg(7),
      I4 => index_reg(11),
      I5 => index_reg(10),
      O => state_i_2_n_0
    );
state_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => index_reg(2),
      I1 => index_reg(3),
      I2 => index_reg(0),
      I3 => index_reg(1),
      I4 => index_reg(5),
      I5 => index_reg(4),
      O => state_i_3_n_0
    );
state_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => \^aresetn_0\,
      D => state_i_1_n_0,
      Q => state_reg_n_0
    );
weight_bram_inst0: component eko_bd_pl_cross_0_1_weight_bram_0
     port map (
      addra(11 downto 0) => index_reg(11 downto 0),
      addrb(11 downto 0) => index_reg(11 downto 0),
      clka => aclk,
      clkb => aclk,
      dina(71) => delay_s_axis_data_tdata(47),
      dina(70) => delay_s_axis_data_tdata(47),
      dina(69) => delay_s_axis_data_tdata(47),
      dina(68 downto 48) => delay_s_axis_data_tdata(47 downto 27),
      dina(47) => delay_s_axis_data_tdata(23),
      dina(46) => delay_s_axis_data_tdata(23),
      dina(45) => delay_s_axis_data_tdata(23),
      dina(44 downto 24) => delay_s_axis_data_tdata(23 downto 3),
      dina(23 downto 0) => axis_cordic_5_tdata(23 downto 0),
      doutb(71 downto 24) => s_axis_data_tdata(71 downto 24),
      doutb(23 downto 0) => weight_bram_0_dout(23 downto 0),
      ena => weight_bram_inst0_i_1_n_0,
      enb => re,
      wea(0) => weight_bram_inst0_i_1_n_0
    );
weight_bram_inst0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_cordic_5_tvalid,
      I1 => state_reg_n_0,
      O => weight_bram_inst0_i_1_n_0
    );
weight_bram_inst0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state_reg_n_0,
      I1 => s_axis_data_tready,
      O => re
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_filterx_0 is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_data_tready : in STD_LOGIC;
    m_axis_data_tvalid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_filterx_0 : entity is "filterx_0";
end eko_bd_pl_cross_0_1_filterx_0;

architecture STRUCTURE of eko_bd_pl_cross_0_1_filterx_0 is
  component eko_bd_pl_cross_0_1_broadcaster_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_broadcaster_1;
  component eko_bd_pl_cross_0_1_combiner_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_combiner_1;
  signal \axis_broadcast_1_tdata[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_broadcast_1_tdata[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_broadcast_1_tdata[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_broadcast_1_tdata[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_broadcast_1_tready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_broadcast_1_tvalid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \axis_fc_tdata[0]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_fc_tdata[1]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_fc_tdata[2]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_fc_tdata[3]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_fc_tready : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axis_fc_tvalid : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute x_core_info : string;
  attribute x_core_info of broadcaster_1_inst0 : label is "top_broadcaster_1,Vivado 2023.2";
  attribute x_core_info of combiner_1_inst0 : label is "axis_combiner_v1_1_27_top,Vivado 2023.2";
begin
broadcaster_1_inst0: component eko_bd_pl_cross_0_1_broadcaster_1
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(63 downto 48) => \axis_broadcast_1_tdata[3]_3\(15 downto 0),
      m_axis_tdata(47 downto 32) => \axis_broadcast_1_tdata[2]_2\(15 downto 0),
      m_axis_tdata(31 downto 16) => \axis_broadcast_1_tdata[1]_1\(15 downto 0),
      m_axis_tdata(15 downto 0) => \axis_broadcast_1_tdata[0]_0\(15 downto 0),
      m_axis_tready(3 downto 0) => axis_broadcast_1_tready(3 downto 0),
      m_axis_tvalid(3 downto 0) => axis_broadcast_1_tvalid(3 downto 0),
      s_axis_tdata(63 downto 0) => Q(63 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
combiner_1_inst0: component eko_bd_pl_cross_0_1_combiner_1
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tready => s_axis_data_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(63 downto 48) => \axis_fc_tdata[3]_7\(15 downto 0),
      s_axis_tdata(47 downto 32) => \axis_fc_tdata[2]_6\(15 downto 0),
      s_axis_tdata(31 downto 16) => \axis_fc_tdata[1]_5\(15 downto 0),
      s_axis_tdata(15 downto 0) => \axis_fc_tdata[0]_4\(15 downto 0),
      s_axis_tready(3 downto 0) => axis_fc_tready(3 downto 0),
      s_axis_tvalid(3 downto 0) => axis_fc_tvalid(3 downto 0)
    );
nonblock_fir_cic_0_inst0: entity work.\eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__1\
     port map (
      Q(15 downto 0) => \axis_fc_tdata[0]_4\(15 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      \m_axis_data_tdata_reg[15]_0\ => m_axis_data_tvalid_reg,
      m_axis_tdata(15 downto 0) => \axis_broadcast_1_tdata[0]_0\(15 downto 0),
      m_axis_tvalid(0) => axis_broadcast_1_tvalid(0),
      s_axis_data_tready => axis_broadcast_1_tready(0),
      s_axis_tready(0) => axis_fc_tready(0),
      s_axis_tvalid(0) => axis_fc_tvalid(0)
    );
nonblock_fir_cic_0_inst1: entity work.\eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__2\
     port map (
      Q(15 downto 0) => \axis_fc_tdata[1]_5\(15 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tvalid_reg_0 => m_axis_data_tvalid_reg,
      m_axis_tdata(15 downto 0) => \axis_broadcast_1_tdata[1]_1\(15 downto 0),
      m_axis_tvalid(0) => axis_broadcast_1_tvalid(1),
      s_axis_data_tready => axis_broadcast_1_tready(1),
      s_axis_tready(0) => axis_fc_tready(1),
      s_axis_tvalid(0) => axis_fc_tvalid(1)
    );
nonblock_fir_cic_0_inst2: entity work.\eko_bd_pl_cross_0_1_nonblock_fir_cic_0__xdcDup__3\
     port map (
      Q(15 downto 0) => \axis_fc_tdata[2]_6\(15 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      \m_axis_data_tdata_reg[15]_0\ => m_axis_data_tvalid_reg,
      m_axis_tdata(15 downto 0) => \axis_broadcast_1_tdata[2]_2\(15 downto 0),
      m_axis_tvalid(0) => axis_broadcast_1_tvalid(2),
      s_axis_data_tready => axis_broadcast_1_tready(2),
      s_axis_tready(0) => axis_fc_tready(2),
      s_axis_tvalid(0) => axis_fc_tvalid(2)
    );
nonblock_fir_cic_0_inst3: entity work.eko_bd_pl_cross_0_1_nonblock_fir_cic_0
     port map (
      Q(15 downto 0) => \axis_fc_tdata[3]_7\(15 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tvalid_reg_0 => m_axis_data_tvalid_reg,
      m_axis_tdata(15 downto 0) => \axis_broadcast_1_tdata[3]_3\(15 downto 0),
      m_axis_tvalid(0) => axis_broadcast_1_tvalid(3),
      s_axis_data_tready => axis_broadcast_1_tready(3),
      s_axis_tready(0) => axis_fc_tready(3),
      s_axis_tvalid(0) => axis_fc_tvalid(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_normalize_2 is
  port (
    s_axis_cartesian_tready : out STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \shift_reg_reg[33][3]\ : in STD_LOGIC;
    \shift_reg_reg[33][3]_0\ : in STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_normalize_2 : entity is "normalize_2";
end eko_bd_pl_cross_0_1_normalize_2;

architecture STRUCTURE of eko_bd_pl_cross_0_1_normalize_2 is
  signal axis_weight_0_tdata : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal axis_weight_0_tready : STD_LOGIC;
  signal axis_weight_0_tvalid : STD_LOGIC;
begin
wapply_0_inst0: entity work.eko_bd_pl_cross_0_1_wapply_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(31 downto 0) => m_axis_data_tdata(31 downto 0),
      m_axis_data_tready => m_axis_data_tready,
      m_axis_data_tvalid => m_axis_data_tvalid,
      s_axis_data_tdata(71 downto 0) => axis_weight_0_tdata(71 downto 0),
      s_axis_data_tready => axis_weight_0_tready,
      s_axis_data_tvalid => axis_weight_0_tvalid
    );
weight_0_inst0: entity work.eko_bd_pl_cross_0_1_weight_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(47 downto 0) => m_axis_dout_tdata(47 downto 0),
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_cartesian_tready => s_axis_cartesian_tready,
      s_axis_data_tdata(71 downto 0) => axis_weight_0_tdata(71 downto 0),
      s_axis_data_tready => axis_weight_0_tready,
      s_axis_data_tvalid => axis_weight_0_tvalid,
      \shift_reg_reg[33][3]\ => \shift_reg_reg[33][3]\,
      \shift_reg_reg[33][3]_0\ => \shift_reg_reg[33][3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_normalize_2__xdcDup__1\ is
  port (
    s_axis_cartesian_tready : out STD_LOGIC;
    aresetn_0 : out STD_LOGIC;
    shift_reg_reg_c_31 : out STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tvalid : in STD_LOGIC;
    m_axis_dout_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_data_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_normalize_2__xdcDup__1\ : entity is "normalize_2";
end \eko_bd_pl_cross_0_1_normalize_2__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_normalize_2__xdcDup__1\ is
  signal axis_weight_0_tdata : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal axis_weight_0_tready : STD_LOGIC;
  signal axis_weight_0_tvalid : STD_LOGIC;
begin
wapply_0_inst0: entity work.\eko_bd_pl_cross_0_1_wapply_0__xdcDup__1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(31 downto 0) => m_axis_data_tdata(31 downto 0),
      m_axis_data_tready => m_axis_data_tready,
      m_axis_data_tvalid => m_axis_data_tvalid,
      s_axis_data_tdata(71 downto 0) => axis_weight_0_tdata(71 downto 0),
      s_axis_data_tready => axis_weight_0_tready,
      s_axis_data_tvalid => axis_weight_0_tvalid
    );
weight_0_inst0: entity work.\eko_bd_pl_cross_0_1_weight_0__xdcDup__1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => aresetn_0,
      m_axis_dout_tdata(47 downto 0) => m_axis_dout_tdata(47 downto 0),
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_cartesian_tready => s_axis_cartesian_tready,
      s_axis_data_tdata(71 downto 0) => axis_weight_0_tdata(71 downto 0),
      s_axis_data_tready => axis_weight_0_tready,
      s_axis_data_tvalid => axis_weight_0_tvalid,
      shift_reg_reg_c_31 => shift_reg_reg_c_31
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_gcc_phat_core is
  port (
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_data_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_reg_reg[33][3]\ : in STD_LOGIC;
    \shift_reg_reg[33][3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_gcc_phat_core : entity is "gcc_phat_core";
end eko_bd_pl_cross_0_1_gcc_phat_core;

architecture STRUCTURE of eko_bd_pl_cross_0_1_gcc_phat_core is
  component xfft_1_HD15 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    event_data_in_channel_halt : out STD_LOGIC;
    event_data_out_channel_halt : out STD_LOGIC;
    event_frame_started : out STD_LOGIC;
    event_status_channel_halt : out STD_LOGIC;
    event_tlast_missing : out STD_LOGIC;
    event_tlast_unexpected : out STD_LOGIC;
    m_axis_data_tlast : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    s_axis_config_tready : out STD_LOGIC;
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_data_tlast : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component xfft_1_HD15;
  component xfft_2_HD16 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    event_data_in_channel_halt : out STD_LOGIC;
    event_data_out_channel_halt : out STD_LOGIC;
    event_frame_started : out STD_LOGIC;
    event_status_channel_halt : out STD_LOGIC;
    event_tlast_missing : out STD_LOGIC;
    event_tlast_unexpected : out STD_LOGIC;
    m_axis_data_tlast : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tvalid : out STD_LOGIC;
    s_axis_config_tready : out STD_LOGIC;
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_data_tlast : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tvalid : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 55 downto 0 );
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component xfft_2_HD16;
  signal axis_multiply_1_tdata : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal axis_multiply_1_tready : STD_LOGIC;
  signal axis_multiply_1_tvalid : STD_LOGIC;
  signal axis_normalize_2_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_normalize_2_tready : STD_LOGIC;
  signal axis_normalize_2_tvalid : STD_LOGIC;
  signal axis_xfft_1_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_xfft_1_tready : STD_LOGIC;
  signal axis_xfft_1_tvalid : STD_LOGIC;
  signal axis_xfft_2_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_xfft_2_tready : STD_LOGIC;
  signal axis_xfft_2_tvalid : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_data_in_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_data_out_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_frame_started_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_status_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_tlast_missing_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_tlast_unexpected_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_m_axis_data_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_s_axis_config_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_data_in_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_data_out_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_frame_started_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_status_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_tlast_missing_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_tlast_unexpected_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_m_axis_data_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_s_axis_config_tready_UNCONNECTED : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of xfft_1_inst0 : label is "xfft_v9_1_10,Vivado 2023.2";
  attribute x_core_info of xfft_2_inst0 : label is "xfft_v9_1_10,Vivado 2023.2";
begin
magnitude_0_inst0: entity work.eko_bd_pl_cross_0_1_magnitude_0
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(31 downto 0) => axis_xfft_1_tdata(31 downto 0),
      m_axis_data_tvalid => axis_xfft_1_tvalid,
      m_axis_dout_tdata(15 downto 0) => m_axis_dout_tdata(15 downto 0),
      m_axis_dout_tready => m_axis_dout_tready,
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_cartesian_tready => axis_xfft_1_tready
    );
multiply_1_inst0: entity work.eko_bd_pl_cross_0_1_multiply_1
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(63 downto 0) => axis_xfft_2_tdata(63 downto 0),
      m_axis_data_tvalid => axis_xfft_2_tvalid,
      m_axis_dout_tdata(47 downto 0) => axis_multiply_1_tdata(47 downto 0),
      m_axis_dout_tvalid => axis_multiply_1_tvalid,
      random_reg_0 => \shift_reg_reg[33][3]\,
      s_axis_cartesian_tready => axis_multiply_1_tready,
      s_axis_tready => axis_xfft_2_tready
    );
normalize_2_inst0: entity work.eko_bd_pl_cross_0_1_normalize_2
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(31 downto 0) => axis_normalize_2_tdata(31 downto 0),
      m_axis_data_tready => axis_normalize_2_tready,
      m_axis_data_tvalid => axis_normalize_2_tvalid,
      m_axis_dout_tdata(47 downto 0) => axis_multiply_1_tdata(47 downto 0),
      m_axis_dout_tvalid => axis_multiply_1_tvalid,
      s_axis_cartesian_tready => axis_multiply_1_tready,
      \shift_reg_reg[33][3]\ => \shift_reg_reg[33][3]\,
      \shift_reg_reg[33][3]_0\ => \shift_reg_reg[33][3]_0\
    );
xfft_1_inst0: component xfft_1_HD15
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_data_in_channel_halt => NLW_xfft_1_inst0_event_data_in_channel_halt_UNCONNECTED,
      event_data_out_channel_halt => NLW_xfft_1_inst0_event_data_out_channel_halt_UNCONNECTED,
      event_frame_started => NLW_xfft_1_inst0_event_frame_started_UNCONNECTED,
      event_status_channel_halt => NLW_xfft_1_inst0_event_status_channel_halt_UNCONNECTED,
      event_tlast_missing => NLW_xfft_1_inst0_event_tlast_missing_UNCONNECTED,
      event_tlast_unexpected => NLW_xfft_1_inst0_event_tlast_unexpected_UNCONNECTED,
      m_axis_data_tdata(31 downto 0) => axis_xfft_1_tdata(31 downto 0),
      m_axis_data_tlast => NLW_xfft_1_inst0_m_axis_data_tlast_UNCONNECTED,
      m_axis_data_tready => axis_xfft_1_tready,
      m_axis_data_tvalid => axis_xfft_1_tvalid,
      s_axis_config_tdata(31 downto 0) => B"00000000001010101010101010101010",
      s_axis_config_tready => NLW_xfft_1_inst0_s_axis_config_tready_UNCONNECTED,
      s_axis_config_tvalid => '1',
      s_axis_data_tdata(31 downto 0) => axis_normalize_2_tdata(31 downto 0),
      s_axis_data_tlast => '0',
      s_axis_data_tready => axis_normalize_2_tready,
      s_axis_data_tvalid => axis_normalize_2_tvalid
    );
xfft_2_inst0: component xfft_2_HD16
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_data_in_channel_halt => NLW_xfft_2_inst0_event_data_in_channel_halt_UNCONNECTED,
      event_data_out_channel_halt => NLW_xfft_2_inst0_event_data_out_channel_halt_UNCONNECTED,
      event_frame_started => NLW_xfft_2_inst0_event_frame_started_UNCONNECTED,
      event_status_channel_halt => NLW_xfft_2_inst0_event_status_channel_halt_UNCONNECTED,
      event_tlast_missing => NLW_xfft_2_inst0_event_tlast_missing_UNCONNECTED,
      event_tlast_unexpected => NLW_xfft_2_inst0_event_tlast_unexpected_UNCONNECTED,
      m_axis_data_tdata(63 downto 0) => axis_xfft_2_tdata(63 downto 0),
      m_axis_data_tlast => NLW_xfft_2_inst0_m_axis_data_tlast_UNCONNECTED,
      m_axis_data_tready => axis_xfft_2_tready,
      m_axis_data_tvalid => axis_xfft_2_tvalid,
      s_axis_config_tdata(55 downto 0) => B"00000000000000000001010101010100000000000001010101010111",
      s_axis_config_tready => NLW_xfft_2_inst0_s_axis_config_tready_UNCONNECTED,
      s_axis_config_tvalid => '1',
      s_axis_data_tdata(63 downto 48) => B"0000000000000000",
      s_axis_data_tdata(47 downto 32) => m_axis_tdata(31 downto 16),
      s_axis_data_tdata(31 downto 16) => B"0000000000000000",
      s_axis_data_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      s_axis_data_tlast => '0',
      s_axis_data_tready => s_axis_data_tready,
      s_axis_data_tvalid => m_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \eko_bd_pl_cross_0_1_gcc_phat_core__xdcDup__1\ is
  port (
    m_axis_dout_tvalid : out STD_LOGIC;
    m_axis_dout_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_data_tready : out STD_LOGIC;
    aresetn_0 : out STD_LOGIC;
    shift_reg_reg_c_31 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_dout_tready : in STD_LOGIC;
    m_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \eko_bd_pl_cross_0_1_gcc_phat_core__xdcDup__1\ : entity is "gcc_phat_core";
end \eko_bd_pl_cross_0_1_gcc_phat_core__xdcDup__1\;

architecture STRUCTURE of \eko_bd_pl_cross_0_1_gcc_phat_core__xdcDup__1\ is
  component eko_bd_pl_cross_0_1_xfft_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_config_tready : out STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tlast : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tlast : out STD_LOGIC;
    event_frame_started : out STD_LOGIC;
    event_tlast_unexpected : out STD_LOGIC;
    event_tlast_missing : out STD_LOGIC;
    event_status_channel_halt : out STD_LOGIC;
    event_data_in_channel_halt : out STD_LOGIC;
    event_data_out_channel_halt : out STD_LOGIC
  );
  end component eko_bd_pl_cross_0_1_xfft_1;
  component eko_bd_pl_cross_0_1_xfft_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_config_tdata : in STD_LOGIC_VECTOR ( 55 downto 0 );
    s_axis_config_tvalid : in STD_LOGIC;
    s_axis_config_tready : out STD_LOGIC;
    s_axis_data_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_data_tvalid : in STD_LOGIC;
    s_axis_data_tready : out STD_LOGIC;
    s_axis_data_tlast : in STD_LOGIC;
    m_axis_data_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_data_tvalid : out STD_LOGIC;
    m_axis_data_tready : in STD_LOGIC;
    m_axis_data_tlast : out STD_LOGIC;
    event_frame_started : out STD_LOGIC;
    event_tlast_unexpected : out STD_LOGIC;
    event_tlast_missing : out STD_LOGIC;
    event_status_channel_halt : out STD_LOGIC;
    event_data_in_channel_halt : out STD_LOGIC;
    event_data_out_channel_halt : out STD_LOGIC
  );
  end component eko_bd_pl_cross_0_1_xfft_2;
  signal \^aresetn_0\ : STD_LOGIC;
  signal axis_multiply_1_tdata : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal axis_multiply_1_tready : STD_LOGIC;
  signal axis_multiply_1_tvalid : STD_LOGIC;
  signal axis_normalize_2_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_normalize_2_tready : STD_LOGIC;
  signal axis_normalize_2_tvalid : STD_LOGIC;
  signal axis_xfft_1_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_xfft_1_tready : STD_LOGIC;
  signal axis_xfft_1_tvalid : STD_LOGIC;
  signal axis_xfft_2_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_xfft_2_tready : STD_LOGIC;
  signal axis_xfft_2_tvalid : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_data_in_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_data_out_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_frame_started_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_status_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_tlast_missing_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_event_tlast_unexpected_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_m_axis_data_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_1_inst0_s_axis_config_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_data_in_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_data_out_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_frame_started_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_status_channel_halt_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_tlast_missing_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_event_tlast_unexpected_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_m_axis_data_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_xfft_2_inst0_s_axis_config_tready_UNCONNECTED : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of xfft_1_inst0 : label is "xfft_v9_1_10,Vivado 2023.2";
  attribute x_core_info of xfft_2_inst0 : label is "xfft_v9_1_10,Vivado 2023.2";
begin
  aresetn_0 <= \^aresetn_0\;
magnitude_0_inst0: entity work.\eko_bd_pl_cross_0_1_magnitude_0__xdcDup__1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(31 downto 0) => axis_xfft_1_tdata(31 downto 0),
      m_axis_data_tvalid => axis_xfft_1_tvalid,
      m_axis_dout_tdata(15 downto 0) => m_axis_dout_tdata(15 downto 0),
      m_axis_dout_tready => m_axis_dout_tready,
      m_axis_dout_tvalid => m_axis_dout_tvalid,
      s_axis_cartesian_tready => axis_xfft_1_tready
    );
multiply_1_inst0: entity work.\eko_bd_pl_cross_0_1_multiply_1__xdcDup__1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(63 downto 0) => axis_xfft_2_tdata(63 downto 0),
      m_axis_data_tvalid => axis_xfft_2_tvalid,
      m_axis_dout_tdata(47 downto 0) => axis_multiply_1_tdata(47 downto 0),
      m_axis_dout_tvalid => axis_multiply_1_tvalid,
      random_reg_0 => \^aresetn_0\,
      s_axis_cartesian_tready => axis_multiply_1_tready,
      s_axis_tready => axis_xfft_2_tready
    );
normalize_2_inst0: entity work.\eko_bd_pl_cross_0_1_normalize_2__xdcDup__1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => \^aresetn_0\,
      m_axis_data_tdata(31 downto 0) => axis_normalize_2_tdata(31 downto 0),
      m_axis_data_tready => axis_normalize_2_tready,
      m_axis_data_tvalid => axis_normalize_2_tvalid,
      m_axis_dout_tdata(47 downto 0) => axis_multiply_1_tdata(47 downto 0),
      m_axis_dout_tvalid => axis_multiply_1_tvalid,
      s_axis_cartesian_tready => axis_multiply_1_tready,
      shift_reg_reg_c_31 => shift_reg_reg_c_31
    );
xfft_1_inst0: component eko_bd_pl_cross_0_1_xfft_1
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_data_in_channel_halt => NLW_xfft_1_inst0_event_data_in_channel_halt_UNCONNECTED,
      event_data_out_channel_halt => NLW_xfft_1_inst0_event_data_out_channel_halt_UNCONNECTED,
      event_frame_started => NLW_xfft_1_inst0_event_frame_started_UNCONNECTED,
      event_status_channel_halt => NLW_xfft_1_inst0_event_status_channel_halt_UNCONNECTED,
      event_tlast_missing => NLW_xfft_1_inst0_event_tlast_missing_UNCONNECTED,
      event_tlast_unexpected => NLW_xfft_1_inst0_event_tlast_unexpected_UNCONNECTED,
      m_axis_data_tdata(31 downto 0) => axis_xfft_1_tdata(31 downto 0),
      m_axis_data_tlast => NLW_xfft_1_inst0_m_axis_data_tlast_UNCONNECTED,
      m_axis_data_tready => axis_xfft_1_tready,
      m_axis_data_tvalid => axis_xfft_1_tvalid,
      s_axis_config_tdata(31 downto 0) => B"00000000001010101010101010101010",
      s_axis_config_tready => NLW_xfft_1_inst0_s_axis_config_tready_UNCONNECTED,
      s_axis_config_tvalid => '1',
      s_axis_data_tdata(31 downto 0) => axis_normalize_2_tdata(31 downto 0),
      s_axis_data_tlast => '0',
      s_axis_data_tready => axis_normalize_2_tready,
      s_axis_data_tvalid => axis_normalize_2_tvalid
    );
xfft_2_inst0: component eko_bd_pl_cross_0_1_xfft_2
     port map (
      aclk => aclk,
      aresetn => aresetn,
      event_data_in_channel_halt => NLW_xfft_2_inst0_event_data_in_channel_halt_UNCONNECTED,
      event_data_out_channel_halt => NLW_xfft_2_inst0_event_data_out_channel_halt_UNCONNECTED,
      event_frame_started => NLW_xfft_2_inst0_event_frame_started_UNCONNECTED,
      event_status_channel_halt => NLW_xfft_2_inst0_event_status_channel_halt_UNCONNECTED,
      event_tlast_missing => NLW_xfft_2_inst0_event_tlast_missing_UNCONNECTED,
      event_tlast_unexpected => NLW_xfft_2_inst0_event_tlast_unexpected_UNCONNECTED,
      m_axis_data_tdata(63 downto 0) => axis_xfft_2_tdata(63 downto 0),
      m_axis_data_tlast => NLW_xfft_2_inst0_m_axis_data_tlast_UNCONNECTED,
      m_axis_data_tready => axis_xfft_2_tready,
      m_axis_data_tvalid => axis_xfft_2_tvalid,
      s_axis_config_tdata(55 downto 0) => B"00000000000000000001010101010100000000000001010101010111",
      s_axis_config_tready => NLW_xfft_2_inst0_s_axis_config_tready_UNCONNECTED,
      s_axis_config_tvalid => '1',
      s_axis_data_tdata(63 downto 48) => B"0000000000000000",
      s_axis_data_tdata(47 downto 32) => m_axis_tdata(31 downto 16),
      s_axis_data_tdata(31 downto 16) => B"0000000000000000",
      s_axis_data_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      s_axis_data_tlast => '0',
      s_axis_data_tready => s_axis_data_tready,
      s_axis_data_tvalid => m_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_cross_gcc_phat is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_in_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_in_tvalid : in STD_LOGIC;
    s_axis_in_tready : out STD_LOGIC;
    m_axis_out_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_out_tvalid : out STD_LOGIC;
    m_axis_out_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_cross_gcc_phat : entity is "cross_gcc_phat";
end eko_bd_pl_cross_0_1_cross_gcc_phat;

architecture STRUCTURE of eko_bd_pl_cross_0_1_cross_gcc_phat is
  component eko_bd_pl_cross_0_1_broadcaster_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_broadcaster_2;
  component eko_bd_pl_cross_0_1_combiner_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_combiner_2;
  signal \axis_broadcaster_2_tdata[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axis_broadcaster_2_tdata[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_broadcaster_2_tready : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axis_broadcaster_2_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axis_gcc_phat_core_tdata[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_gcc_phat_core_tdata[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_gcc_phat_core_tready_0 : STD_LOGIC;
  signal axis_gcc_phat_core_tready_1 : STD_LOGIC;
  signal axis_gcc_phat_core_tvalid_0 : STD_LOGIC;
  signal axis_gcc_phat_core_tvalid_1 : STD_LOGIC;
  signal \axis_roi_tdata[0]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \axis_roi_tdata[1]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axis_roi_tready : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gcc_phat_core_inst0_n_18 : STD_LOGIC;
  signal gcc_phat_core_inst0_n_19 : STD_LOGIC;
  signal roi_inst0_n_16 : STD_LOGIC;
  signal roi_inst1_n_16 : STD_LOGIC;
  attribute x_core_info : string;
  attribute x_core_info of broadcaster_2_inst0 : label is "top_broadcaster_2,Vivado 2023.2";
  attribute x_core_info of combiner_2_inst0 : label is "axis_combiner_v1_1_27_top,Vivado 2023.2";
begin
broadcaster_2_inst0: component eko_bd_pl_cross_0_1_broadcaster_2
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(63 downto 32) => \axis_broadcaster_2_tdata[1]\(31 downto 0),
      m_axis_tdata(31 downto 0) => \axis_broadcaster_2_tdata[0]\(31 downto 0),
      m_axis_tready(1 downto 0) => axis_broadcaster_2_tready(1 downto 0),
      m_axis_tvalid(1 downto 0) => axis_broadcaster_2_tvalid(1 downto 0),
      s_axis_tdata(63 downto 0) => s_axis_in_tdata(63 downto 0),
      s_axis_tready => s_axis_in_tready,
      s_axis_tvalid => s_axis_in_tvalid
    );
combiner_2_inst0: component eko_bd_pl_cross_0_1_combiner_2
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(31 downto 0) => m_axis_out_tdata(31 downto 0),
      m_axis_tready => m_axis_out_tready,
      m_axis_tvalid => m_axis_out_tvalid,
      s_axis_tdata(31 downto 16) => \axis_roi_tdata[1]\(15 downto 0),
      s_axis_tdata(15 downto 0) => \axis_roi_tdata[0]\(15 downto 0),
      s_axis_tready(1 downto 0) => axis_roi_tready(1 downto 0),
      s_axis_tvalid(1) => roi_inst1_n_16,
      s_axis_tvalid(0) => roi_inst0_n_16
    );
gcc_phat_core_inst0: entity work.\eko_bd_pl_cross_0_1_gcc_phat_core__xdcDup__1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => gcc_phat_core_inst0_n_18,
      m_axis_dout_tdata(15 downto 0) => \axis_gcc_phat_core_tdata[0]\(15 downto 0),
      m_axis_dout_tready => axis_gcc_phat_core_tready_0,
      m_axis_dout_tvalid => axis_gcc_phat_core_tvalid_0,
      m_axis_tdata(31 downto 0) => \axis_broadcaster_2_tdata[0]\(31 downto 0),
      m_axis_tvalid(0) => axis_broadcaster_2_tvalid(0),
      s_axis_data_tready => axis_broadcaster_2_tready(0),
      shift_reg_reg_c_31 => gcc_phat_core_inst0_n_19
    );
gcc_phat_core_inst1: entity work.eko_bd_pl_cross_0_1_gcc_phat_core
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_dout_tdata(15 downto 0) => \axis_gcc_phat_core_tdata[1]\(15 downto 0),
      m_axis_dout_tready => axis_gcc_phat_core_tready_1,
      m_axis_dout_tvalid => axis_gcc_phat_core_tvalid_1,
      m_axis_tdata(31 downto 0) => \axis_broadcaster_2_tdata[1]\(31 downto 0),
      m_axis_tvalid(0) => axis_broadcaster_2_tvalid(1),
      s_axis_data_tready => axis_broadcaster_2_tready(1),
      \shift_reg_reg[33][3]\ => gcc_phat_core_inst0_n_18,
      \shift_reg_reg[33][3]_0\ => gcc_phat_core_inst0_n_19
    );
roi_inst0: entity work.\eko_bd_pl_cross_0_1_roi__xdcDup__1\
     port map (
      aclk => aclk,
      \addr_reg[0]_0\ => gcc_phat_core_inst0_n_18,
      doutb(15 downto 0) => \axis_roi_tdata[0]\(15 downto 0),
      m_axis_dout_tdata(15 downto 0) => \axis_gcc_phat_core_tdata[0]\(15 downto 0),
      m_axis_dout_tready => axis_gcc_phat_core_tready_0,
      m_axis_dout_tvalid => axis_gcc_phat_core_tvalid_0,
      s_axis_tready(0) => axis_roi_tready(0),
      state_reg_0 => roi_inst0_n_16
    );
roi_inst1: entity work.eko_bd_pl_cross_0_1_roi
     port map (
      aclk => aclk,
      doutb(15 downto 0) => \axis_roi_tdata[1]\(15 downto 0),
      m_axis_dout_tdata(15 downto 0) => \axis_gcc_phat_core_tdata[1]\(15 downto 0),
      m_axis_dout_tready => axis_gcc_phat_core_tready_1,
      m_axis_dout_tvalid => axis_gcc_phat_core_tvalid_1,
      s_axis_tready(0) => axis_roi_tready(1),
      state_reg_0 => roi_inst1_n_16,
      state_reg_1 => gcc_phat_core_inst0_n_18
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1_pl_cross is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    bram_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_clk : out STD_LOGIC;
    bram_wrdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_en : out STD_LOGIC;
    bram_rst : out STD_LOGIC;
    bram_we : out STD_LOGIC_VECTOR ( 3 downto 0 );
    intr0 : out STD_LOGIC;
    i2s_din_mic0 : in STD_LOGIC;
    i2s_din_mic1 : in STD_LOGIC;
    i2s_din_mic2 : in STD_LOGIC;
    i2s_din_mic3 : in STD_LOGIC;
    i2s_lrclk : out STD_LOGIC;
    i2s_bclk : out STD_LOGIC;
    led0 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of eko_bd_pl_cross_0_1_pl_cross : entity is "pl_cross";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of eko_bd_pl_cross_0_1_pl_cross : entity is "soft";
end eko_bd_pl_cross_0_1_pl_cross;

architecture STRUCTURE of eko_bd_pl_cross_0_1_pl_cross is
  component eko_bd_pl_cross_0_1_ila_i2s_0 is
  port (
    clk : in STD_LOGIC;
    probe0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    probe5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    probe7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    probe8 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component eko_bd_pl_cross_0_1_ila_i2s_0;
  signal axis_filterx_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_filterx_tready : STD_LOGIC;
  signal axis_filterx_tvalid : STD_LOGIC;
  signal axis_gcc_phat_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of axis_gcc_phat_tdata : signal is std.standard.true;
  signal axis_gcc_phat_tready : STD_LOGIC;
  signal axis_gcc_phat_tvalid : STD_LOGIC;
  attribute MARK_DEBUG of axis_gcc_phat_tvalid : signal is std.standard.true;
  signal axis_i2s_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_i2s_tready : STD_LOGIC;
  signal axis_i2s_tvalid : STD_LOGIC;
  signal axis_upstream_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute MARK_DEBUG of axis_upstream_tdata : signal is std.standard.true;
  signal axis_upstream_tready : STD_LOGIC;
  signal axis_upstream_tvalid : STD_LOGIC;
  signal \^bram_addr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \^bram_addr\ : signal is std.standard.true;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \^bram_addr\ : signal is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of \^bram_addr\ : signal is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  signal \^bram_en\ : STD_LOGIC;
  signal \^bram_we\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal debug_trigger : STD_LOGIC;
  attribute MARK_DEBUG of debug_trigger : signal is std.standard.true;
  signal i2s_recv_cross_inst0_n_0 : STD_LOGIC;
  signal \^led0\ : STD_LOGIC;
  signal s_axis_in_tvalid0 : STD_LOGIC;
  signal threshold_base : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_bram_com_cross_inst0_bram_addr_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CFG_DATA_ADDR : integer;
  attribute CFG_DATA_ADDR of bram_com_cross_inst0 : label is 4000;
  attribute KEEP_HIERARCHY of bram_com_cross_inst0 : label is "soft";
  attribute READ : string;
  attribute READ of bram_com_cross_inst0 : label is "1'b1";
  attribute RECV_LENGTH : string;
  attribute RECV_LENGTH of bram_com_cross_inst0 : label is "10'b0011010000";
  attribute WRITE : string;
  attribute WRITE of bram_com_cross_inst0 : label is "1'b0";
  attribute KEEP_HIERARCHY of cross_gcc_phat_inst0 : label is "soft";
  attribute x_core_info : string;
  attribute x_core_info of ila_i2s_0_inst0 : label is "ila,Vivado 2023.2";
  attribute KEEP_HIERARCHY of vad_upstream_hub_cross_inst_0 : label is "soft";
  attribute LOAD : integer;
  attribute LOAD of vad_upstream_hub_cross_inst_0 : label is 0;
  attribute UNLOAD : integer;
  attribute UNLOAD of vad_upstream_hub_cross_inst_0 : label is 1;
  attribute VAD_FRAME_SHIFT : integer;
  attribute VAD_FRAME_SHIFT of vad_upstream_hub_cross_inst_0 : label is 256;
  attribute VAD_FRAME_SIZE : integer;
  attribute VAD_FRAME_SIZE of vad_upstream_hub_cross_inst_0 : label is 512;
  attribute VAD_START_INDEX : integer;
  attribute VAD_START_INDEX of vad_upstream_hub_cross_inst_0 : label is 5;
  attribute VAD_TRIG_INDEX : integer;
  attribute VAD_TRIG_INDEX of vad_upstream_hub_cross_inst_0 : label is 6;
  attribute VAD_WINDOW_CNT : integer;
  attribute VAD_WINDOW_CNT of vad_upstream_hub_cross_inst_0 : label is 5;
  attribute X_INTERFACE_INFO of bram_clk : signal is "xilinx.com:interface:bram:1.0 bram_rtl CLK";
  attribute X_INTERFACE_INFO of bram_en : signal is "xilinx.com:interface:bram:1.0 bram_rtl EN";
  attribute X_INTERFACE_INFO of bram_rst : signal is "xilinx.com:interface:bram:1.0 bram_rtl RST";
  attribute X_INTERFACE_INFO of intr0 : signal is "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of intr0 : signal is "XIL_INTERFACENAME IRQ, SENSITIVITY EDGE_RISING";
  attribute X_INTERFACE_INFO of bram_addr : signal is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_PARAMETER of bram_addr : signal is "MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of bram_rddata : signal is "xilinx.com:interface:bram:1.0 bram_rtl DOUT";
  attribute X_INTERFACE_INFO of bram_we : signal is "xilinx.com:interface:bram:1.0 bram_rtl WE";
  attribute X_INTERFACE_INFO of bram_wrdata : signal is "xilinx.com:interface:bram:1.0 bram_rtl DIN";
begin
  bram_addr(31 downto 0) <= \^bram_addr\(31 downto 0);
  bram_en <= \^bram_en\;
  bram_we(3 downto 0) <= \^bram_we\(3 downto 0);
  led0 <= \^led0\;
bram_com_cross_inst0: entity work.eko_bd_pl_cross_0_1_bram_com_cross
     port map (
      aclk => aclk,
      aresetn => aresetn,
      bram_addr(31 downto 2) => \^bram_addr\(31 downto 2),
      bram_addr(1 downto 0) => NLW_bram_com_cross_inst0_bram_addr_UNCONNECTED(1 downto 0),
      bram_clk => bram_clk,
      bram_en => \^bram_en\,
      bram_rddata(31 downto 16) => B"0000000000000000",
      bram_rddata(15 downto 0) => bram_rddata(15 downto 0),
      bram_rst => bram_rst,
      bram_we(3 downto 0) => \^bram_we\(3 downto 0),
      bram_wrdata(31 downto 0) => bram_wrdata(31 downto 0),
      intr0 => intr0,
      s_axis_data_tdata(31 downto 0) => axis_gcc_phat_tdata(31 downto 0),
      s_axis_data_tready => axis_gcc_phat_tready,
      s_axis_data_tvalid => axis_gcc_phat_tvalid,
      threshold_base(15 downto 0) => threshold_base(15 downto 0)
    );
cross_gcc_phat_inst0: entity work.eko_bd_pl_cross_0_1_cross_gcc_phat
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_out_tdata(31 downto 0) => axis_gcc_phat_tdata(31 downto 0),
      m_axis_out_tready => axis_gcc_phat_tready,
      m_axis_out_tvalid => axis_gcc_phat_tvalid,
      s_axis_in_tdata(63 downto 0) => axis_upstream_tdata(63 downto 0),
      s_axis_in_tready => axis_upstream_tready,
      s_axis_in_tvalid => s_axis_in_tvalid0
    );
cross_gcc_phat_inst0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => axis_upstream_tvalid,
      I1 => \^led0\,
      O => s_axis_in_tvalid0
    );
debug_trigger_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^bram_we\(1),
      I1 => \^bram_we\(0),
      I2 => \^bram_we\(2),
      I3 => \^bram_we\(3),
      I4 => \^bram_en\,
      O => debug_trigger
    );
filterx_0_inst0: entity work.eko_bd_pl_cross_0_1_filterx_0
     port map (
      Q(63 downto 0) => axis_i2s_tdata(63 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tvalid_reg => i2s_recv_cross_inst0_n_0,
      m_axis_tdata(63 downto 0) => axis_filterx_tdata(63 downto 0),
      m_axis_tvalid => axis_filterx_tvalid,
      s_axis_data_tready => axis_filterx_tready,
      s_axis_tready => axis_i2s_tready,
      s_axis_tvalid => axis_i2s_tvalid
    );
i2s_recv_cross_inst0: entity work.eko_bd_pl_cross_0_1_i2s_recv_cross
     port map (
      D(3) => i2s_din_mic3,
      D(2) => i2s_din_mic2,
      D(1) => i2s_din_mic1,
      D(0) => i2s_din_mic0,
      Q(63 downto 0) => axis_i2s_tdata(63 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      aresetn_0 => i2s_recv_cross_inst0_n_0,
      \out\(1) => i2s_lrclk,
      \out\(0) => i2s_bclk,
      s_axis_tready => axis_i2s_tready,
      s_axis_tvalid => axis_i2s_tvalid
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \^bram_addr\(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \^bram_addr\(0)
    );
ila_i2s_0_inst0: component eko_bd_pl_cross_0_1_ila_i2s_0
     port map (
      clk => aclk,
      probe0(15 downto 0) => axis_upstream_tdata(31 downto 16),
      probe1(15 downto 0) => axis_upstream_tdata(15 downto 0),
      probe2(0) => s_axis_in_tvalid0,
      probe3(15 downto 0) => axis_gcc_phat_tdata(31 downto 16),
      probe4(15 downto 0) => axis_gcc_phat_tdata(15 downto 0),
      probe5(0) => axis_gcc_phat_tvalid,
      probe6(0) => debug_trigger,
      probe7(31 downto 0) => bram_rddata(31 downto 0),
      probe8(31 downto 0) => \^bram_addr\(31 downto 0)
    );
vad_upstream_hub_cross_inst_0: entity work.eko_bd_pl_cross_0_1_vad_upstream_hub_cross
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_data_tdata(63 downto 0) => axis_upstream_tdata(63 downto 0),
      m_axis_data_tready => axis_upstream_tready,
      m_axis_data_tvalid => axis_upstream_tvalid,
      s_axis_data_tdata(63 downto 48) => axis_filterx_tdata(63 downto 48),
      s_axis_data_tdata(47 downto 32) => axis_filterx_tdata(31 downto 16),
      s_axis_data_tdata(31 downto 16) => axis_filterx_tdata(47 downto 32),
      s_axis_data_tdata(15 downto 0) => axis_filterx_tdata(15 downto 0),
      s_axis_data_tready => axis_filterx_tready,
      s_axis_data_tvalid => axis_filterx_tvalid,
      threshold_base(15 downto 0) => threshold_base(15 downto 0),
      vad_result => \^led0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity eko_bd_pl_cross_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    bram_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_clk : out STD_LOGIC;
    bram_wrdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_en : out STD_LOGIC;
    bram_rst : out STD_LOGIC;
    bram_we : out STD_LOGIC_VECTOR ( 3 downto 0 );
    intr0 : out STD_LOGIC;
    i2s_din_mic0 : in STD_LOGIC;
    i2s_din_mic1 : in STD_LOGIC;
    i2s_din_mic2 : in STD_LOGIC;
    i2s_din_mic3 : in STD_LOGIC;
    i2s_lrclk : out STD_LOGIC;
    i2s_bclk : out STD_LOGIC;
    led0 : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of eko_bd_pl_cross_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of eko_bd_pl_cross_0_1 : entity is "eko_bd_pl_cross_0_1,pl_cross,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of eko_bd_pl_cross_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of eko_bd_pl_cross_0_1 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of eko_bd_pl_cross_0_1 : entity is "pl_cross,Vivado 2023.2";
end eko_bd_pl_cross_0_1;

architecture STRUCTURE of eko_bd_pl_cross_0_1 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_RESET aresetn, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN eko_bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of bram_clk : signal is "xilinx.com:interface:bram:1.0 bram_rtl CLK";
  attribute X_INTERFACE_INFO of bram_en : signal is "xilinx.com:interface:bram:1.0 bram_rtl EN";
  attribute X_INTERFACE_INFO of bram_rst : signal is "xilinx.com:interface:bram:1.0 bram_rtl RST";
  attribute X_INTERFACE_INFO of intr0 : signal is "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT";
  attribute X_INTERFACE_PARAMETER of intr0 : signal is "XIL_INTERFACENAME IRQ, SENSITIVITY EDGE_RISING, PortWidth 1";
  attribute X_INTERFACE_INFO of bram_addr : signal is "xilinx.com:interface:bram:1.0 bram_rtl ADDR";
  attribute X_INTERFACE_INFO of bram_rddata : signal is "xilinx.com:interface:bram:1.0 bram_rtl DOUT";
  attribute X_INTERFACE_INFO of bram_we : signal is "xilinx.com:interface:bram:1.0 bram_rtl WE";
  attribute X_INTERFACE_PARAMETER of bram_we : signal is "XIL_INTERFACENAME bram_rtl, MODE Master, MASTER_TYPE BRAM_CTRL, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_WRITE_MODE READ_WRITE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of bram_wrdata : signal is "xilinx.com:interface:bram:1.0 bram_rtl DIN";
begin
inst: entity work.eko_bd_pl_cross_0_1_pl_cross
     port map (
      aclk => aclk,
      aresetn => aresetn,
      bram_addr(31 downto 0) => bram_addr(31 downto 0),
      bram_clk => bram_clk,
      bram_en => bram_en,
      bram_rddata(31 downto 0) => bram_rddata(31 downto 0),
      bram_rst => bram_rst,
      bram_we(3 downto 0) => bram_we(3 downto 0),
      bram_wrdata(31 downto 0) => bram_wrdata(31 downto 0),
      i2s_bclk => i2s_bclk,
      i2s_din_mic0 => i2s_din_mic0,
      i2s_din_mic1 => i2s_din_mic1,
      i2s_din_mic2 => i2s_din_mic2,
      i2s_din_mic3 => i2s_din_mic3,
      i2s_lrclk => i2s_lrclk,
      intr0 => intr0,
      led0 => led0
    );
end STRUCTURE;
