Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 11 18:31:35 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |            9 |
| Yes          | No                    | No                     |             193 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             202 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                          Enable Signal                         |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  debugger/M_config_scan_TCK  | debugger/config_fifo/ram/M_ram_write_en                        |                                    |                1 |              2 |         2.00 |
|  debugger/M_capture_scan_TCK |                                                                |                                    |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG               |                                                                | reset_cond/M_reset_cond_in         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG               |                                                                | debugger/M_info_scan_RESET         |                1 |              4 |         4.00 |
|  M_data_scan_TCK             | debugger/M_offset_q[5]_i_2_n_0                                 | debugger/M_offset_q[5]_i_1_n_0     |                2 |              6 |         3.00 |
|  M_info_scan_TCK             | debugger/M_status_q[36]_i_2_n_0                                |                                    |                2 |              6 |         3.00 |
|  M_data_scan_TCK             | debugger/M_raddr_q0                                            | debugger/M_raddr_q[7]_i_1_n_0      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG               | debugger/force_sync/E[0]                                       | debugger/reset_conditioner/Q[0]    |                2 |              8 |         4.00 |
|  debugger/M_config_scan_TCK  |                                                                |                                    |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG               | game_beta/game_regfiles/FSM_onehot_M_game_fsm_q_reg[10][0]     | reset_cond/Q[0]                    |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_0[0] | reset_cond/Q[0]                    |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]_1[0] | reset_cond/Q[0]                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG               | game_beta/game_controlunit/E[0]                                | reset_cond/Q[0]                    |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG               | p2_btn_cond/M_ctr_q[0]_i_2__0_n_0                              | p2_btn_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               | p1_btn_cond/sel                                                | p1_btn_cond/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG               |                                                                | reset_cond/Q[0]                    |                7 |             27 |         3.86 |
|  M_data_scan_TCK             | debugger/M_rdata_q[37]_i_1_n_0                                 |                                    |               13 |             38 |         2.92 |
|  clk_IBUF_BUFG               |                                                                |                                    |               27 |             63 |         2.33 |
|  M_info_scan_TCK             | debugger/M_status_q[36]_i_2_n_0                                | debugger/M_status_d[0]             |               16 |             77 |         4.81 |
|  clk_IBUF_BUFG               | debugger/config_fifo/E[0]                                      |                                    |               37 |            152 |         4.11 |
+------------------------------+----------------------------------------------------------------+------------------------------------+------------------+----------------+--------------+


