\hypertarget{core__cm1_8h_source}{}\doxysection{core\+\_\+cm1.\+h}
\label{core__cm1_8h_source}\index{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/CMSIS/Include/core\_cm1.h@{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/CMSIS/Include/core\_cm1.h}}
\mbox{\hyperlink{core__cm1_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{26 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM1\_H\_GENERIC}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define \_\_CORE\_CM1\_H\_GENERIC}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{39 }
\DoxyCodeLine{55 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{56 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{57 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{64  }
\DoxyCodeLine{65 \textcolor{comment}{/*  CMSIS CM1 definitions */}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define \_\_CM1\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)              }}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define \_\_CM1\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)               }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define \_\_CM1\_CMSIS\_VERSION       ((\_\_CM1\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{69 \textcolor{preprocessor}{                                    \_\_CM1\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                (1U)                                   }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{77 }
\DoxyCodeLine{78 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{79 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{80 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{82 }
\DoxyCodeLine{83 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{84 \textcolor{preprocessor}{  \#if defined \_\_ARM\_FP}}
\DoxyCodeLine{85 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{92 }
\DoxyCodeLine{93 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{94 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{95 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{99 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{100 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{102 }
\DoxyCodeLine{103 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{104 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{105 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{106 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{107 }
\DoxyCodeLine{108 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{109 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{110 \textcolor{preprocessor}{    \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{112 }
\DoxyCodeLine{113 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{114 }
\DoxyCodeLine{115 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{116 }
\DoxyCodeLine{117 }
\DoxyCodeLine{118 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{119 \}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{121 }
\DoxyCodeLine{122 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM1\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{123 }
\DoxyCodeLine{124 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{125 }
\DoxyCodeLine{126 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM1\_H\_DEPENDANT}}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define \_\_CORE\_CM1\_H\_DEPENDANT}}
\DoxyCodeLine{128 }
\DoxyCodeLine{129 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{130  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{132 }
\DoxyCodeLine{133 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{135 \textcolor{preprocessor}{  \#ifndef \_\_CM1\_REV}}
\DoxyCodeLine{136 \textcolor{preprocessor}{    \#define \_\_CM1\_REV               0x0100U}}
\DoxyCodeLine{137 \textcolor{preprocessor}{    \#warning "{}\_\_CM1\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{138 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{139 }
\DoxyCodeLine{140 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{141 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          2U}}
\DoxyCodeLine{142 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{143 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{144 }
\DoxyCodeLine{145 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{146 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{147 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{148 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{150 }
\DoxyCodeLine{151 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{160 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{162 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{167 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{176 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{177 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{178 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{179 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{180 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{181 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{182 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{183 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{199 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{200 \{}
\DoxyCodeLine{201   \textcolor{keyword}{struct}}
\DoxyCodeLine{202   \{}
\DoxyCodeLine{203     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga26c8dad058acbf34cd7d374a328e3060}{\_reserved0}}:28;              }
\DoxyCodeLine{204     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga638f835772862fd9fd19bccc93bf2321}{V}}:1;                        }
\DoxyCodeLine{205     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga3ab671fea90d4f7429f0dc21dc286caa}{C}}:1;                        }
\DoxyCodeLine{206     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac9ff261f8e0a373f54a9c59cb587b20c}{Z}}:1;                        }
\DoxyCodeLine{207     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa336d02e5bb0af8197f423e03ca862f3}{N}}:1;                        }
\DoxyCodeLine{208   \} b;                                   }
\DoxyCodeLine{209   uint32\_t w;                            }
\DoxyCodeLine{210 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{211 }
\DoxyCodeLine{212 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{229 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{230 \{}
\DoxyCodeLine{231   \textcolor{keyword}{struct}}
\DoxyCodeLine{232   \{}
\DoxyCodeLine{233     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4fe10d75010693bd2b7eab6d64131132}{ISR}}:9;                      }
\DoxyCodeLine{234     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa9889629cfc5ce1c9438db038c6ba034}{\_reserved0}}:23;              }
\DoxyCodeLine{235   \} b;                                   }
\DoxyCodeLine{236   uint32\_t w;                            }
\DoxyCodeLine{237 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{238 }
\DoxyCodeLine{239 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{247 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{248 \{}
\DoxyCodeLine{249   \textcolor{keyword}{struct}}
\DoxyCodeLine{250   \{}
\DoxyCodeLine{251     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga52dfb1777d9838015fe34a3d677bffad}{ISR}}:9;                      }
\DoxyCodeLine{252     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gac2a8a1615bca26d9d36374c7557b6be6}{\_reserved0}}:15;              }
\DoxyCodeLine{253     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga34a1ba90d52c78fa8a8d2034a323a72b}{T}}:1;                        }
\DoxyCodeLine{254     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaadf3b059f30ffa9ad1cace54a80c33b6}{\_reserved1}}:3;               }
\DoxyCodeLine{255     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga0711e277c3129e8e974b78ea764f87c3}{V}}:1;                        }
\DoxyCodeLine{256     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gae1101c44425390c8349609737e2a518c}{C}}:1;                        }
\DoxyCodeLine{257     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga21f0fe89d182c0f73c2ce580e480cacb}{Z}}:1;                        }
\DoxyCodeLine{258     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad3cd42fee6abbf749a9a84a64f3aa713}{N}}:1;                        }
\DoxyCodeLine{259   \} b;                                   }
\DoxyCodeLine{260   uint32\_t w;                            }
\DoxyCodeLine{261 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{262 }
\DoxyCodeLine{263 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{286 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{287 \{}
\DoxyCodeLine{288   \textcolor{keyword}{struct}}
\DoxyCodeLine{289   \{}
\DoxyCodeLine{290     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga4f8fe70ee2b7ecdd4fb466717091be11}{\_reserved0}}:1;               }
\DoxyCodeLine{291     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7a8570d711a5b8fd9bbbd6e0b42796f3}{SPSEL}}:1;                    }
\DoxyCodeLine{292     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf65a23712112d2e8c0485e4d1db40213}{\_reserved1}}:30;              }
\DoxyCodeLine{293   \} b;                                   }
\DoxyCodeLine{294   uint32\_t w;                            }
\DoxyCodeLine{295 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{296 }
\DoxyCodeLine{297 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{314 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{315 \{}
\DoxyCodeLine{316   \_\_IOM uint32\_t ISER[1U];               }
\DoxyCodeLine{317         uint32\_t RESERVED0[31U];}
\DoxyCodeLine{318   \_\_IOM uint32\_t ICER[1U];               }
\DoxyCodeLine{319         uint32\_t RSERVED1[31U];}
\DoxyCodeLine{320   \_\_IOM uint32\_t ISPR[1U];               }
\DoxyCodeLine{321         uint32\_t RESERVED2[31U];}
\DoxyCodeLine{322   \_\_IOM uint32\_t ICPR[1U];               }
\DoxyCodeLine{323         uint32\_t RESERVED3[31U];}
\DoxyCodeLine{324         uint32\_t RESERVED4[64U];}
\DoxyCodeLine{325   \_\_IOM uint32\_t IP[8U];                 }
\DoxyCodeLine{326 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{327 }
\DoxyCodeLine{341 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{342 \{}
\DoxyCodeLine{343   \_\_IM  uint32\_t CPUID;                  }
\DoxyCodeLine{344   \_\_IOM uint32\_t ICSR;                   }
\DoxyCodeLine{345         uint32\_t RESERVED0;}
\DoxyCodeLine{346   \_\_IOM uint32\_t AIRCR;                  }
\DoxyCodeLine{347   \_\_IOM uint32\_t SCR;                    }
\DoxyCodeLine{348   \_\_IOM uint32\_t CCR;                    }
\DoxyCodeLine{349         uint32\_t RESERVED1;}
\DoxyCodeLine{350   \_\_IOM uint32\_t SHP[2U];                }
\DoxyCodeLine{351   \_\_IOM uint32\_t SHCSR;                  }
\DoxyCodeLine{352 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{353 }
\DoxyCodeLine{354 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{370 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31U                                            }}
\DoxyCodeLine{372 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{387 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{390 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{398 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{409 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{414 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{421 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{424 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9U                                            }}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{431 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{448 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{449 \{}
\DoxyCodeLine{450         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{451   \_\_IOM uint32\_t ACTLR;                  }
\DoxyCodeLine{452 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{453 }
\DoxyCodeLine{454 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_ITCMUAEN\_Pos            4U                                        }}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_ITCMUAEN\_Msk           (1UL << SCnSCB\_ACTLR\_ITCMUAEN\_Pos)         }}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_ITCMLAEN\_Pos            3U                                        }}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_ITCMLAEN\_Msk           (1UL << SCnSCB\_ACTLR\_ITCMLAEN\_Pos)         }}
\DoxyCodeLine{474 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{475 \{}
\DoxyCodeLine{476   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{477   \_\_IOM uint32\_t LOAD;                   }
\DoxyCodeLine{478   \_\_IOM uint32\_t VAL;                    }
\DoxyCodeLine{479   \_\_IM  uint32\_t CALIB;                  }
\DoxyCodeLine{480 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{481 }
\DoxyCodeLine{482 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{495 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{499 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{503 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{540 }
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{548 }
\DoxyCodeLine{559 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE      )   }}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{575 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{576 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{577 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{578 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{579 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{580 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{581 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{588 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{597 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{598 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{599 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{600 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{602 \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{603 \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{604 \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{605 \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{606 \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{607 \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{608 \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{609 \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{610 \textcolor{comment}{/*\#define NVIC\_GetActive              \_\_NVIC\_GetActive             not available for Cortex-\/M1 */}}
\DoxyCodeLine{611 \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{612 \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{613 \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{615 }
\DoxyCodeLine{616 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{617 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{618 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{619 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{620 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{622 \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{623 \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{625 }
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{627 }
\DoxyCodeLine{628 }
\DoxyCodeLine{629 \textcolor{comment}{/* The following EXC\_RETURN values are saved the LR on exception entry */}}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define EXC\_RETURN\_HANDLER         (0xFFFFFFF1UL)     }\textcolor{comment}{/* return to Handler mode, uses MSP after return                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_MSP      (0xFFFFFFF9UL)     }\textcolor{comment}{/* return to Thread mode, uses MSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_PSP      (0xFFFFFFFDUL)     }\textcolor{comment}{/* return to Thread mode, uses PSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{633 }
\DoxyCodeLine{634 }
\DoxyCodeLine{635 \textcolor{comment}{/* Interrupt Priorities are WORD accessible only under Armv6-\/M                  */}}
\DoxyCodeLine{636 \textcolor{comment}{/* The following MACROS handle generation of the register offset and byte masks */}}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define \_BIT\_SHIFT(IRQn)         (  ((((uint32\_t)(int32\_t)(IRQn))         )      \&  0x03UL) * 8UL)}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define \_SHP\_IDX(IRQn)           ( (((((uint32\_t)(int32\_t)(IRQn)) \& 0x0FUL)-\/8UL) >>    2UL)      )}}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define \_IP\_IDX(IRQn)            (   (((uint32\_t)(int32\_t)(IRQn))                >>    2UL)      )}}
\DoxyCodeLine{640 }
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define \_\_NVIC\_SetPriorityGrouping(X) (void)(X)}}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define \_\_NVIC\_GetPriorityGrouping()  (0U)}}
\DoxyCodeLine{643 }
\DoxyCodeLine{650 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{651 \{}
\DoxyCodeLine{652   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{653   \{}
\DoxyCodeLine{654     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{655     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{656     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{657   \}}
\DoxyCodeLine{658 \}}
\DoxyCodeLine{659 }
\DoxyCodeLine{660 }
\DoxyCodeLine{669 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{670 \{}
\DoxyCodeLine{671   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{672   \{}
\DoxyCodeLine{673     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[0U] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{674   \}}
\DoxyCodeLine{675   \textcolor{keywordflow}{else}}
\DoxyCodeLine{676   \{}
\DoxyCodeLine{677     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{678   \}}
\DoxyCodeLine{679 \}}
\DoxyCodeLine{680 }
\DoxyCodeLine{681 }
\DoxyCodeLine{688 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{689 \{}
\DoxyCodeLine{690   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{691   \{}
\DoxyCodeLine{692     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{693     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{694     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{695   \}}
\DoxyCodeLine{696 \}}
\DoxyCodeLine{697 }
\DoxyCodeLine{698 }
\DoxyCodeLine{707 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{708 \{}
\DoxyCodeLine{709   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{710   \{}
\DoxyCodeLine{711     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{712   \}}
\DoxyCodeLine{713   \textcolor{keywordflow}{else}}
\DoxyCodeLine{714   \{}
\DoxyCodeLine{715     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{716   \}}
\DoxyCodeLine{717 \}}
\DoxyCodeLine{718 }
\DoxyCodeLine{719 }
\DoxyCodeLine{726 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{727 \{}
\DoxyCodeLine{728   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{729   \{}
\DoxyCodeLine{730     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{731   \}}
\DoxyCodeLine{732 \}}
\DoxyCodeLine{733 }
\DoxyCodeLine{734 }
\DoxyCodeLine{741 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{742 \{}
\DoxyCodeLine{743   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{744   \{}
\DoxyCodeLine{745     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[0U] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{746   \}}
\DoxyCodeLine{747 \}}
\DoxyCodeLine{748 }
\DoxyCodeLine{749 }
\DoxyCodeLine{759 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{760 \{}
\DoxyCodeLine{761   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{762   \{}
\DoxyCodeLine{763     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\_IP\_IDX(IRQn)]  = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[\_IP\_IDX(IRQn)]  \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{764        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{765   \}}
\DoxyCodeLine{766   \textcolor{keywordflow}{else}}
\DoxyCodeLine{767   \{}
\DoxyCodeLine{768     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] = ((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] \& \string~(0xFFUL << \_BIT\_SHIFT(IRQn))) |}
\DoxyCodeLine{769        (((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL) << \_BIT\_SHIFT(IRQn)));}
\DoxyCodeLine{770   \}}
\DoxyCodeLine{771 \}}
\DoxyCodeLine{772 }
\DoxyCodeLine{773 }
\DoxyCodeLine{783 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{784 \{}
\DoxyCodeLine{785 }
\DoxyCodeLine{786   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{787   \{}
\DoxyCodeLine{788     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[ \_IP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{789   \}}
\DoxyCodeLine{790   \textcolor{keywordflow}{else}}
\DoxyCodeLine{791   \{}
\DoxyCodeLine{792     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[\_SHP\_IDX(IRQn)] >> \_BIT\_SHIFT(IRQn) ) \& (uint32\_t)0xFFUL) >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{793   \}}
\DoxyCodeLine{794 \}}
\DoxyCodeLine{795 }
\DoxyCodeLine{796 }
\DoxyCodeLine{808 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{809 \{}
\DoxyCodeLine{810   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{811   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{812   uint32\_t SubPriorityBits;}
\DoxyCodeLine{813 }
\DoxyCodeLine{814   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{815   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{816 }
\DoxyCodeLine{817   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{818            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{819            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{820          );}
\DoxyCodeLine{821 \}}
\DoxyCodeLine{822 }
\DoxyCodeLine{823 }
\DoxyCodeLine{835 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{836 \{}
\DoxyCodeLine{837   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{838   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{839   uint32\_t SubPriorityBits;}
\DoxyCodeLine{840 }
\DoxyCodeLine{841   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{842   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{843 }
\DoxyCodeLine{844   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{845   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{846 \}}
\DoxyCodeLine{847 }
\DoxyCodeLine{848 }
\DoxyCodeLine{849 }
\DoxyCodeLine{859 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{860 \{}
\DoxyCodeLine{861   uint32\_t *vectors = (uint32\_t *)0x0U;}
\DoxyCodeLine{862   vectors[(int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET] = vector;}
\DoxyCodeLine{863   \textcolor{comment}{/* ARM Application Note 321 states that the M1 does not require the architectural barrier */}}
\DoxyCodeLine{864 \}}
\DoxyCodeLine{865 }
\DoxyCodeLine{866 }
\DoxyCodeLine{875 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{876 \{}
\DoxyCodeLine{877   uint32\_t *vectors = (uint32\_t *)0x0U;}
\DoxyCodeLine{878   \textcolor{keywordflow}{return} vectors[(int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET];}
\DoxyCodeLine{879 \}}
\DoxyCodeLine{880 }
\DoxyCodeLine{881 }
\DoxyCodeLine{886 \_\_NO\_RETURN \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{887 \{}
\DoxyCodeLine{888   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{889 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{890   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{891                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});}
\DoxyCodeLine{892   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{893 }
\DoxyCodeLine{894   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{895   \{}
\DoxyCodeLine{896     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{897   \}}
\DoxyCodeLine{898 \}}
\DoxyCodeLine{899 }
\DoxyCodeLine{903 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{919 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{920 \{}
\DoxyCodeLine{921     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{922 \}}
\DoxyCodeLine{923 }
\DoxyCodeLine{924 }
\DoxyCodeLine{929 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{938 }
\DoxyCodeLine{950 \_\_STATIC\_INLINE uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{951 \{}
\DoxyCodeLine{952   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{953   \{}
\DoxyCodeLine{954     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{955   \}}
\DoxyCodeLine{956 }
\DoxyCodeLine{957   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{958   NVIC\_SetPriority (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{959   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{960   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{961                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{962                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{963   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{964 \}}
\DoxyCodeLine{965 }
\DoxyCodeLine{966 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{967 }
\DoxyCodeLine{973 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{974 \}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{976 }
\DoxyCodeLine{977 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM1\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{978 }
\DoxyCodeLine{979 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
