module memory(	inout logic [15:0] data,
					input logic [15:0] addr,
					input logic re, we);
	
	// 1k words.
	logic [999:0][15:0] words;
	
	// if we then deref addr and set words to data.
	// if re then data gets words @ addr
	always_latch
		begin
			if(we)
				words[addr] <= data;
			else if(re)
				data <= words[addr];
		end
endmodule
