@online{intel5LevelPaging5Level2017,
  title = {5-{{Level Paging}} and 5-{{Level EPT White Paper}}},
  author = {Intel},
  date = {2017},
  url = {https://www.intel.com/content/www/us/en/content-details/671442/5-level-paging-and-5-level-ept-white-paper.html},
  urldate = {2024-08-07},
  abstract = {This document describes planned extensions to the Intel® 64 architecture to expand the size of addresses that can be translated through a processor’s memory-translation hardware. NOTE: Intel® Memory Protection Extensions (Intel® MPX) have been deprecated and are not available on all future processors.},
  organization = {Intel},
  file = {/home/max/Zotero/storage/9FUHB86Y/5-Level Paging and 5-Level EPT White Paper.pdf;/home/max/Zotero/storage/7JEMELSE/5-level-paging-and-5-level-ept-white-paper.html}
}
