{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574011566390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574011566397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 18:26:06 2019 " "Processing started: Sun Nov 17 18:26:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574011566397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574011566397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core -c core " "Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574011566397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1574011566930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core.v 10 10 " "Found 10 design units, including 10 entities, in source file /rv32i-verilog/src/core/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "2 programCounter " "Found entity 2: programCounter" {  } { { "../../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "3 regFile " "Found entity 3: regFile" {  } { { "../../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "../../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "5 lis " "Found entity 5: lis" {  } { { "../../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "6 br " "Found entity 6: br" {  } { { "../../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "7 executionUnit " "Found entity 7: executionUnit" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "8 timer " "Found entity 8: timer" {  } { { "../../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "9 crs_unit " "Found entity 9: crs_unit" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""} { "Info" "ISGN_ENTITY_NAME" "10 core " "Found entity 10: core" {  } { { "../../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574011567385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574011567685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit_inst\"" {  } { { "../../src/core/core.v" "controlUnit_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011567914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(340) " "Verilog HDL assignment warning at core_control_unit.v(340): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567914 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(346) " "Verilog HDL assignment warning at core_control_unit.v(346): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567914 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(354) " "Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567914 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(366) " "Verilog HDL assignment warning at core_control_unit.v(366): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567914 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(382) " "Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567914 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(391) " "Verilog HDL assignment warning at core_control_unit.v(391): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567914 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(400) " "Verilog HDL assignment warning at core_control_unit.v(400): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(405) " "Verilog HDL assignment warning at core_control_unit.v(405): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(419) " "Verilog HDL assignment warning at core_control_unit.v(419): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(427) " "Verilog HDL assignment warning at core_control_unit.v(427): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(433) " "Verilog HDL assignment warning at core_control_unit.v(433): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(434) " "Verilog HDL assignment warning at core_control_unit.v(434): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(436) " "Verilog HDL assignment warning at core_control_unit.v(436): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(437) " "Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(440) " "Verilog HDL assignment warning at core_control_unit.v(440): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(441) " "Verilog HDL assignment warning at core_control_unit.v(441): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(444) " "Verilog HDL assignment warning at core_control_unit.v(444): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(445) " "Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(448) " "Verilog HDL assignment warning at core_control_unit.v(448): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(449) " "Verilog HDL assignment warning at core_control_unit.v(449): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(466) " "Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(468) " "Verilog HDL assignment warning at core_control_unit.v(468): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(475) " "Verilog HDL assignment warning at core_control_unit.v(475): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(476) " "Verilog HDL assignment warning at core_control_unit.v(476): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(477) " "Verilog HDL assignment warning at core_control_unit.v(477): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(478) " "Verilog HDL assignment warning at core_control_unit.v(478): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(479) " "Verilog HDL assignment warning at core_control_unit.v(479): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(498) " "Verilog HDL assignment warning at core_control_unit.v(498): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567921 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(500) " "Verilog HDL assignment warning at core_control_unit.v(500): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(510) " "Verilog HDL assignment warning at core_control_unit.v(510): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(514) " "Verilog HDL assignment warning at core_control_unit.v(514): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(518) " "Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(530) " "Verilog HDL assignment warning at core_control_unit.v(530): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(536) " "Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(537) " "Verilog HDL assignment warning at core_control_unit.v(537): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(538) " "Verilog HDL assignment warning at core_control_unit.v(538): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(539) " "Verilog HDL assignment warning at core_control_unit.v(539): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(540) " "Verilog HDL assignment warning at core_control_unit.v(540): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(541) " "Verilog HDL assignment warning at core_control_unit.v(541): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(543) " "Verilog HDL assignment warning at core_control_unit.v(543): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(544) " "Verilog HDL assignment warning at core_control_unit.v(544): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(559) " "Verilog HDL assignment warning at core_control_unit.v(559): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(560) " "Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(561) " "Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(562) " "Verilog HDL assignment warning at core_control_unit.v(562): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(563) " "Verilog HDL assignment warning at core_control_unit.v(563): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(564) " "Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(565) " "Verilog HDL assignment warning at core_control_unit.v(565): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(566) " "Verilog HDL assignment warning at core_control_unit.v(566): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(594) " "Verilog HDL assignment warning at core_control_unit.v(594): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567929 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(598) " "Verilog HDL assignment warning at core_control_unit.v(598): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567936 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(602) " "Verilog HDL assignment warning at core_control_unit.v(602): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567936 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(606) " "Verilog HDL assignment warning at core_control_unit.v(606): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567936 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(610) " "Verilog HDL assignment warning at core_control_unit.v(610): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567936 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(614) " "Verilog HDL assignment warning at core_control_unit.v(614): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574011567936 "|core|controlUnit:controlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:program_counter_inst " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:program_counter_inst\"" {  } { { "../../src/core/core.v" "program_counter_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011568228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:reg_file_inst " "Elaborating entity \"regFile\" for hierarchy \"regFile:reg_file_inst\"" {  } { { "../../src/core/core.v" "reg_file_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011568378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executionUnit executionUnit:exec_unit_inst " "Elaborating entity \"executionUnit\" for hierarchy \"executionUnit:exec_unit_inst\"" {  } { { "../../src/core/core.v" "exec_unit_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011568671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu executionUnit:exec_unit_inst\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"executionUnit:exec_unit_inst\|alu:ALU\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "ALU" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011568895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lis executionUnit:exec_unit_inst\|lis:LIS " "Elaborating entity \"lis\" for hierarchy \"executionUnit:exec_unit_inst\|lis:LIS\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "LIS" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011569100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br executionUnit:exec_unit_inst\|br:BR " "Elaborating entity \"br\" for hierarchy \"executionUnit:exec_unit_inst\|br:BR\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "BR" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011569272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_unit crs_unit:crs_unit_inst " "Elaborating entity \"crs_unit\" for hierarchy \"crs_unit:crs_unit_inst\"" {  } { { "../../src/core/core.v" "crs_unit_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011569493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer crs_unit:crs_unit_inst\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"crs_unit:crs_unit_inst\|timer:timer_inst\"" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "timer_inst" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574011569765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574011579437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574011588667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574011588667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3973 " "Implemented 3973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574011589730 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574011589730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3850 " "Implemented 3850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574011589730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574011589730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574011590102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 18:26:30 2019 " "Processing ended: Sun Nov 17 18:26:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574011590102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574011590102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574011590102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574011590102 ""}
