Analysis & Synthesis report for adda_vga
Tue Feb 22 17:06:28 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |adda_vga|i2c_ctrl:i2c_ctrl_inst|state
 11. State Machine - |adda_vga|adda_ctrl:adda_ctrl_inst|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for adda_ctrl:adda_ctrl_inst
 19. Source assignments for adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated
 20. Source assignments for adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |adda_vga
 22. Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst
 24. Parameter Settings for User Entity Instance: vga_wave_pic:vga_wave_pic_inst
 25. Parameter Settings for User Entity Instance: adda_ctrl:adda_ctrl_inst
 26. Parameter Settings for User Entity Instance: adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst
 29. Parameter Settings for User Entity Instance: seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst
 30. Parameter Settings for User Entity Instance: key_control:key_control_inst
 31. Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst2
 32. Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst1
 33. Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst0
 34. Parameter Settings for Inferred Entity Instance: vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1
 35. Parameter Settings for Inferred Entity Instance: vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0
 37. Parameter Settings for Inferred Entity Instance: adda_ctrl:adda_ctrl_inst|lpm_divide:Div0
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "seg_595_dynamic:seg_595_dynamic_inst"
 41. Port Connectivity Checks: "i2c_ctrl:i2c_ctrl_inst"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 22 17:06:28 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; adda_vga                                         ;
; Top-level Entity Name              ; adda_vga                                         ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 2,294                                            ;
;     Total combinational functions  ; 2,168                                            ;
;     Dedicated logic registers      ; 468                                              ;
; Total registers                    ; 468                                              ;
; Total pins                         ; 29                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 20,480                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; adda_vga           ; adda_vga           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; ../rtl/i2c_adda/adda_ctrl.v              ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/i2c_adda/adda_ctrl.v                         ;         ;
; ../rtl/i2c_adda/i2c_ctrl.v               ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/i2c_adda/i2c_ctrl.v                          ;         ;
; ipcore/clk_gen/clk_gen.v                 ; yes             ; User Wizard-Generated File             ; D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v             ;         ;
; ../rtl/adda_vga.v                        ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/adda_vga.v                                   ;         ;
; ../rtl/key/key_filter.v                  ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/key/key_filter.v                             ;         ;
; ../rtl/key/key_control.v                 ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/key/key_control.v                            ;         ;
; ../rtl/seg/seg_dynamic.v                 ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/seg/seg_dynamic.v                            ;         ;
; ../rtl/seg/seg_595_dynamic.v             ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/seg/seg_595_dynamic.v                        ;         ;
; ../rtl/seg/hc595_ctrl.v                  ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/seg/hc595_ctrl.v                             ;         ;
; ../rtl/seg/bcd_8421.v                    ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/seg/bcd_8421.v                               ;         ;
; ../rtl/vga/vga_wave_pic.v                ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/vga/vga_wave_pic.v                           ;         ;
; ../rtl/vga/vga_ctrl.v                    ; yes             ; User Verilog HDL File                  ; D:/Desktop/MY/adda_vga/rtl/vga/vga_ctrl.v                               ;         ;
; ipcore/rom_256x8.v                       ; yes             ; User Wizard-Generated File             ; D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v                   ;         ;
; ipcore/ram_256x8.v                       ; yes             ; User Wizard-Generated File             ; D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v                   ;         ;
; altpll.tdf                               ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                           ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                          ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                        ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                        ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clk_gen_altpll.v                      ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/clk_gen_altpll.v                  ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                               ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                               ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                             ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_e8k1.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/altsyncram_e8k1.tdf               ;         ;
; db/altsyncram_ipa1.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/altsyncram_ipa1.tdf               ;         ;
; /desktop/my/adda_vga/mif/wave_1920x8.mif ; yes             ; Auto-Found Memory Initialization File  ; /desktop/my/adda_vga/mif/wave_1920x8.mif                                ;         ;
; lpm_divide.tdf                           ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                          ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                      ; yes             ; Megafunction                           ; d:/quartusll_13.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_hhm.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_hhm.tdf                ;         ;
; db/sign_div_unsign_9kh.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_9kh.tdf           ;         ;
; db/alt_u_div_64f.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_64f.tdf                 ;         ;
; db/add_sub_7pc.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_divide_uam.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_uam.tdf                ;         ;
; db/sign_div_unsign_jlh.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_jlh.tdf           ;         ;
; db/alt_u_div_q6f.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_q6f.tdf                 ;         ;
; db/lpm_divide_ekm.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/lpm_divide_ekm.tdf                ;         ;
; db/sign_div_unsign_9nh.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/sign_div_unsign_9nh.tdf           ;         ;
; db/alt_u_div_6af.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/Desktop/MY/adda_vga/quartus_prj/db/alt_u_div_6af.tdf                 ;         ;
+------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 2,294           ;
;                                             ;                 ;
; Total combinational functions               ; 2168            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 981             ;
;     -- 3 input functions                    ; 761             ;
;     -- <=2 input functions                  ; 426             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 1371            ;
;     -- arithmetic mode                      ; 797             ;
;                                             ;                 ;
; Total registers                             ; 468             ;
;     -- Dedicated logic registers            ; 468             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 29              ;
; Total memory bits                           ; 20480           ;
; Embedded Multiplier 9-bit elements          ; 0               ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; sys_rst_n~input ;
; Maximum fan-out                             ; 414             ;
; Total fan-out                               ; 8988            ;
; Average fan-out                             ; 3.31            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |adda_vga                                    ; 2168 (1)          ; 468 (0)      ; 20480       ; 0            ; 0       ; 0         ; 29   ; 0            ; |adda_vga                                                                                                                                                      ; work         ;
;    |adda_ctrl:adda_ctrl_inst|                ; 1222 (154)        ; 152 (152)    ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst                                                                                                                             ; work         ;
;       |lpm_divide:Div0|                      ; 1068 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0                                                                                                             ; work         ;
;          |lpm_divide_ekm:auto_generated|     ; 1068 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated                                                                               ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 1068 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider                                                   ; work         ;
;                |alt_u_div_6af:divider|       ; 1068 (1068)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                             ; work         ;
;       |ram_256x8:ram_256x8_inst|             ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component                                                                    ; work         ;
;             |altsyncram_e8k1:auto_generated| ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated                                     ; work         ;
;       |rom_256x8:rom_256x8_inst|             ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component                                                                    ; work         ;
;             |altsyncram_ipa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated                                     ; work         ;
;    |clk_gen:clk_gen_inst|                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|clk_gen:clk_gen_inst                                                                                                                                 ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                         ; work         ;
;          |clk_gen_altpll:auto_generated|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                           ; work         ;
;    |i2c_ctrl:i2c_ctrl_inst|                  ; 92 (92)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|i2c_ctrl:i2c_ctrl_inst                                                                                                                               ; work         ;
;    |key_control:key_control_inst|            ; 91 (7)            ; 71 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|key_control:key_control_inst                                                                                                                         ; work         ;
;       |key_filter:key_filter_inst0|          ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst0                                                                                             ; work         ;
;       |key_filter:key_filter_inst1|          ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst1                                                                                             ; work         ;
;       |key_filter:key_filter_inst2|          ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst2                                                                                             ; work         ;
;    |seg_595_dynamic:seg_595_dynamic_inst|    ; 181 (0)           ; 149 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst                                                                                                                 ; work         ;
;       |hc595_ctrl:hc595_ctrl_inst|           ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst                                                                                      ; work         ;
;       |seg_dynamic:seg_dynamic_inst|         ; 161 (71)          ; 140 (67)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst                                                                                    ; work         ;
;          |bcd_8421:bcd_8421_inst|            ; 90 (90)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst                                                             ; work         ;
;    |vga_ctrl:vga_ctrl_inst|                  ; 96 (96)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_ctrl:vga_ctrl_inst                                                                                                                               ; work         ;
;    |vga_wave_pic:vga_wave_pic_inst|          ; 485 (338)         ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_hhm:auto_generated|     ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9kh:divider|    ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                             ; work         ;
;                |alt_u_div_64f:divider|       ; 32 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_divide:Div1|                      ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_hhm:auto_generated|     ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9kh:divider|    ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                             ; work         ;
;                |alt_u_div_64f:divider|       ; 44 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_divide:Mod0|                      ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_uam:auto_generated|     ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_jlh:divider|    ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider                                             ; work         ;
;                |alt_u_div_q6f:divider|       ; 71 (71)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120  ; None                   ;
; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1920         ; 8            ; --           ; --           ; 15360 ; ../mif/wave_1920x8.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+-------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst ; D:/Desktop/MY/adda_vga/quartus_prj/ipcore/ram_256x8.v       ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst ; D:/Desktop/MY/adda_vga/quartus_prj/ipcore/rom_256x8.v       ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |adda_vga|clk_gen:clk_gen_inst                              ; D:/Desktop/MY/adda_vga/quartus_prj/ipcore/clk_gen/clk_gen.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adda_vga|i2c_ctrl:i2c_ctrl_inst|state                                                                                                                                                                                                                                 ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; Name                ; state.STOP ; state.N_ACK ; state.RD_DATA ; state.ACK_5 ; state.SEND_RD_ADDR ; state.START_2 ; state.ACK_4 ; state.WR_DATA ; state.ACK_3 ; state.SEND_B_ADDR_L ; state.ACK_2 ; state.SEND_B_ADDR_H ; state.ACK_1 ; state.SEND_D_ADDR ; state.START_1 ; state.IDLE ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+
; state.IDLE          ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 0          ;
; state.START_1       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 1             ; 1          ;
; state.SEND_D_ADDR   ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 1                 ; 0             ; 1          ;
; state.ACK_1         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 1           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_H ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 1                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_2         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 1           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_B_ADDR_L ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 1                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_3         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 1           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.WR_DATA       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 1             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_4         ; 0          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 1           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.START_2       ; 0          ; 0           ; 0             ; 0           ; 0                  ; 1             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.SEND_RD_ADDR  ; 0          ; 0           ; 0             ; 0           ; 1                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.ACK_5         ; 0          ; 0           ; 0             ; 1           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.RD_DATA       ; 0          ; 0           ; 1             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.N_ACK         ; 0          ; 1           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
; state.STOP          ; 1          ; 0           ; 0             ; 0           ; 0                  ; 0             ; 0           ; 0             ; 0           ; 0                   ; 0           ; 0                   ; 0           ; 0                 ; 0             ; 1          ;
+---------------------+------------+-------------+---------------+-------------+--------------------+---------------+-------------+---------------+-------------+---------------------+-------------+---------------------+-------------+-------------------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |adda_vga|adda_ctrl:adda_ctrl_inst|state                                                       ;
+----------------+--------------+----------------+---------------+--------------+----------------+---------------+
; Name           ; state.AD_CMD ; state.AD_START ; state.AD_IDLE ; state.DA_CMD ; state.DA_START ; state.DA_IDLE ;
+----------------+--------------+----------------+---------------+--------------+----------------+---------------+
; state.DA_IDLE  ; 0            ; 0              ; 0             ; 0            ; 0              ; 0             ;
; state.DA_START ; 0            ; 0              ; 0             ; 0            ; 1              ; 1             ;
; state.DA_CMD   ; 0            ; 0              ; 0             ; 1            ; 0              ; 1             ;
; state.AD_IDLE  ; 0            ; 0              ; 1             ; 0            ; 0              ; 1             ;
; state.AD_START ; 0            ; 1              ; 0             ; 0            ; 0              ; 1             ;
; state.AD_CMD   ; 1            ; 0              ; 0             ; 0            ; 0              ; 1             ;
+----------------+--------------+----------------+---------------+--------------+----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; i2c_ctrl:i2c_ctrl_inst|ack                          ; i2c_ctrl:i2c_ctrl_inst|Equal4        ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|i2c_sda_reg                  ; i2c_ctrl:i2c_ctrl_inst|state.RD_DATA ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7]               ; i2c_ctrl:i2c_ctrl_inst|Selector2     ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6]               ; i2c_ctrl:i2c_ctrl_inst|Selector20    ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2]               ; i2c_ctrl:i2c_ctrl_inst|Selector25    ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3]               ; i2c_ctrl:i2c_ctrl_inst|Selector24    ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4]               ; i2c_ctrl:i2c_ctrl_inst|Selector23    ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5]               ; i2c_ctrl:i2c_ctrl_inst|Selector22    ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1]               ; i2c_ctrl:i2c_ctrl_inst|Selector27    ; yes                    ;
; i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0]               ; i2c_ctrl:i2c_ctrl_inst|Selector28    ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                                                   ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; adda_ctrl:adda_ctrl_inst|byte_addr[1..5,7..15]                                                      ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[0][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][15]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][13]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][12]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][10]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][7]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][2]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[5][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][15]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][13]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][11]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][10]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][9]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][7]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][6]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[4][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][15]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][13]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][10]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][8]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][7]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][4]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][1]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[3][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][15]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][14]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][13]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][12]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][11]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][10]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][7]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][2]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[2][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][15]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][13]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][10]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][7]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][6]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][1]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[1][0]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][15]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][13]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][10]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][7]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][4]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_t[0][1]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[5][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[5][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[5][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[5][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[5][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[5][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[5][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[4][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[4][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[4][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[4][3]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[4][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[4][1]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[4][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[3][6]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[3][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[3][4]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[3][3]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[3][2]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[3][1]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[3][0]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[2][6]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[2][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[2][4]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[2][3]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[2][2]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[2][1]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[2][0]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[1][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[1][5]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[1][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[1][3]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[1][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[1][1]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[1][0]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[0][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[0][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[0][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[0][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[0][2]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_O[0][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][19]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][18]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][17]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][16]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][15]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][13]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][10]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][9]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][8]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][7]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][19]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][18]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][17]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][16]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][15]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][13]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][10]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][7]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][2]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][19]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][18]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][17]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][16]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][15]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][13]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][10]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][7]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][2]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][19]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][18]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][17]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][16]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][15]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][13]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][10]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][7]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][3]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][19]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][18]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][17]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][16]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][15]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][13]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][10]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][9]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][8]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][7]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][2]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][1]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][19]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][18]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][17]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][16]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][15]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][14]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][4]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][13]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][12]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][11]                                                        ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][10]                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][9]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][8]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][7]                                                         ; Stuck at VCC due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][5]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][3]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][3]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[1][3]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][0]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[0][2]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][2]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][1]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][1]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][4]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[5][3]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][3]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[4][0]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][0]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[3][4]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[4][4]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][1]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[2][2]                              ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][0]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[2][2]                              ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[12,14]                                                      ; Merged with vga_wave_pic:vga_wave_pic_inst|pix_data[15]                              ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[11]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|pix_data[13]                              ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[7]                                                          ; Merged with vga_wave_pic:vga_wave_pic_inst|pix_data[9]                               ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[5]                                                          ; Merged with vga_wave_pic:vga_wave_pic_inst|pix_data[8]                               ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[1,3]                                                        ; Merged with vga_wave_pic:vga_wave_pic_inst|pix_data[4]                               ;
; vga_wave_pic:vga_wave_pic_inst|pix_data[0]                                                          ; Merged with vga_wave_pic:vga_wave_pic_inst|pix_data[2]                               ;
; adda_ctrl:adda_ctrl_inst|byte_addr[6]                                                               ; Merged with adda_ctrl:adda_ctrl_inst|byte_addr[0]                                    ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|shift_flag ; Merged with seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0] ;
; vga_wave_pic:vga_wave_pic_inst|char_N[2][2]                                                         ; Merged with vga_wave_pic:vga_wave_pic_inst|char_N[0][0]                              ;
; i2c_ctrl:i2c_ctrl_inst|state~4                                                                      ; Lost fanout                                                                          ;
; i2c_ctrl:i2c_ctrl_inst|state~5                                                                      ; Lost fanout                                                                          ;
; i2c_ctrl:i2c_ctrl_inst|state~6                                                                      ; Lost fanout                                                                          ;
; i2c_ctrl:i2c_ctrl_inst|state~7                                                                      ; Lost fanout                                                                          ;
; adda_ctrl:adda_ctrl_inst|state~4                                                                    ; Lost fanout                                                                          ;
; adda_ctrl:adda_ctrl_inst|state~5                                                                    ; Lost fanout                                                                          ;
; adda_ctrl:adda_ctrl_inst|state~6                                                                    ; Lost fanout                                                                          ;
; adda_ctrl:adda_ctrl_inst|state~7                                                                    ; Lost fanout                                                                          ;
; adda_ctrl:adda_ctrl_inst|state~8                                                                    ; Lost fanout                                                                          ;
; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H                                                          ; Stuck at GND due to stuck port data_in                                               ;
; i2c_ctrl:i2c_ctrl_inst|state.ACK_2                                                                  ; Stuck at GND due to stuck port data_in                                               ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[0]                        ; Merged with seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0] ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[1]                        ; Merged with seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1] ;
; Total Number of Removed Registers = 289                                                             ;                                                                                      ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+--------------------------------------------+---------------------------+----------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------------------+---------------------------+----------------------------------------+
; i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ; Stuck at GND              ; i2c_ctrl:i2c_ctrl_inst|state.ACK_2     ;
;                                            ; due to stuck port data_in ;                                        ;
+--------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 468   ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 461   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 231   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk                                             ; 198     ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[3]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[4]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[5]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[2]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[7]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[6]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[1]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[0]   ; 1       ;
; seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp ; 1       ;
; Total number of inverted registers = 10                                    ;         ;
+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |adda_vga|adda_ctrl:adda_ctrl_inst|cnt_wait[13]                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_addr_reg[3]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adda_vga|vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[5]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adda_vga|adda_ctrl:adda_ctrl_inst|ram_wr_addr[7]                                                                 ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|ram_rd_addr[1]                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |adda_vga|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[2]                          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst2|cnt_20ms[18]                                   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst1|cnt_20ms[3]                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |adda_vga|adda_ctrl:adda_ctrl_inst|rom_rd_addr[9]                                                                 ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |adda_vga|key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[13]                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[43] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[36] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[31] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[24] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |adda_vga|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[20] ;
; 41:1               ; 2 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|pix_data[10]                                                             ;
; 46:1               ; 2 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|pix_data[2]                                                              ;
; 49:1               ; 3 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |adda_vga|vga_wave_pic:vga_wave_pic_inst|pix_data[15]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |adda_vga|vga_ctrl:vga_ctrl_inst|rgb[5]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |adda_vga|i2c_ctrl:i2c_ctrl_inst|state                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for adda_ctrl:adda_ctrl_inst            ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; data_reg[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; data_reg[0]  ;
+------------------------------+-------+------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |adda_vga ;
+----------------+----------------------------+----------------------------+
; Parameter Name ; Value                      ; Type                       ;
+----------------+----------------------------+----------------------------+
; DEVICE_ADDR    ; 1001000                    ; Unsigned Binary            ;
; SYS_CLK_FREQ   ; 10111110101111000010000000 ; Unsigned Binary            ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary            ;
+----------------+----------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; H_SYNC         ; 0001100000 ; Unsigned Binary                       ;
; H_BACK         ; 0000101000 ; Unsigned Binary                       ;
; H_LEFT         ; 0000001000 ; Unsigned Binary                       ;
; H_VALID        ; 1010000000 ; Unsigned Binary                       ;
; H_RIGHT        ; 0000001000 ; Unsigned Binary                       ;
; H_FRONT        ; 0000001000 ; Unsigned Binary                       ;
; H_TOTAL        ; 1100100000 ; Unsigned Binary                       ;
; V_SYNC         ; 0000000010 ; Unsigned Binary                       ;
; V_BACK         ; 0000011001 ; Unsigned Binary                       ;
; V_TOP          ; 0000001000 ; Unsigned Binary                       ;
; V_VALID        ; 0111100000 ; Unsigned Binary                       ;
; V_BOTTOM       ; 0000001000 ; Unsigned Binary                       ;
; V_FRONT        ; 0000000010 ; Unsigned Binary                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                       ;
; LENGTH_W       ; 0011001000 ; Unsigned Binary                       ;
; WIDE_W         ; 0011001000 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_wave_pic:vga_wave_pic_inst ;
+----------------+------------------+-----------------------------------------+
; Parameter Name ; Value            ; Type                                    ;
+----------------+------------------+-----------------------------------------+
; H_VALID        ; 1010000000       ; Unsigned Binary                         ;
; V_VALID        ; 0111100000       ; Unsigned Binary                         ;
; PIC_SIZE       ; 1010000000       ; Unsigned Binary                         ;
; RED            ; 1111100000000000 ; Unsigned Binary                         ;
; ORANGE         ; 1111110000000000 ; Unsigned Binary                         ;
; YELLOW         ; 1111111111100000 ; Unsigned Binary                         ;
; GREEN          ; 0000011111100000 ; Unsigned Binary                         ;
; CYAN           ; 0000011111111111 ; Unsigned Binary                         ;
; BLUE           ; 0000000000011111 ; Unsigned Binary                         ;
; PURPPLE        ; 1111100000011111 ; Unsigned Binary                         ;
; BLACK          ; 0000000000000000 ; Unsigned Binary                         ;
; WHITE          ; 1111111111111111 ; Unsigned Binary                         ;
; GRAY           ; 1101011010011010 ; Unsigned Binary                         ;
; GOLDEN         ; 1111111011000000 ; Unsigned Binary                         ;
; FRE_ONE        ; 001              ; Unsigned Binary                         ;
; FRE_TWO        ; 010              ; Unsigned Binary                         ;
; FRE_THREE      ; 011              ; Unsigned Binary                         ;
; FRE_FOUR       ; 100              ; Unsigned Binary                         ;
; FRE_FIVE       ; 101              ; Unsigned Binary                         ;
; RAN_ONE        ; 01               ; Unsigned Binary                         ;
; RAN_TWO        ; 10               ; Unsigned Binary                         ;
; RAN_THREE      ; 11               ; Unsigned Binary                         ;
; CHAR_t_B_H     ; 1001101111       ; Unsigned Binary                         ;
; CHAR_t_B_V     ; 0011110111       ; Unsigned Binary                         ;
; CHAR_t_W       ; 0000010000       ; Unsigned Binary                         ;
; CHAR_t_H       ; 0000000110       ; Unsigned Binary                         ;
; CHAR_O_B_H     ; 0000001101       ; Unsigned Binary                         ;
; CHAR_O_B_V     ; 0011110011       ; Unsigned Binary                         ;
; CHAR_O_W       ; 0000000111       ; Unsigned Binary                         ;
; CHAR_O_H       ; 0000000110       ; Unsigned Binary                         ;
; CHAR_N_B_H     ; 0000101000       ; Unsigned Binary                         ;
; CHAR_N_B_V     ; 0011101001       ; Unsigned Binary                         ;
; CHAR_N_W       ; 0000010101       ; Unsigned Binary                         ;
; CHAR_N_H       ; 0000000110       ; Unsigned Binary                         ;
+----------------+------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adda_ctrl:adda_ctrl_inst ;
+----------------+--------------------+---------------------------------+
; Parameter Name ; Value              ; Type                            ;
+----------------+--------------------+---------------------------------+
; sin_wave       ; 001                ; Unsigned Binary                 ;
; tri_wave       ; 010                ; Unsigned Binary                 ;
; saw_wave       ; 100                ; Unsigned Binary                 ;
; CTRL_DATA      ; 01000001           ; Unsigned Binary                 ;
; CNT_WAIT_MAX   ; 000000000001100011 ; Unsigned Binary                 ;
; DA_IDLE        ; 001                ; Unsigned Binary                 ;
; DA_START       ; 010                ; Unsigned Binary                 ;
; DA_CMD         ; 011                ; Unsigned Binary                 ;
; AD_IDLE        ; 100                ; Unsigned Binary                 ;
; AD_START       ; 101                ; Unsigned Binary                 ;
; AD_CMD         ; 110                ; Unsigned Binary                 ;
; CNT_MAX        ; 199999             ; Signed Integer                  ;
+----------------+--------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_e8k1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                             ;
+------------------------------------+------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                          ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 1920                   ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                          ;
; WIDTH_B                            ; 1                      ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                          ;
; INIT_FILE                          ; ../mif/wave_1920x8.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_ipa1        ; Untyped                                                          ;
+------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst ;
+----------------+----------------------------+-----------------------+
; Parameter Name ; Value                      ; Type                  ;
+----------------+----------------------------+-----------------------+
; DEVICE_ADDR    ; 1001000                    ; Unsigned Binary       ;
; SYS_CLK_FREQ   ; 10111110101111000010000000 ; Unsigned Binary       ;
; SCL_FREQ       ; 111101000010010000         ; Unsigned Binary       ;
+----------------+----------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst ;
+----------------+------------------+----------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                       ;
+----------------+------------------+----------------------------------------------------------------------------+
; CNT_MAX        ; 1100001101001111 ; Unsigned Binary                                                            ;
+----------------+------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_inst ;
+----------------+----------------------+-----------------------------------+
; Parameter Name ; Value                ; Type                              ;
+----------------+----------------------+-----------------------------------+
; sin_wave       ; 001                  ; Unsigned Binary                   ;
; tri_wave       ; 010                  ; Unsigned Binary                   ;
; saw_wave       ; 100                  ; Unsigned Binary                   ;
; FRE_ONE        ; 001                  ; Unsigned Binary                   ;
; FRE_TWO        ; 010                  ; Unsigned Binary                   ;
; FRE_THREE      ; 011                  ; Unsigned Binary                   ;
; FRE_FOUR       ; 100                  ; Unsigned Binary                   ;
; FRE_FIVE       ; 101                  ; Unsigned Binary                   ;
; RAN_ONE        ; 01                   ; Unsigned Binary                   ;
; RAN_TWO        ; 10                   ; Unsigned Binary                   ;
; RAN_THREE      ; 11                   ; Unsigned Binary                   ;
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                   ;
+----------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst2 ;
+----------------+----------------------+---------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                          ;
+----------------+----------------------+---------------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                               ;
+----------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst1 ;
+----------------+----------------------+---------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                          ;
+----------------+----------------------+---------------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                               ;
+----------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst0 ;
+----------------+----------------------+---------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                          ;
+----------------+----------------------+---------------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                               ;
+----------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 2              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                               ;
; LPM_WIDTHD             ; 2              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                  ;
+------------------------+----------------+-------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                               ;
; LPM_WIDTHD             ; 3              ; Untyped                                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                               ;
; LPM_PIPELINE           ; 0              ; Untyped                                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                               ;
; CBXI_PARAMETER         ; lpm_divide_uam ; Untyped                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                        ;
+------------------------+----------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adda_ctrl:adda_ctrl_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                         ;
; LPM_WIDTHD             ; 32             ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; clk_gen:clk_gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                 ;
; Entity Instance                           ; adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 640                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 640                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 1920                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "seg_595_dynamic:seg_595_dynamic_inst" ;
+-------------+-------+----------+---------------------------------+
; Port        ; Type  ; Severity ; Details                         ;
+-------------+-------+----------+---------------------------------+
; point[5..4] ; Input ; Info     ; Stuck at GND                    ;
; point[2..0] ; Input ; Info     ; Stuck at GND                    ;
; point[3]    ; Input ; Info     ; Stuck at VCC                    ;
; seg_en      ; Input ; Info     ; Stuck at VCC                    ;
; sign        ; Input ; Info     ; Stuck at GND                    ;
+-------------+-------+----------+---------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "i2c_ctrl:i2c_ctrl_inst" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; addr_num ; Input ; Info     ; Stuck at GND         ;
+----------+-------+----------+----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Feb 22 17:06:21 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adda_vga -c adda_vga
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/i2c_adda/adda_ctrl.v
    Info (12023): Found entity 1: adda_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/i2c_adda/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/adda_vga.v
    Info (12023): Found entity 1: adda_vga
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/key/key_filter.v
    Info (12023): Found entity 1: key_filter
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/key/key_control.v
    Info (12023): Found entity 1: key_control
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/seg_dynamic.v
    Info (12023): Found entity 1: seg_dynamic
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/seg_595_dynamic.v
    Info (12023): Found entity 1: seg_595_dynamic
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/hc595_ctrl.v
    Info (12023): Found entity 1: hc595_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/seg/bcd_8421.v
    Info (12023): Found entity 1: bcd_8421
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/vga/vga_wave_pic.v
    Info (12023): Found entity 1: vga_wave_pic
Info (12021): Found 1 design units, including 1 entities, in source file /desktop/my/adda_vga/rtl/vga/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rom_256x8.v
    Info (12023): Found entity 1: rom_256x8
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ram_256x8.v
    Info (12023): Found entity 1: ram_256x8
Info (12127): Elaborating entity "adda_vga" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated"
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl_inst"
Info (12128): Elaborating entity "vga_wave_pic" for hierarchy "vga_wave_pic:vga_wave_pic_inst"
Info (12128): Elaborating entity "adda_ctrl" for hierarchy "adda_ctrl:adda_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at adda_ctrl.v(80): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ram_256x8" for hierarchy "adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e8k1.tdf
    Info (12023): Found entity 1: altsyncram_e8k1
Info (12128): Elaborating entity "altsyncram_e8k1" for hierarchy "adda_ctrl:adda_ctrl_inst|ram_256x8:ram_256x8_inst|altsyncram:altsyncram_component|altsyncram_e8k1:auto_generated"
Info (12128): Elaborating entity "rom_256x8" for hierarchy "adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../mif/wave_1920x8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1920"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ipa1.tdf
    Info (12023): Found entity 1: altsyncram_ipa1
Info (12128): Elaborating entity "altsyncram_ipa1" for hierarchy "adda_ctrl:adda_ctrl_inst|rom_256x8:rom_256x8_inst|altsyncram:altsyncram_component|altsyncram_ipa1:auto_generated"
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "i2c_ctrl:i2c_ctrl_inst"
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(232): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(232): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct
Warning (10027): Verilog HDL or VHDL warning at the i2c_ctrl.v(293): index expression is not wide enough to address all of the elements in the array
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "i2c_sda_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(270): inferring latch(es) for variable "rd_data_reg", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rd_data_reg[0]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[1]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[2]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[3]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[4]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[5]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[6]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "rd_data_reg[7]" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "i2c_sda_reg" at i2c_ctrl.v(270)
Info (10041): Inferred latch for "ack" at i2c_ctrl.v(232)
Info (12128): Elaborating entity "seg_595_dynamic" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst"
Info (12128): Elaborating entity "seg_dynamic" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst"
Info (12128): Elaborating entity "bcd_8421" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst"
Info (12128): Elaborating entity "hc595_ctrl" for hierarchy "seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst"
Info (12128): Elaborating entity "key_control" for hierarchy "key_control:key_control_inst"
Info (10264): Verilog HDL Case Statement information at key_control.v(65): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at key_control.v(93): truncated value with size 3 to match size of target (2)
Info (12128): Elaborating entity "key_filter" for hierarchy "key_control:key_control_inst|key_filter:key_filter_inst2"
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_wave_pic:vga_wave_pic_inst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_wave_pic:vga_wave_pic_inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_wave_pic:vga_wave_pic_inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adda_ctrl:adda_ctrl_inst|Div0"
Info (12130): Elaborated megafunction instantiation "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uam.tdf
    Info (12023): Found entity 1: lpm_divide_uam
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f
Info (12130): Elaborated megafunction instantiation "adda_ctrl:adda_ctrl_inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "adda_ctrl:adda_ctrl_inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Warning (13012): Latch i2c_ctrl:i2c_ctrl_inst|rd_data_reg[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i2c_ctrl:i2c_ctrl_inst|state.RD_DATA
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_2_result_int[0]~6"
    Info (17048): Logic cell "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_3_result_int[0]~6"
    Info (17048): Logic cell "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_4_result_int[0]~6"
    Info (17048): Logic cell "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_5_result_int[0]~6"
    Info (17048): Logic cell "vga_wave_pic:vga_wave_pic_inst|lpm_divide:Mod0|lpm_divide_uam:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider|add_sub_2_result_int[0]~6"
    Info (17048): Logic cell "adda_ctrl:adda_ctrl_inst|data_reg[0]"
Info (144001): Generated suppressed messages file D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2351 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 23 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2305 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4657 megabytes
    Info: Processing ended: Tue Feb 22 17:06:28 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/MY/adda_vga/quartus_prj/output_files/adda_vga.map.smsg.


