Source Block: oh/elink/hdl/etx_protocol.v@51:61@HdlIdDef
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   
   
   //packet to emesh bundle
   packet2emesh p2m (

Diff Content:
+ 56    wire 	 burst_match;
+ 56    wire 	 burst_type_match;
+ 56    wire [31:0] 	 burst_addr;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_protocol.v@48:58

   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   

Clone Blocks 2:
oh/elink/hdl/etx_protocol.v@49:59
   wire 	 etx_write;
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   
   

Clone Blocks 3:
oh/elink/hdl/etx_protocol.v@50:60
   wire [1:0] 	 etx_datamode;
   wire [3:0]	 etx_ctrlmode;
   wire [AW-1:0] etx_dstaddr;
   wire [DW-1:0] etx_data;
   wire [AW-1:0] etx_srcaddr;
   wire 	 etx_valid;
   reg           etx_io_wait;
   
   
   
   //packet to emesh bundle

