{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616486358613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616486358613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 09:59:15 2021 " "Processing started: Tue Mar 23 09:59:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616486358613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616486358613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ucu_gpu -c ucu_gpu " "Command: quartus_sta ucu_gpu -c ucu_gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616486358614 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616486358643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616486360843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616486360843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486360899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486360899 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vip_common_sync " "Entity alt_vip_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0qq1 " "Entity dcfifo_0qq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1616486363801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_NANO_SOC_GHRD.sdc " "Synopsys Design Constraints File file not found: 'DE10_NANO_SOC_GHRD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616486364334 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364334 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364424 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364445 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_cvo_core.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 25 *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vip_cvo_core.sdc(25): *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 25 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364639 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 26 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364639 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|interlaced_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|interlaced_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|vid_interlaced keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|vid_interlaced could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364646 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364647 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364648 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364648 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|h_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|h_total_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|vid_h_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|vid_h_total\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364650 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|v_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|v_total_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|vid_v_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|vid_v_total\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364651 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364652 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364652 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364653 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364654 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364655 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364655 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364656 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364657 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364658 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364658 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364659 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364660 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364661 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364662 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364662 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|h_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|h_sync_polarity_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|vid_h_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|vid_h_sync_polarity could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364663 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|v_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|v_sync_polarity_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|vid_v_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|vid_v_sync_polarity could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364669 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364670 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364671 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364671 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364671 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364676 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364676 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364676 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 86 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 87 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 88 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 89 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 90 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 91 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 92 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 93 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 94 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 95 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 96 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 97 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 98 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 99 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 100 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 101 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 102 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 103 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 104 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 105 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 106 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 107 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 108 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 109 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 110 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 111 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364682 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364682 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1616486364723 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486364723 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486365787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365890 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365897 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365897 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1616486365900 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365901 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365901 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365902 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365902 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365903 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365903 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365903 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365904 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365904 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365904 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365905 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365905 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365906 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365906 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365906 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365907 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365907 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365907 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365908 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365908 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365908 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365910 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365910 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365910 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365913 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365913 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365913 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365914 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365914 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365914 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365915 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365915 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365915 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365916 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365916 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365916 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365917 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365917 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365917 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365918 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365918 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365918 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365919 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365919 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365919 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365921 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365921 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365921 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486365924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365924 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365925 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365925 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365926 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365926 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365927 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365927 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365927 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365928 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365928 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365929 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365929 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365930 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365930 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365931 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365931 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365932 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365932 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365932 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365933 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365933 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365934 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365934 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365935 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365935 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365936 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365936 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365936 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365937 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365937 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365938 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365938 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365939 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365939 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365940 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365940 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365940 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365941 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365941 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365941 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365942 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365942 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365942 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365943 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365943 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365943 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365945 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365945 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365945 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365946 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365946 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365946 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365947 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365947 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365947 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365948 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365948 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365948 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365950 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365950 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365950 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365951 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365951 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365951 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365952 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365952 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365954 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365954 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365954 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365955 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365955 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365955 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365956 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365956 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365956 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365957 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365957 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365958 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365958 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365959 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365960 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365960 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486366085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486375693 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486375694 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486375753 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486375753 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486375753 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486375756 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616486375760 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1616486375786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.574 " "Worst-case setup slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.377               0.000 altera_reserved_tck  " "    8.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 altera_reserved_tck  " "    0.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.469               0.000 altera_reserved_tck  " "   27.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 altera_reserved_tck  " "    0.937               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.969               0.000 altera_reserved_tck  " "   14.969               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375932 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486376346 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486377427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378405 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378465 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486378516 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486378516 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1616486378655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616486378737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616486393344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395160 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395160 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486395169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486404514 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486404514 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486404572 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486404572 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486404572 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486404573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.573 " "Worst-case setup slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.587               0.000 altera_reserved_tck  " "    8.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.854               0.000 altera_reserved_tck  " "   27.854               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 altera_reserved_tck  " "    0.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.966               0.000 altera_reserved_tck  " "   14.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404817 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486405203 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486406217 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407448 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407505 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1616486407763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616486408106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616486419716 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421444 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486421454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486430824 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486430824 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486430881 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486430881 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486430881 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486430883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.421               0.000 altera_reserved_tck  " "   12.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486430947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.045 " "Worst-case hold slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 altera_reserved_tck  " "    0.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.367               0.000 altera_reserved_tck  " "   29.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.341 " "Worst-case removal slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altera_reserved_tck  " "    0.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.741               0.000 altera_reserved_tck  " "   14.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431197 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486431648 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486432645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486433936 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486434009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486434082 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486434157 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1616486434261 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1616486434261 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1616486434514 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435827 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435827 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435827 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435828 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435828 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435828 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486435838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486444953 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486444953 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486445013 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486445013 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486445013 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486445015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.244               0.000 altera_reserved_tck  " "   13.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 altera_reserved_tck  " "    0.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.096               0.000 altera_reserved_tck  " "   30.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 altera_reserved_tck  " "    0.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.733               0.000 altera_reserved_tck  " "   14.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445417 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486445969 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486446951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448524 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448632 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448746 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616486451694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616486451698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 533 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2095 " "Peak virtual memory: 2095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616486452587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 10:00:52 2021 " "Processing ended: Tue Mar 23 10:00:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616486452587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616486452587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616486452587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616486452587 ""}
