
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120410                       # Number of seconds simulated
sim_ticks                                120410211642                       # Number of ticks simulated
final_tick                               1178269032955                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94021                       # Simulator instruction rate (inst/s)
host_op_rate                                   118702                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3419681                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908336                       # Number of bytes of host memory used
host_seconds                                 35210.95                       # Real time elapsed on the host
sim_insts                                  3310553472                       # Number of instructions simulated
sim_ops                                    4179613797                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2207232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       520064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       999168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3731584                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1567488                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1567488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17244                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4063                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7806                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29153                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12246                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12246                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18330937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4319102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8298034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30990594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10630                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14882                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13017899                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13017899                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13017899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18330937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4319102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8298034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44008493                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144550075                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23180790                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089824                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932787                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9403701                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8672983                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438882                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87808                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104502655                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128063992                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23180790                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111865                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6266077                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5567434                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106704                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141567102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114371351     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782358      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365980      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382267      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264944      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127497      0.80%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779181      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978792      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13514732      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141567102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160365                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885949                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103326341                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6988491                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26847656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109815                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294790                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6473                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154476568                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51243                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294790                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103842657                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4341968                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1478581                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26431446                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1177652                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153024276                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2638                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402034                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624961                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        24717                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214095205                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713260336                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713260336                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45835980                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33739                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3814403                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15193022                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311414                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1709027                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149161009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139220322                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108483                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25200330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57176110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1695                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141567102                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983423                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.581980                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84166654     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23738506     16.77%     76.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960360      8.45%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812140      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909073      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2703447      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063398      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117431      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96093      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141567102                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976626     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156561     11.99%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172106     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114981838     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012929      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364679     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844854      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139220322                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.963129                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305293                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009376                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421421522                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174395758                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135104252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140525615                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202238                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980893                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1247                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160146                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294790                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3643972                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       256289                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149194748                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15193022                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901816                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17717                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        204594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235557                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136844535                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112932                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375787                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956176                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296216                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843244                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946693                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135110341                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135104252                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81536927                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221203467                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934654                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368606                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26781895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957810                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137272312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.708967                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88168447     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22506747     16.40%     80.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10813174      7.88%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817400      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768024      2.74%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535172      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562551      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093017      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007780      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137272312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007780                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283468343                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302702665                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2982973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445501                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445501                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691802                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691802                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618390657                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186427993                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145838878                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144550075                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24300042                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19906861                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2062190                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9942254                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9608015                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2487235                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94907                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107927885                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130446097                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24300042                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12095250                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28256824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6159038                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3767574                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12625868                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611078                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144031381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115774557     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2282486      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3870673      2.69%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2253146      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1763317      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1551840      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          954632      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2392184      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13188546      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144031381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168108                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902428                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107245312                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4973458                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27660535                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73251                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4078819                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3984732                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157196575                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4078819                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107786887                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         613513                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3434618                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27174588                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       942951                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156131646                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95807                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       543759                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220473740                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726375600                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726375600                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176624377                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43849363                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35141                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17596                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2738705                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14480730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7417006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71729                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1685062                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         151008340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141827013                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89841                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22382846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49520551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144031381                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.984695                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     86147336     59.81%     59.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22231040     15.43%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11958377      8.30%     83.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8885354      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8661749      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3200828      2.22%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2438350      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       324855      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       183492      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144031381                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         126372     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168125     37.33%     65.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155828     34.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119711048     84.41%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1918730      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17545      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12788772      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7390918      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141827013                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981162                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             450325                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003175                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428225573                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173426569                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138795903                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142277338                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       288137                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3003938                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118913                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4078819                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         410756                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54824                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    151043482                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       785459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14480730                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7417006                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17596                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1188230                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1092952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2281182                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139612117                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12469297                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2214896                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19859996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19759782                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7390699                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965839                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138795971                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138795903                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82056225                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227286048                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960193                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361026                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102694195                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126584997                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24458719                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079507                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    139952562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713389                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88755894     63.42%     63.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24672580     17.63%     81.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9650577      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5076224      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4321090      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2084047      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       972161      0.69%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1514882      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2905107      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    139952562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102694195                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126584997                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18774885                       # Number of memory references committed
system.switch_cpus1.commit.loads             11476792                       # Number of loads committed
system.switch_cpus1.commit.membars              17546                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18366136                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113959041                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2618115                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2905107                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           288091171                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          306167968                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 518694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102694195                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126584997                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102694195                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.407578                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.407578                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710440                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710440                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627846580                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193798374                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146801174                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35092                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144550075                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22368200                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18440047                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1998838                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9213336                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8585613                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2347214                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88298                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109022975                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122857956                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22368200                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10932827                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25688198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5909336                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3326530                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12648999                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1655212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141914861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.063056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.483148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116226663     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1339250      0.94%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1898389      1.34%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2481897      1.75%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2781419      1.96%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2068989      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1192617      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1749715      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12175922      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141914861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154744                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.849934                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107821255                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4928765                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25229276                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        58640                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3876924                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3571931                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     148262052                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3876924                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108568562                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1066426                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2525339                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24543343                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1334261                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     147276183                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1135                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        268457                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          989                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    205388936                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    688047522                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    688047522                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167849258                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37539674                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38953                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22568                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4033422                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13994795                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7272595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120344                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1587101                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143127182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133967539                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26703                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20556055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48481203                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141914861                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.943999                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.504752                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85215291     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22841347     16.10%     76.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12657060      8.92%     85.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8155165      5.75%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7482660      5.27%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2981790      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1814173      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       517051      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       250324      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141914861                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          64518     22.78%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94480     33.36%     56.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       124253     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112472517     83.96%     83.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2043198      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16385      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12219056      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7216383      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133967539                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.926790                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             283251                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    410159893                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    163722473                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131407066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     134250790                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       326368                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2918629                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       173210                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3876924                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         813223                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109708                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143166083                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1368426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13994795                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7272595                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22517                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         83876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1177288                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1126518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303806                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132155243                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12052556                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1812296                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19267406                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18521678                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7214850                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.914252                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131407308                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131407066                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76975111                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        209081822                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909076                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368158                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98300557                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120815641                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22359550                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2031543                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138037937                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875235                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.682579                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89063527     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23545825     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9252344      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4755867      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4152529      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1995240      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1727843      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       813943      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2730819      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138037937                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98300557                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120815641                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18175551                       # Number of memory references committed
system.switch_cpus2.commit.loads             11076166                       # Number of loads committed
system.switch_cpus2.commit.membars              16384                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17327801                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108898900                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2465155                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2730819                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           278482309                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290227360                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2635214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98300557                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120815641                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98300557                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.470491                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.470491                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680045                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680045                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       595491190                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182325619                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138874633                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32768                       # number of misc regfile writes
system.l20.replacements                         17254                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          679483                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27494                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.713865                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.301636                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.920222                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5878.358619                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4344.419523                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000383                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.574058                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.424260                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80648                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80648                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18682                       # number of Writeback hits
system.l20.Writeback_hits::total                18682                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80648                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80648                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80648                       # number of overall hits
system.l20.overall_hits::total                  80648                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17244                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17244                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17244                       # number of overall misses
system.l20.overall_misses::total                17254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2391062                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4900685080                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4903076142                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2391062                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4900685080                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4903076142                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2391062                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4900685080                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4903076142                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97892                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97902                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18682                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18682                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97892                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97902                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97892                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97902                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176153                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176237                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176153                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176237                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176153                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176237                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284196.536766                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284170.403501                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284196.536766                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284170.403501                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 239106.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284196.536766                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284170.403501                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4278                       # number of writebacks
system.l20.writebacks::total                     4278                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17244                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17244                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17244                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3832889546                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3834660812                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3832889546                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3834660812                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1771266                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3832889546                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3834660812                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176153                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176237                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176153                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176237                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176153                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176237                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222273.808049                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222247.641822                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222273.808049                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222247.641822                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 177126.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222273.808049                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222247.641822                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4079                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318426                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14319                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.238005                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          478.961517                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.722858                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1894.603625                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.756223                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7848.955776                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046774                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001438                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.185020                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000269                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.766500                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29735                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29735                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9735                       # number of Writeback hits
system.l21.Writeback_hits::total                 9735                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29735                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29735                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29735                       # number of overall hits
system.l21.overall_hits::total                  29735                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4063                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4079                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4063                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4079                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4063                       # number of overall misses
system.l21.overall_misses::total                 4079                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3889421                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1151285168                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1155174589                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3889421                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1151285168                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1155174589                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3889421                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1151285168                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1155174589                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33798                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33814                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9735                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9735                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33798                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33814                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33798                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33814                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120214                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.120631                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.120214                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.120631                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.120214                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.120631                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 243088.812500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 283358.397243                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 283200.438588                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 243088.812500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 283358.397243                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 283200.438588                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 243088.812500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 283358.397243                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 283200.438588                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2649                       # number of writebacks
system.l21.writebacks::total                     2649                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4063                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4079                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4063                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4079                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4063                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4079                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2898320                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    899677477                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    902575797                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2898320                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    899677477                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    902575797                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2898320                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    899677477                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    902575797                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120214                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.120631                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.120214                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.120631                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.120214                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.120631                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       181145                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 221431.818115                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 221273.791861                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       181145                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 221431.818115                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 221273.791861                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       181145                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 221431.818115                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 221273.791861                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7820                       # number of replacements
system.l22.tagsinuse                     12287.967777                       # Cycle average of tags in use
system.l22.total_refs                          594196                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20108                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.550229                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          946.191436                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.711287                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3607.971410                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7723.093643                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077001                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000872                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.293617                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628507                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        43618                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  43618                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25482                       # number of Writeback hits
system.l22.Writeback_hits::total                25482                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        43618                       # number of demand (read+write) hits
system.l22.demand_hits::total                   43618                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        43618                       # number of overall hits
system.l22.overall_hits::total                  43618                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7799                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7813                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            7                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7806                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7820                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7806                       # number of overall misses
system.l22.overall_misses::total                 7820                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3888537                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2146552481                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2150441018                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2044904                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2044904                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3888537                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2148597385                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2152485922                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3888537                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2148597385                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2152485922                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        51417                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              51431                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25482                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25482                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            7                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                7                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        51424                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               51438                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        51424                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              51438                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151681                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151912                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151797                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152028                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151797                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152028                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 275234.322477                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 275238.835019                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 292129.142857                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 292129.142857                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 275249.472841                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 275253.954220                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 277752.642857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 275249.472841                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 275253.954220                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5319                       # number of writebacks
system.l22.writebacks::total                     5319                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7799                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7813                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            7                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7806                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7820                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7806                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7820                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1663464549                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1666486257                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      1611327                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      1611327                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1665075876                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1668097584                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3021708                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1665075876                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1668097584                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151681                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151912                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151797                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152028                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151797                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152028                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 213292.030901                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 213296.589914                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 230189.571429                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 230189.571429                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 213307.183705                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 213311.711509                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 215836.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 213307.183705                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 213311.711509                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.941497                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114355                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.918182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.941497                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015932                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881317                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106694                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106694                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106694                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106694                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2579062                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2579062                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2579062                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2579062                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106704                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106704                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106704                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106704                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106704                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257906.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257906.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257906.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2474062                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2474062                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2474062                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 247406.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 247406.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97892                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223167                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98148                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1948.314454                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520114                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479886                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958639                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17274                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17274                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668049                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668049                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668049                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668049                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407497                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407497                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407612                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407612                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407612                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407612                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45103453331                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45103453331                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     14716832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     14716832                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45118170163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45118170163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45118170163                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45118170163                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11366136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11366136                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075661                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075661                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075661                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075661                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035852                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035852                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021368                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021368                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021368                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021368                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110684.135910                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110684.135910                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 127972.452174                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 127972.452174                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110689.013481                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110689.013481                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110689.013481                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110689.013481                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18682                       # number of writebacks
system.cpu0.dcache.writebacks::total            18682                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309605                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309720                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309720                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97892                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97892                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97892                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97892                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97892                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97892                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10394287504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10394287504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10394287504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10394287504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10394287504                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10394287504                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005132                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005132                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005132                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005132                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106181.174192                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106181.174192                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106181.174192                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106181.174192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106181.174192                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106181.174192                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.021470                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018976416                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205576.658009                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.021470                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024073                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738816                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12625851                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12625851                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12625851                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12625851                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12625851                       # number of overall hits
system.cpu1.icache.overall_hits::total       12625851                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4291046                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4291046                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4291046                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4291046                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4291046                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4291046                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12625868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12625868                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12625868                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12625868                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12625868                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12625868                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 252414.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 252414.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 252414.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 252414.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 252414.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 252414.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4022221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4022221                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4022221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4022221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4022221                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4022221                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 251388.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 251388.812500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 251388.812500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 251388.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 251388.812500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 251388.812500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33798                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163739493                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34054                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4808.230839                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.034159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.965841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902477                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097523                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9300674                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9300674                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7263002                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7263002                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17569                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17569                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17546                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17546                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16563676                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16563676                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16563676                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16563676                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        86405                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        86405                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        86405                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         86405                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        86405                       # number of overall misses
system.cpu1.dcache.overall_misses::total        86405                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8588909097                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8588909097                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8588909097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8588909097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8588909097                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8588909097                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9387079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9387079                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7263002                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7263002                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17546                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17546                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16650081                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16650081                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16650081                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16650081                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009205                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009205                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005189                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005189                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005189                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99402.917621                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99402.917621                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99402.917621                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99402.917621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99402.917621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99402.917621                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9735                       # number of writebacks
system.cpu1.dcache.writebacks::total             9735                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52607                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52607                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52607                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52607                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33798                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33798                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33798                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33798                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33798                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33798                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3124967433                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3124967433                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3124967433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3124967433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3124967433                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3124967433                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92460.128795                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92460.128795                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92460.128795                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92460.128795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92460.128795                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92460.128795                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.995918                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015872404                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044008.861167                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995918                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12648983                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12648983                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12648983                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12648983                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12648983                       # number of overall hits
system.cpu2.icache.overall_hits::total       12648983                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4734613                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4734613                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4734613                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4734613                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12648999                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12648999                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12648999                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12648999                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12648999                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12648999                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 295913.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 295913.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 295913.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4004737                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4004737                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4004737                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 286052.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 286052.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51424                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172540626                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51680                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3338.634404                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.220434                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.779566                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911017                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088983                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8975227                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8975227                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7062575                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7062575                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17279                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17279                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16384                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16384                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16037802                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16037802                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16037802                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16037802                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149357                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149357                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3053                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3053                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       152410                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        152410                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       152410                       # number of overall misses
system.cpu2.dcache.overall_misses::total       152410                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17768455449                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17768455449                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    656501395                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    656501395                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18424956844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18424956844                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18424956844                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18424956844                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9124584                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9124584                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7065628                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7065628                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16190212                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16190212                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16190212                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16190212                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016369                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016369                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000432                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000432                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009414                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009414                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009414                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009414                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 118966.338699                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 118966.338699                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 215034.849329                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 215034.849329                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120890.734492                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120890.734492                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120890.734492                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120890.734492                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1949625                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 177238.636364                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25482                       # number of writebacks
system.cpu2.dcache.writebacks::total            25482                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        97940                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        97940                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3046                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3046                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       100986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       100986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       100986                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       100986                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51417                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51417                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51424                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51424                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51424                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51424                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5066030815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5066030815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2103004                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2103004                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5068133819                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5068133819                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5068133819                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5068133819                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005635                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 98528.323609                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98528.323609                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 300429.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 300429.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98555.806997                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98555.806997                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98555.806997                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98555.806997                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
