var group___f_p_g_a___m_g_r___s_t_a_t_u_s =
[
    [ "ALT_FPGA_STATE_t", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gaebfa2654a9d4aac486c084f528c4e1cf", null ],
    [ "ALT_FPGA_MON_STATUS_t", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6500ad71dee2ccc80f78fdb8a1cfe1a3", null ],
    [ "ALT_FPGA_STATE_e", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga29087dcf33bade43675a0f38c73928a7", [
      [ "ALT_FPGA_STATE_POWER_UP", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7ad2a970d0777ba0aca7d59aae53716d3d", null ],
      [ "ALT_FPGA_STATE_RESET", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a39d7c843ef4600fad0b38f983c9a6848", null ],
      [ "ALT_FPGA_STATE_CFG", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a3c82ed82dc9c300ebf2261d612b80dc2", null ],
      [ "ALT_FPGA_STATE_INIT", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a97357f73b374f7bd68f08e749e9427c3", null ],
      [ "ALT_FPGA_STATE_USER_MODE", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a89b62784b5c647b25690dd68cb97cd1c", null ],
      [ "ALT_FPGA_STATE_UNKNOWN", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a31b5a02b75814067a884c0d8ae796bec", null ],
      [ "ALT_FPGA_STATE_POWER_OFF", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga29087dcf33bade43675a0f38c73928a7a0be83712598772267759586e3e867c03", null ]
    ] ],
    [ "ALT_FPGA_MON_STATUS_e", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6c18612f6d49101c3bfe447121f23bad", [
      [ "ALT_FPGA_MON_nSTATUS", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada6d732f6b4095c6e08c93cc49d2d18ccb", null ],
      [ "ALT_FPGA_MON_CONF_DONE", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada382de9631007d625f41d54223572c30c", null ],
      [ "ALT_FPGA_MON_INIT_DONE", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada4e8a0dee95f082940cfe6b0bc534a819", null ],
      [ "ALT_FPGA_MON_CRC_ERROR", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada516de13228738a4d33c89d6876a4152f", null ],
      [ "ALT_FPGA_MON_CVP_CONF_DONE", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badad0eea318170a729040e9982be8f2be2c", null ],
      [ "ALT_FPGA_MON_PR_READY", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada4b8f8191e9736b43be4df9509527735e", null ],
      [ "ALT_FPGA_MON_PR_ERROR", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada84e647e82a78e502663ddca833d5febc", null ],
      [ "ALT_FPGA_MON_PR_DONE", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badad61cd9e30e4fd99ae3ca51c85c33b825", null ],
      [ "ALT_FPGA_MON_nCONFIG_PIN", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badaca4f321c4f4d5d01fa842ae31ba9d94a", null ],
      [ "ALT_FPGA_MON_nSTATUS_PIN", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23badad8ffb99ec295beb2316b0792b2e84b67", null ],
      [ "ALT_FPGA_MON_CONF_DONE_PIN", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada33f71c9ee88d696f97087e01d17b7a6c", null ],
      [ "ALT_FPGA_MON_FPGA_POWER_ON", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gga6c18612f6d49101c3bfe447121f23bada5ce50b647569ee787fa359120f682541", null ]
    ] ],
    [ "alt_fpga_control_enable", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga6a1173eaef35cd76cf72b040e15af78c", null ],
    [ "alt_fpga_control_disable", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga17de1c2f911e6aa0365fd4034d4cc47a", null ],
    [ "alt_fpga_control_is_enabled", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga82cbdac8c00d61e5168fd88b57705838", null ],
    [ "alt_fpga_state_get", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga3dc8d5472f2748fb35565e1db1a11a8a", null ],
    [ "alt_fpga_mon_status_get", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga8465aeaa10fdd000cba31d5f1ac8ecd2", null ],
    [ "alt_fpga_reset_assert", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#gac1ebdd5f0065e95f46ad976c17a81e04", null ],
    [ "alt_fpga_reset_deassert", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html#ga681fdc54423ad44e23cad229af3a71f4", null ]
];