// Seed: 3193794644
`timescale 1ps / 1 ps `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_6;
  logic id_7;
  specify
    if (0) (posedge id_8 => (id_9 +: 1)) = (1, id_3);
  endspecify
endmodule
