<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/stm32/include/periph/f1/periph_cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:25 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32_2include_2periph_2f1_2periph__cpu_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__stm32.html">STM32</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>STM32F1 CPU specific definitions for internal peripheral handling.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F1 CPU specific definitions for internal peripheral handling. </p>
<dl class="section author"><dt>Author</dt><dd>Hauke Petersen <a href="#" onclick="location.href='mai'+'lto:'+'hau'+'ke'+'.pe'+'te'+'rse'+'n@'+'fu-'+'be'+'rli'+'n.'+'de'; return false;">hauke<span class="obfuscator">.nosp@m.</span>.pet<span class="obfuscator">.nosp@m.</span>ersen<span class="obfuscator">.nosp@m.</span>@fu-<span class="obfuscator">.nosp@m.</span>berli<span class="obfuscator">.nosp@m.</span>n.de</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &quot;cpu_conf.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="stm32_2include_2periph_2f1_2periph__cpu_8h__incl.svg" width="196" height="131"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aaac63bc81e47cc32e187474326f1ef33" id="r_aaac63bc81e47cc32e187474326f1ef33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaac63bc81e47cc32e187474326f1ef33">ADC_DEVS</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:aaac63bc81e47cc32e187474326f1ef33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available number of ADC devices.  <br /></td></tr>
<tr class="separator:aaac63bc81e47cc32e187474326f1ef33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afe2d5777f76d72d5dfc6434886952d" id="r_a3afe2d5777f76d72d5dfc6434886952d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3afe2d5777f76d72d5dfc6434886952d">CONFIG_AFIO_MAPR_SWJ_CFG</a>&#160;&#160;&#160;<a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224dea57e0c1a70776003ad60dabae808640d9">SWJ_CFG_NO_JTAG_DP</a></td></tr>
<tr class="memdesc:a3afe2d5777f76d72d5dfc6434886952d"><td class="mdescLeft">&#160;</td><td class="mdescRight">By default, disable JTAG and keep only SWD.  <br /></td></tr>
<tr class="separator:a3afe2d5777f76d72d5dfc6434886952d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a2f7ac82bae9f385896ee7a5cc06224de" id="r_a2f7ac82bae9f385896ee7a5cc06224de"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224de">afio_mapr_swj_cfg_t</a> { <a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224deae73e9ef9a6254dcc3a92e981b61a22e4">SWJ_CFG_FULL_SWJ</a> = 0
, <a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224dea848c9023928b4630e60c3240691c8359">SWJ_CFG_NO_NJTRST</a> = AFIO_MAPR_SWJ_CFG_NOJNTRST
, <a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224dea57e0c1a70776003ad60dabae808640d9">SWJ_CFG_NO_JTAG_DP</a> = AFIO_MAPR_SWJ_CFG_JTAGDISABLE
, <a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224dea9a982628ffafc96e1145055a659104e1">SWJ_CFG_DISABLED</a> = AFIO_MAPR_SWJ_CFG_DISABLE
 }</td></tr>
<tr class="memdesc:a2f7ac82bae9f385896ee7a5cc06224de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Possible values of the <code>SWJ_CFG</code> field in the AFIO-&gt;MAPR register.  <a href="#a2f7ac82bae9f385896ee7a5cc06224de">More...</a><br /></td></tr>
<tr class="separator:a2f7ac82bae9f385896ee7a5cc06224de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1e7062dbe2856d965fcba136ffcae0a7" id="r_a1e7062dbe2856d965fcba136ffcae0a7"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e7062dbe2856d965fcba136ffcae0a7">afio_mapr_read</a> (void)</td></tr>
<tr class="memdesc:a1e7062dbe2856d965fcba136ffcae0a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the current value of the AFIO-&gt;MAPR register reproducibly.  <br /></td></tr>
<tr class="separator:a1e7062dbe2856d965fcba136ffcae0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fd6d9c6c1a1ee01986833fa2f79a27" id="r_a64fd6d9c6c1a1ee01986833fa2f79a27"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64fd6d9c6c1a1ee01986833fa2f79a27">afio_mapr_write</a> (uint32_t new_value)</td></tr>
<tr class="memdesc:a64fd6d9c6c1a1ee01986833fa2f79a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the AFIO-&gt;MAPR register apply the SWJ configuration specified via <a class="el" href="#a3afe2d5777f76d72d5dfc6434886952d">CONFIG_AFIO_MAPR_SWJ_CFG</a>.  <br /></td></tr>
<tr class="separator:a64fd6d9c6c1a1ee01986833fa2f79a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Real time counter configuration</h2></td></tr>
<tr class="memitem:a79096369a15694b9330f70630e61c8c1" id="r_a79096369a15694b9330f70630e61c8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79096369a15694b9330f70630e61c8c1">RTT_IRQ_PRIO</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a79096369a15694b9330f70630e61c8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1b3908490d3eb5fa9be2688b8b5c4d" id="r_a7f1b3908490d3eb5fa9be2688b8b5c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f1b3908490d3eb5fa9be2688b8b5c4d">RTT_DEV</a>&#160;&#160;&#160;RTC</td></tr>
<tr class="separator:a7f1b3908490d3eb5fa9be2688b8b5c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af260dd94dbc8753c0514345c83e7398d" id="r_af260dd94dbc8753c0514345c83e7398d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af260dd94dbc8753c0514345c83e7398d">RTT_IRQ</a>&#160;&#160;&#160;RTC_IRQn</td></tr>
<tr class="separator:af260dd94dbc8753c0514345c83e7398d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf1b90e7fa30c5aa12e04408214a74d" id="r_a4cf1b90e7fa30c5aa12e04408214a74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cf1b90e7fa30c5aa12e04408214a74d">RTT_ISR</a>&#160;&#160;&#160;<a class="el" href="vectors__kinetis_8h.html#a15ec0860914516da8aad277403398fc4">isr_rtc</a></td></tr>
<tr class="separator:a4cf1b90e7fa30c5aa12e04408214a74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f384110fe2e8f4b3c4b9ba246517c6" id="r_a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57f384110fe2e8f4b3c4b9ba246517c6">RTT_MAX_VALUE</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="separator:a57f384110fe2e8f4b3c4b9ba246517c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599739d7c50c77442f6c0fc8f50488d1" id="r_a599739d7c50c77442f6c0fc8f50488d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a599739d7c50c77442f6c0fc8f50488d1">RTT_CLOCK_FREQUENCY</a>&#160;&#160;&#160;(32768U)                  /* in Hz */</td></tr>
<tr class="separator:a599739d7c50c77442f6c0fc8f50488d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639ca831f0c64ac1e563dc2b8946d1b8" id="r_a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a639ca831f0c64ac1e563dc2b8946d1b8">RTT_MIN_FREQUENCY</a>&#160;&#160;&#160;(1U)                      /* in Hz */</td></tr>
<tr class="separator:a639ca831f0c64ac1e563dc2b8946d1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062fc1b3bb06996dd08f8c5ab52912f1" id="r_a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a062fc1b3bb06996dd08f8c5ab52912f1">RTT_MAX_FREQUENCY</a>&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY / 2) /* in Hz */</td></tr>
<tr class="separator:a062fc1b3bb06996dd08f8c5ab52912f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPIO Definitions Missing in Vendor Files</h2></td></tr>
<tr class="memitem:afeaa6456e370d2eb59f5e139d9f8b00c" id="r_afeaa6456e370d2eb59f5e139d9f8b00c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>GPIO_CRL_MODE0_INPUT</b> = (0x0 &lt;&lt; GPIO_CRL_MODE0_Pos)
, <b>GPIO_CRL_MODE0_OUTPUT_10MHZ</b> = (0x1 &lt;&lt; GPIO_CRL_MODE0_Pos)
, <b>GPIO_CRL_MODE0_OUTPUT_2MHZ</b> = (0x2 &lt;&lt; GPIO_CRL_MODE0_Pos)
, <b>GPIO_CRL_MODE0_OUTPUT_50MHZ</b> = (0x3 &lt;&lt; GPIO_CRL_MODE0_Pos)
 }</td></tr>
<tr class="memdesc:afeaa6456e370d2eb59f5e139d9f8b00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Possible values of the MODE0 field in the GPIO CRL register.  <a href="#afeaa6456e370d2eb59f5e139d9f8b00c">More...</a><br /></td></tr>
<tr class="separator:afeaa6456e370d2eb59f5e139d9f8b00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c0312ac66c00f31cf886616c48afa2" id="r_a26c0312ac66c00f31cf886616c48afa2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>GPIO_CRL_CNF0_INPUT_ANALOG</b> = (0x0 &lt;&lt; GPIO_CRL_CNF0_Pos)
, <b>GPIO_CRL_CNF0_INPUT_FLOATING</b> = (0x1 &lt;&lt; GPIO_CRL_CNF0_Pos)
, <b>GPIO_CRL_CNF0_INPUT_PULL</b> = (0x2 &lt;&lt; GPIO_CRL_CNF0_Pos)
, <b>GPIO_CRL_CNF0_OUTPUT_PUSH_PULL</b> = (0x0 &lt;&lt; GPIO_CRL_CNF0_Pos)
, <br />
&#160;&#160;<b>GPIO_CRL_CNF0_OUTPUT_OPEN_DRAIN</b> = (0x1 &lt;&lt; GPIO_CRL_CNF0_Pos)
, <b>GPIO_CRL_CNF0_AF_PUSH_PULL</b> = (0x2 &lt;&lt; GPIO_CRL_CNF0_Pos)
, <b>GPIO_CRL_CNF0_AF_OPEN_DRAIN</b> = (0x3 &lt;&lt; GPIO_CRL_CNF0_Pos)
<br />
 }</td></tr>
<tr class="memdesc:a26c0312ac66c00f31cf886616c48afa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Possible values of the CNF0 field in the GPIO CRL register.  <a href="#a26c0312ac66c00f31cf886616c48afa2">More...</a><br /></td></tr>
<tr class="separator:a26c0312ac66c00f31cf886616c48afa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aaac63bc81e47cc32e187474326f1ef33" name="aaac63bc81e47cc32e187474326f1ef33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac63bc81e47cc32e187474326f1ef33">&#9670;&#160;</a></span>ADC_DEVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DEVS&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available number of ADC devices. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00066">66</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a3afe2d5777f76d72d5dfc6434886952d" name="a3afe2d5777f76d72d5dfc6434886952d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afe2d5777f76d72d5dfc6434886952d">&#9670;&#160;</a></span>CONFIG_AFIO_MAPR_SWJ_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_AFIO_MAPR_SWJ_CFG&#160;&#160;&#160;<a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224dea57e0c1a70776003ad60dabae808640d9">SWJ_CFG_NO_JTAG_DP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>By default, disable JTAG and keep only SWD. </p>
<p>This frees the JTAG pins for use as regular GPIOs. We do not support flashing or debugging via JTAG anyway, so there is nothing lost except for a few bytes of ROM to initialize the <code>SWJ_CFG</code> register. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00145">145</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a599739d7c50c77442f6c0fc8f50488d1" name="a599739d7c50c77442f6c0fc8f50488d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599739d7c50c77442f6c0fc8f50488d1">&#9670;&#160;</a></span>RTT_CLOCK_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_CLOCK_FREQUENCY&#160;&#160;&#160;(32768U)                  /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00057">57</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7f1b3908490d3eb5fa9be2688b8b5c4d" name="a7f1b3908490d3eb5fa9be2688b8b5c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f1b3908490d3eb5fa9be2688b8b5c4d">&#9670;&#160;</a></span>RTT_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_DEV&#160;&#160;&#160;RTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00052">52</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af260dd94dbc8753c0514345c83e7398d" name="af260dd94dbc8753c0514345c83e7398d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af260dd94dbc8753c0514345c83e7398d">&#9670;&#160;</a></span>RTT_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_IRQ&#160;&#160;&#160;RTC_IRQn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00053">53</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a79096369a15694b9330f70630e61c8c1" name="a79096369a15694b9330f70630e61c8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79096369a15694b9330f70630e61c8c1">&#9670;&#160;</a></span>RTT_IRQ_PRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_IRQ_PRIO&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00050">50</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a4cf1b90e7fa30c5aa12e04408214a74d" name="a4cf1b90e7fa30c5aa12e04408214a74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf1b90e7fa30c5aa12e04408214a74d">&#9670;&#160;</a></span>RTT_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_ISR&#160;&#160;&#160;<a class="el" href="vectors__kinetis_8h.html#a15ec0860914516da8aad277403398fc4">isr_rtc</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00054">54</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a062fc1b3bb06996dd08f8c5ab52912f1" name="a062fc1b3bb06996dd08f8c5ab52912f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062fc1b3bb06996dd08f8c5ab52912f1">&#9670;&#160;</a></span>RTT_MAX_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_FREQUENCY&#160;&#160;&#160;(RTT_CLOCK_FREQUENCY / 2) /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00060">60</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a57f384110fe2e8f4b3c4b9ba246517c6" name="a57f384110fe2e8f4b3c4b9ba246517c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f384110fe2e8f4b3c4b9ba246517c6">&#9670;&#160;</a></span>RTT_MAX_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MAX_VALUE&#160;&#160;&#160;(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00056">56</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a639ca831f0c64ac1e563dc2b8946d1b8" name="a639ca831f0c64ac1e563dc2b8946d1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639ca831f0c64ac1e563dc2b8946d1b8">&#9670;&#160;</a></span>RTT_MIN_FREQUENCY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTT_MIN_FREQUENCY&#160;&#160;&#160;(1U)                      /* in Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00058">58</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="afeaa6456e370d2eb59f5e139d9f8b00c" name="afeaa6456e370d2eb59f5e139d9f8b00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeaa6456e370d2eb59f5e139d9f8b00c">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Possible values of the MODE0 field in the GPIO CRL register. </p>
<p>The MODE1 to MODE7 fields have the same values. Don't forget to shift the constants to the field position for MODE1 to MODE7 by 4 times n bits, where n is the pin number.</p>
<p>In addition the MODE8 to MODE15 fields in the CRH register have the same layout and semantics as the MODE0 to MODE 7 fields in the CRL register. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00082">82</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a26c0312ac66c00f31cf886616c48afa2" name="a26c0312ac66c00f31cf886616c48afa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c0312ac66c00f31cf886616c48afa2">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Possible values of the CNF0 field in the GPIO CRL register. </p>
<p>The CNF1 to CNF7 fields have the same values. Don't forget to shift the constants to the field position for CNF1 to CNF7 by 4 times n bits, where n is the pin number.</p>
<p>In addition the CNF8 to CNF15 fields in the CRH register have the same layout and semantics as the CNF0 to CNF 7 fields in the CRL register. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00099">99</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a2f7ac82bae9f385896ee7a5cc06224de" name="a2f7ac82bae9f385896ee7a5cc06224de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7ac82bae9f385896ee7a5cc06224de">&#9670;&#160;</a></span>afio_mapr_swj_cfg_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="#a2f7ac82bae9f385896ee7a5cc06224de">afio_mapr_swj_cfg_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Possible values of the <code>SWJ_CFG</code> field in the AFIO-&gt;MAPR register. </p>
<p>This wraps the vendor header file preprocessor macros into a C language <code>enum</code>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2f7ac82bae9f385896ee7a5cc06224deae73e9ef9a6254dcc3a92e981b61a22e4" name="a2f7ac82bae9f385896ee7a5cc06224deae73e9ef9a6254dcc3a92e981b61a22e4"></a>SWJ_CFG_FULL_SWJ&#160;</td><td class="fielddoc"><p>Both JTAG-DP and SW-DP enabled, reset state. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2f7ac82bae9f385896ee7a5cc06224dea848c9023928b4630e60c3240691c8359" name="a2f7ac82bae9f385896ee7a5cc06224dea848c9023928b4630e60c3240691c8359"></a>SWJ_CFG_NO_NJTRST&#160;</td><td class="fielddoc"><p>Both JTAG-DP and SW-DP enabled, but NJTRST disabled and pin usable as GPIO. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2f7ac82bae9f385896ee7a5cc06224dea57e0c1a70776003ad60dabae808640d9" name="a2f7ac82bae9f385896ee7a5cc06224dea57e0c1a70776003ad60dabae808640d9"></a>SWJ_CFG_NO_JTAG_DP&#160;</td><td class="fielddoc"><p>Only SW-DP enabled, JTAG pins usable as GPIOS. </p>
</td></tr>
<tr><td class="fieldname"><a id="a2f7ac82bae9f385896ee7a5cc06224dea9a982628ffafc96e1145055a659104e1" name="a2f7ac82bae9f385896ee7a5cc06224dea9a982628ffafc96e1145055a659104e1"></a>SWJ_CFG_DISABLED&#160;</td><td class="fielddoc"><p>Neither JTAG-DP nor SW-DP enabled, JTAG and SWD pins usable as GPIOS. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00116">116</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1e7062dbe2856d965fcba136ffcae0a7" name="a1e7062dbe2856d965fcba136ffcae0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7062dbe2856d965fcba136ffcae0a7">&#9670;&#160;</a></span>afio_mapr_read()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t afio_mapr_read </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read the current value of the AFIO-&gt;MAPR register reproducibly. </p>
<p>This will explicitly clear the write-only <code>SWJ_CFG</code> field [26:24], as the values read back are undefined. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00154">154</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a64fd6d9c6c1a1ee01986833fa2f79a27" name="a64fd6d9c6c1a1ee01986833fa2f79a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fd6d9c6c1a1ee01986833fa2f79a27">&#9670;&#160;</a></span>afio_mapr_write()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void afio_mapr_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>new_value</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write to the AFIO-&gt;MAPR register apply the SWJ configuration specified via <a class="el" href="#a3afe2d5777f76d72d5dfc6434886952d">CONFIG_AFIO_MAPR_SWJ_CFG</a>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>new_value</code> has all bits in the range [26:24] cleared (the <code>SWJ_CFG</code> field). </dd></dl>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html#l00166">166</a> of file <a class="el" href="stm32_2include_2periph_2f1_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
