Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/miguelan/Escritorio/VivadoWS/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 52a881550d2b435a9ddc3781f449babf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot FullAdderNbits_tb_behav xil_defaultlib.FullAdderNbits_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
