

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Thu Oct 16 01:19:25 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1738990008|  4876329400|  17.390 sec|  48.763 sec|  1738990009|  4876329401|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                  |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance     | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_200  |conv1  |    24214673|  3161554065|   0.242 sec|  31.616 sec|    24214673|  3161554065|       no|
        |grp_conv2_fu_218  |conv2  |  1202718817|  1202718817|  12.027 sec|  12.027 sec|  1202718817|  1202718817|       no|
        |grp_conv3_fu_230  |conv3  |   493280161|   493280161|   4.933 sec|   4.933 sec|   493280161|   493280161|       no|
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1     |  12517568|  12517568|    195587|          -|          -|    64|        no|
        | + VITIS_LOOP_19_2    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_20_3  |       765|       765|         3|          -|          -|   255|        no|
        |- VITIS_LOOP_30_4     |   6258784|   6258784|    195587|          -|          -|    32|        no|
        | + VITIS_LOOP_31_5    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_32_6  |       765|       765|         3|          -|          -|   255|        no|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 14 10 
10 --> 11 9 
11 --> 12 10 
12 --> 13 
13 --> 11 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %w_tile_0, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 16 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 0, i7 %c" [src/srcnn.cpp:18]   --->   Operation 17 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32" [src/srcnn.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_21, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %out_tile, i32 %in_tile_0, i32 %w_tile_0, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 35 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_2 = load i7 %c" [src/srcnn.cpp:18]   --->   Operation 37 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %c_2" [src/srcnn.cpp:21]   --->   Operation 38 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %c_2, i8 0" [src/srcnn.cpp:21]   --->   Operation 39 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i15 %tmp_4" [src/srcnn.cpp:21]   --->   Operation 40 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.84ns)   --->   "%sub_ln21 = sub i16 %zext_ln21_1, i16 %zext_ln21" [src/srcnn.cpp:21]   --->   Operation 41 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %sub_ln21" [src/srcnn.cpp:18]   --->   Operation 42 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.77ns)   --->   "%icmp_ln18 = icmp_eq  i7 %c_2, i7 64" [src/srcnn.cpp:18]   --->   Operation 43 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln18 = add i7 %c_2, i7 1" [src/srcnn.cpp:18]   --->   Operation 44 'add' 'add_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_2.split, void %for.end25" [src/srcnn.cpp:18]   --->   Operation 45 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:18]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/srcnn.cpp:18]   --->   Operation 47 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 49 'alloca' 'c_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 50 'call' 'call_ln29' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 0, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 51 'store' 'store_ln30' <Predicate = (icmp_ln18)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln19, void %for.inc20, i8 0, void %VITIS_LOOP_19_2.split" [src/srcnn.cpp:19]   --->   Operation 52 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i8 %y" [src/srcnn.cpp:21]   --->   Operation 53 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln21 = add i17 %sext_ln18, i17 %zext_ln21_2" [src/srcnn.cpp:21]   --->   Operation 54 'add' 'add_ln21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 55 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 56 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln21, i8 0" [src/srcnn.cpp:21]   --->   Operation 57 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.91ns)   --->   "%sub_ln21_1 = sub i22 %p_shl1, i22 %sext_ln21" [src/srcnn.cpp:21]   --->   Operation 58 'sub' 'sub_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln19 = icmp_eq  i8 %y, i8 255" [src/srcnn.cpp:19]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln19 = add i8 %y, i8 1" [src/srcnn.cpp:19]   --->   Operation 60 'add' 'add_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_20_3.split, void %for.inc23" [src/srcnn.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:19]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/srcnn.cpp:19]   --->   Operation 63 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 64 'br' 'br_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 %add_ln18, i7 %c" [src/srcnn.cpp:18]   --->   Operation 65 'store' 'store_ln18' <Predicate = (icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 66 'br' 'br_ln18' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%x = phi i8 0, void %VITIS_LOOP_20_3.split, i8 %add_ln20, void %for.inc" [src/srcnn.cpp:20]   --->   Operation 67 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i8 %x" [src/srcnn.cpp:21]   --->   Operation 68 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.91ns)   --->   "%add_ln21_1 = add i22 %sub_ln21_1, i22 %zext_ln21_3" [src/srcnn.cpp:21]   --->   Operation 69 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i22 %add_ln21_1" [src/srcnn.cpp:21]   --->   Operation 70 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln21_4" [src/srcnn.cpp:21]   --->   Operation 71 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln20 = icmp_eq  i8 %x, i8 255" [src/srcnn.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.76ns)   --->   "%add_ln20 = add i8 %x, i8 1" [src/srcnn.cpp:20]   --->   Operation 73 'add' 'add_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.body8.split, void %for.inc20" [src/srcnn.cpp:20]   --->   Operation 74 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 75 'load' 'feat1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 77 [1/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 77 'load' 'feat1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %feat1_load" [src/srcnn.cpp:21]   --->   Operation 78 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30" [src/srcnn.cpp:21]   --->   Operation 79 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %bitcast_ln21" [src/srcnn.cpp:21]   --->   Operation 80 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.76ns)   --->   "%icmp_ln21 = icmp_ne  i8 %tmp, i8 255" [src/srcnn.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.92ns)   --->   "%icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_1, i23 0" [src/srcnn.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.42ns)   --->   Input mux for Operation 83 '%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0'
ST_6 : Operation 83 [2/2] (2.35ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 83 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:20]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/srcnn.cpp:20]   --->   Operation 85 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21" [src/srcnn.cpp:21]   --->   Operation 86 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 87 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %or_ln21, i1 %tmp_1" [src/srcnn.cpp:21]   --->   Operation 88 'and' 'and_ln21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void %for.inc, void %if.then" [src/srcnn.cpp:21]   --->   Operation 89 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 0, i22 %feat1_addr" [src/srcnn.cpp:22]   --->   Operation 90 'store' 'store_ln22' <Predicate = (and_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/srcnn.cpp:23]   --->   Operation 91 'br' 'br_ln23' <Predicate = (and_ln21)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 92 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 93 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 94 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.83>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%c_3 = load i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 95 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %c_3" [src/srcnn.cpp:33]   --->   Operation 96 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %c_3, i8 0" [src/srcnn.cpp:33]   --->   Operation 97 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i14 %tmp_5" [src/srcnn.cpp:33]   --->   Operation 98 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.83ns)   --->   "%sub_ln33 = sub i15 %zext_ln33_1, i15 %zext_ln33" [src/srcnn.cpp:33]   --->   Operation 99 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %sub_ln33" [src/srcnn.cpp:30]   --->   Operation 100 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln30 = icmp_eq  i6 %c_3, i6 32" [src/srcnn.cpp:30]   --->   Operation 101 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln30 = add i6 %c_3, i6 1" [src/srcnn.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_5.split, void %for.end64" [src/srcnn.cpp:30]   --->   Operation 103 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:30]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/srcnn.cpp:30]   --->   Operation 105 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 106 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 107 'read' 'conv3_biases_read' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv3_biases_read"   --->   Operation 108 'bitcast' 'empty' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 109 'call' 'call_ln41' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.74>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%y_1 = phi i8 %add_ln31, void %for.inc59, i8 0, void %VITIS_LOOP_31_5.split" [src/srcnn.cpp:31]   --->   Operation 110 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %y_1" [src/srcnn.cpp:33]   --->   Operation 111 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.84ns)   --->   "%add_ln33 = add i16 %sext_ln30, i16 %zext_ln33_2" [src/srcnn.cpp:33]   --->   Operation 112 'add' 'add_ln33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 113 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 114 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0" [src/srcnn.cpp:33]   --->   Operation 115 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.90ns)   --->   "%sub_ln33_1 = sub i21 %p_shl3, i21 %sext_ln33" [src/srcnn.cpp:33]   --->   Operation 116 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %y_1, i8 255" [src/srcnn.cpp:31]   --->   Operation 117 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %y_1, i8 1" [src/srcnn.cpp:31]   --->   Operation 118 'add' 'add_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.split, void %for.inc62" [src/srcnn.cpp:31]   --->   Operation 119 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:31]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/srcnn.cpp:31]   --->   Operation 121 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 122 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 %add_ln30, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 123 'store' 'store_ln30' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 124 'br' 'br_ln30' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.14>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%x_1 = phi i8 0, void %VITIS_LOOP_32_6.split, i8 %add_ln32, void %for.inc56" [src/srcnn.cpp:32]   --->   Operation 125 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %x_1" [src/srcnn.cpp:33]   --->   Operation 126 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.90ns)   --->   "%add_ln33_1 = add i21 %sub_ln33_1, i21 %zext_ln33_3" [src/srcnn.cpp:33]   --->   Operation 127 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i21 %add_ln33_1" [src/srcnn.cpp:33]   --->   Operation 128 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln33_4" [src/srcnn.cpp:33]   --->   Operation 129 'getelementptr' 'feat2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %x_1, i8 255" [src/srcnn.cpp:32]   --->   Operation 130 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %x_1, i8 1" [src/srcnn.cpp:32]   --->   Operation 131 'add' 'add_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body40.split, void %for.inc59" [src/srcnn.cpp:32]   --->   Operation 132 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 133 'load' 'feat2_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 134 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 4.01>
ST_12 : Operation 135 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 135 'load' 'feat2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %feat2_load" [src/srcnn.cpp:33]   --->   Operation 136 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30" [src/srcnn.cpp:33]   --->   Operation 137 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33" [src/srcnn.cpp:33]   --->   Operation 138 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_ne  i8 %tmp_2, i8 255" [src/srcnn.cpp:33]   --->   Operation 139 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.92ns)   --->   "%icmp_ln33_1 = icmp_eq  i23 %trunc_ln33_1, i23 0" [src/srcnn.cpp:33]   --->   Operation 140 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.42ns)   --->   Input mux for Operation 141 '%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0'
ST_12 : Operation 141 [2/2] (2.35ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 141 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 4.30>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:32]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/srcnn.cpp:32]   --->   Operation 143 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33" [src/srcnn.cpp:33]   --->   Operation 144 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 145 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %or_ln33, i1 %tmp_3" [src/srcnn.cpp:33]   --->   Operation 146 'and' 'and_ln33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %and_ln33, void %for.inc56, void %if.then48" [src/srcnn.cpp:33]   --->   Operation 147 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln34 = store i32 0, i21 %feat2_addr" [src/srcnn.cpp:34]   --->   Operation 148 'store' 'store_ln34' <Predicate = (and_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc56" [src/srcnn.cpp:35]   --->   Operation 149 'br' 'br_ln35' <Predicate = (and_ln33)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 150 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 151 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [src/srcnn.cpp:42]   --->   Operation 152 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_tile]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ in_tile_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ w_tile_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ feat1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ feat2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                      (alloca           ) [ 011111110000000]
store_ln18             (store            ) [ 000000000000000]
spectopmodule_ln3      (spectopmodule    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
call_ln17              (call             ) [ 000000000000000]
br_ln18                (br               ) [ 000000000000000]
c_2                    (load             ) [ 000000000000000]
zext_ln21              (zext             ) [ 000000000000000]
tmp_4                  (bitconcatenate   ) [ 000000000000000]
zext_ln21_1            (zext             ) [ 000000000000000]
sub_ln21               (sub              ) [ 000000000000000]
sext_ln18              (sext             ) [ 000011110000000]
icmp_ln18              (icmp             ) [ 000111110000000]
add_ln18               (add              ) [ 000011110000000]
br_ln18                (br               ) [ 000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000000]
br_ln19                (br               ) [ 000111110000000]
c_1                    (alloca           ) [ 000111111111110]
store_ln30             (store            ) [ 000000000000000]
y                      (phi              ) [ 000010000000000]
zext_ln21_2            (zext             ) [ 000000000000000]
add_ln21               (add              ) [ 000000000000000]
sext_ln21              (sext             ) [ 000000000000000]
trunc_ln21             (trunc            ) [ 000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000]
sub_ln21_1             (sub              ) [ 000001110000000]
icmp_ln19              (icmp             ) [ 000111110000000]
add_ln19               (add              ) [ 000111110000000]
br_ln19                (br               ) [ 000000000000000]
speclooptripcount_ln19 (speclooptripcount) [ 000000000000000]
specloopname_ln19      (specloopname     ) [ 000000000000000]
br_ln20                (br               ) [ 000111110000000]
store_ln18             (store            ) [ 000000000000000]
br_ln18                (br               ) [ 000000000000000]
x                      (phi              ) [ 000001000000000]
zext_ln21_3            (zext             ) [ 000000000000000]
add_ln21_1             (add              ) [ 000000000000000]
zext_ln21_4            (zext             ) [ 000000000000000]
feat1_addr             (getelementptr    ) [ 000000110000000]
icmp_ln20              (icmp             ) [ 000111110000000]
add_ln20               (add              ) [ 000111110000000]
br_ln20                (br               ) [ 000000000000000]
br_ln19                (br               ) [ 000111110000000]
feat1_load             (load             ) [ 000000010000000]
bitcast_ln21           (bitcast          ) [ 000000000000000]
tmp                    (partselect       ) [ 000000000000000]
trunc_ln21_1           (trunc            ) [ 000000000000000]
icmp_ln21              (icmp             ) [ 000000010000000]
icmp_ln21_1            (icmp             ) [ 000000010000000]
speclooptripcount_ln20 (speclooptripcount) [ 000000000000000]
specloopname_ln20      (specloopname     ) [ 000000000000000]
or_ln21                (or               ) [ 000000000000000]
tmp_1                  (fcmp             ) [ 000000000000000]
and_ln21               (and              ) [ 000111110000000]
br_ln21                (br               ) [ 000000000000000]
store_ln22             (store            ) [ 000000000000000]
br_ln23                (br               ) [ 000000000000000]
br_ln20                (br               ) [ 000111110000000]
call_ln29              (call             ) [ 000000000000000]
br_ln30                (br               ) [ 000000000000000]
c_3                    (load             ) [ 000000000000000]
zext_ln33              (zext             ) [ 000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000000000000]
zext_ln33_1            (zext             ) [ 000000000000000]
sub_ln33               (sub              ) [ 000000000000000]
sext_ln30              (sext             ) [ 000000000011110]
icmp_ln30              (icmp             ) [ 000000000111110]
add_ln30               (add              ) [ 000000000011110]
br_ln30                (br               ) [ 000000000000000]
speclooptripcount_ln30 (speclooptripcount) [ 000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000]
br_ln31                (br               ) [ 000000000111110]
conv3_biases_read      (read             ) [ 000000000000000]
empty                  (bitcast          ) [ 000000000000001]
y_1                    (phi              ) [ 000000000010000]
zext_ln33_2            (zext             ) [ 000000000000000]
add_ln33               (add              ) [ 000000000000000]
sext_ln33              (sext             ) [ 000000000000000]
trunc_ln33             (trunc            ) [ 000000000000000]
p_shl3                 (bitconcatenate   ) [ 000000000000000]
sub_ln33_1             (sub              ) [ 000000000001110]
icmp_ln31              (icmp             ) [ 000000000111110]
add_ln31               (add              ) [ 000000000111110]
br_ln31                (br               ) [ 000000000000000]
speclooptripcount_ln31 (speclooptripcount) [ 000000000000000]
specloopname_ln31      (specloopname     ) [ 000000000000000]
br_ln32                (br               ) [ 000000000111110]
store_ln30             (store            ) [ 000000000000000]
br_ln30                (br               ) [ 000000000000000]
x_1                    (phi              ) [ 000000000001000]
zext_ln33_3            (zext             ) [ 000000000000000]
add_ln33_1             (add              ) [ 000000000000000]
zext_ln33_4            (zext             ) [ 000000000000000]
feat2_addr             (getelementptr    ) [ 000000000000110]
icmp_ln32              (icmp             ) [ 000000000111110]
add_ln32               (add              ) [ 000000000111110]
br_ln32                (br               ) [ 000000000000000]
br_ln31                (br               ) [ 000000000111110]
feat2_load             (load             ) [ 000000000000010]
bitcast_ln33           (bitcast          ) [ 000000000000000]
tmp_2                  (partselect       ) [ 000000000000000]
trunc_ln33_1           (trunc            ) [ 000000000000000]
icmp_ln33              (icmp             ) [ 000000000000010]
icmp_ln33_1            (icmp             ) [ 000000000000010]
speclooptripcount_ln32 (speclooptripcount) [ 000000000000000]
specloopname_ln32      (specloopname     ) [ 000000000000000]
or_ln33                (or               ) [ 000000000000000]
tmp_3                  (fcmp             ) [ 000000000000000]
and_ln33               (and              ) [ 000000000111110]
br_ln33                (br               ) [ 000000000000000]
store_ln34             (store            ) [ 000000000000000]
br_ln35                (br               ) [ 000000000000000]
br_ln32                (br               ) [ 000000000111110]
call_ln41              (call             ) [ 000000000000000]
ret_ln42               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_tile">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_tile"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_tile_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_tile_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="feat1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="feat2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv3_biases_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="feat1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="22" slack="0"/>
<pin id="132" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="22" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="feat1_load/5 store_ln22/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="feat2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="21" slack="0"/>
<pin id="146" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat2_addr/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="21" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="feat2_load/11 store_ln34/13 "/>
</bind>
</comp>

<comp id="156" class="1005" name="y_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="y_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="x_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="y_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="y_1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/10 "/>
</bind>
</comp>

<comp id="189" class="1005" name="x_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="x_1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/11 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_conv1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="32" slack="0"/>
<pin id="205" dir="0" index="4" bw="32" slack="0"/>
<pin id="206" dir="0" index="5" bw="32" slack="0"/>
<pin id="207" dir="0" index="6" bw="32" slack="0"/>
<pin id="208" dir="0" index="7" bw="32" slack="0"/>
<pin id="209" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_conv2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="32" slack="0"/>
<pin id="223" dir="0" index="4" bw="32" slack="0"/>
<pin id="224" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_conv3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="32" slack="0"/>
<pin id="235" dir="0" index="4" bw="32" slack="0"/>
<pin id="236" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/6 tmp_3/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln18_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="c_2_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="2"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln21_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln21_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="15" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln21_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln18_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln18_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln18_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln30_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln21_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln21_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="1"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln21_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln21_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="17" slack="0"/>
<pin id="314" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_shl1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="22" slack="0"/>
<pin id="318" dir="0" index="1" bw="14" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sub_ln21_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="22" slack="0"/>
<pin id="326" dir="0" index="1" bw="17" slack="0"/>
<pin id="327" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_1/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln19_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln19_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln18_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="1"/>
<pin id="344" dir="0" index="1" bw="7" slack="3"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln21_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln21_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="1"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln21_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="22" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_4/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln20_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln20_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bitcast_ln21_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="0" index="3" bw="6" slack="0"/>
<pin id="381" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln21_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln21_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln21_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="23" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_ln21_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="1"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln21_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="c_3_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="2"/>
<pin id="414" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln33_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln33_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sub_ln33_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln30_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="0"/>
<pin id="439" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln30_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="0" index="1" bw="6" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln30_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln33_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln33_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="1"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln33_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln33_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/10 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_shl3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="21" slack="0"/>
<pin id="477" dir="0" index="1" bw="13" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sub_ln33_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="21" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln31_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln31_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln30_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="1"/>
<pin id="503" dir="0" index="1" bw="6" slack="3"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln33_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln33_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="21" slack="1"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln33_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="21" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/11 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln32_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/11 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln32_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="bitcast_ln33_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/12 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="0" index="3" bw="6" slack="0"/>
<pin id="540" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln33_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/12 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln33_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/12 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln33_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="23" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_ln33_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="1" slack="1"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/13 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln33_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/13 "/>
</bind>
</comp>

<comp id="571" class="1005" name="c_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="578" class="1005" name="sext_ln18_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="17" slack="1"/>
<pin id="580" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln18_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="1"/>
<pin id="588" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="591" class="1005" name="c_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sub_ln21_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="22" slack="1"/>
<pin id="600" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="add_ln19_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="611" class="1005" name="feat1_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="22" slack="1"/>
<pin id="613" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="feat1_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln20_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="624" class="1005" name="feat1_load_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat1_load "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln21_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln21_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="sext_ln30_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln30_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="1"/>
<pin id="652" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="655" class="1005" name="empty_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="660" class="1005" name="sub_ln33_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="21" slack="1"/>
<pin id="662" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="add_ln31_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="673" class="1005" name="feat2_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="21" slack="1"/>
<pin id="675" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="feat2_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln32_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="686" class="1005" name="feat2_load_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat2_load "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln33_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="696" class="1005" name="icmp_ln33_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="104" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="80" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="90" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="90" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="237"><net_src comp="106" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="245"><net_src comp="135" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="90" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="149" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="256" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="253" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="253" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="68" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="160" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="308" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="160" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="160" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="74" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="171" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="364"><net_src comp="171" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="171" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="74" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="135" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="82" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="86" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="372" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="376" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="386" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="88" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="241" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="94" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="412" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="415" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="412" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="96" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="412" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="98" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="122" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="461"><net_src comp="182" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="108" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="52" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="467" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="182" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="72" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="182" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="74" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="508"><net_src comp="193" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="523"><net_src comp="193" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="72" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="193" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="74" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="149" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="82" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="84" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="544"><net_src comp="86" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="548"><net_src comp="531" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="535" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="72" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="545" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="88" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="569"><net_src comp="561" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="241" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="114" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="581"><net_src comp="278" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="589"><net_src comp="288" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="594"><net_src comp="118" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="601"><net_src comp="324" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="609"><net_src comp="336" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="614"><net_src comp="128" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="622"><net_src comp="366" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="627"><net_src comp="135" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="632"><net_src comp="390" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="637"><net_src comp="396" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="645"><net_src comp="437" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="653"><net_src comp="447" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="658"><net_src comp="453" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="663"><net_src comp="483" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="671"><net_src comp="495" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="676"><net_src comp="142" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="684"><net_src comp="525" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="689"><net_src comp="149" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="694"><net_src comp="549" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="699"><net_src comp="555" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="561" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_ftmap | {9 14 }
	Port: out_tile | {1 2 }
	Port: in_tile_0 | {1 2 }
	Port: w_tile_0 | {1 2 }
	Port: feat1 | {1 2 7 }
	Port: feat2 | {3 8 13 }
 - Input state : 
	Port: srcnn : input_ftmap | {1 2 }
	Port: srcnn : conv1_weights | {1 2 }
	Port: srcnn : conv1_biases | {1 2 }
	Port: srcnn : conv2_weights | {3 8 }
	Port: srcnn : conv2_biases | {3 8 }
	Port: srcnn : conv3_weights | {9 14 }
	Port: srcnn : conv3_biases | {9 }
	Port: srcnn : out_tile | {1 2 }
	Port: srcnn : in_tile_0 | {1 2 }
	Port: srcnn : w_tile_0 | {1 2 }
	Port: srcnn : feat1 | {3 5 6 8 }
	Port: srcnn : feat2 | {9 11 12 14 }
  - Chain level:
	State 1
		store_ln18 : 1
	State 2
	State 3
		zext_ln21 : 1
		tmp_4 : 1
		zext_ln21_1 : 2
		sub_ln21 : 3
		sext_ln18 : 4
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		store_ln30 : 1
	State 4
		zext_ln21_2 : 1
		add_ln21 : 2
		sext_ln21 : 3
		trunc_ln21 : 3
		p_shl1 : 4
		sub_ln21_1 : 5
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
	State 5
		zext_ln21_3 : 1
		add_ln21_1 : 2
		zext_ln21_4 : 3
		feat1_addr : 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		feat1_load : 5
	State 6
		bitcast_ln21 : 1
		tmp : 2
		trunc_ln21_1 : 2
		icmp_ln21 : 3
		icmp_ln21_1 : 3
		tmp_1 : 1
	State 7
		and_ln21 : 1
		br_ln21 : 1
	State 8
	State 9
		zext_ln33 : 1
		tmp_5 : 1
		zext_ln33_1 : 2
		sub_ln33 : 3
		sext_ln30 : 4
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		call_ln41 : 1
	State 10
		zext_ln33_2 : 1
		add_ln33 : 2
		sext_ln33 : 3
		trunc_ln33 : 3
		p_shl3 : 4
		sub_ln33_1 : 5
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
	State 11
		zext_ln33_3 : 1
		add_ln33_1 : 2
		zext_ln33_4 : 3
		feat2_addr : 4
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		feat2_load : 5
	State 12
		bitcast_ln33 : 1
		tmp_2 : 2
		trunc_ln33_1 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		tmp_3 : 1
	State 13
		and_ln33 : 1
		br_ln33 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        grp_conv1_fu_200       |    5    |  4.942  |   1232  |   1907  |
|   call   |        grp_conv2_fu_218       |    5    |  1.708  |   783   |   705   |
|          |        grp_conv3_fu_230       |    5    |  1.281  |   838   |   838   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        add_ln18_fu_288        |    0    |    0    |    0    |    14   |
|          |        add_ln21_fu_303        |    0    |    0    |    0    |    23   |
|          |        add_ln19_fu_336        |    0    |    0    |    0    |    15   |
|          |       add_ln21_1_fu_350       |    0    |    0    |    0    |    29   |
|    add   |        add_ln20_fu_366        |    0    |    0    |    0    |    15   |
|          |        add_ln30_fu_447        |    0    |    0    |    0    |    13   |
|          |        add_ln33_fu_462        |    0    |    0    |    0    |    22   |
|          |        add_ln31_fu_495        |    0    |    0    |    0    |    15   |
|          |       add_ln33_1_fu_509       |    0    |    0    |    0    |    28   |
|          |        add_ln32_fu_525        |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        icmp_ln18_fu_282       |    0    |    0    |    0    |    14   |
|          |        icmp_ln19_fu_330       |    0    |    0    |    0    |    15   |
|          |        icmp_ln20_fu_360       |    0    |    0    |    0    |    15   |
|          |        icmp_ln21_fu_390       |    0    |    0    |    0    |    15   |
|   icmp   |       icmp_ln21_1_fu_396      |    0    |    0    |    0    |    30   |
|          |        icmp_ln30_fu_441       |    0    |    0    |    0    |    13   |
|          |        icmp_ln31_fu_489       |    0    |    0    |    0    |    15   |
|          |        icmp_ln32_fu_519       |    0    |    0    |    0    |    15   |
|          |        icmp_ln33_fu_549       |    0    |    0    |    0    |    15   |
|          |       icmp_ln33_1_fu_555      |    0    |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sub_ln21_fu_272        |    0    |    0    |    0    |    22   |
|    sub   |       sub_ln21_1_fu_324       |    0    |    0    |    0    |    29   |
|          |        sub_ln33_fu_431        |    0    |    0    |    0    |    21   |
|          |       sub_ln33_1_fu_483       |    0    |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |         or_ln21_fu_402        |    0    |    0    |    0    |    2    |
|          |         or_ln33_fu_561        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        and_ln21_fu_406        |    0    |    0    |    0    |    2    |
|          |        and_ln33_fu_565        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   | conv3_biases_read_read_fu_122 |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_241          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        zext_ln21_fu_256       |    0    |    0    |    0    |    0    |
|          |       zext_ln21_1_fu_268      |    0    |    0    |    0    |    0    |
|          |       zext_ln21_2_fu_299      |    0    |    0    |    0    |    0    |
|          |       zext_ln21_3_fu_346      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln21_4_fu_355      |    0    |    0    |    0    |    0    |
|          |        zext_ln33_fu_415       |    0    |    0    |    0    |    0    |
|          |       zext_ln33_1_fu_427      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_2_fu_458      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_3_fu_505      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_4_fu_514      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_4_fu_260         |    0    |    0    |    0    |    0    |
|bitconcatenate|         p_shl1_fu_316         |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_419         |    0    |    0    |    0    |    0    |
|          |         p_shl3_fu_475         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sext_ln18_fu_278       |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln21_fu_308       |    0    |    0    |    0    |    0    |
|          |        sext_ln30_fu_437       |    0    |    0    |    0    |    0    |
|          |        sext_ln33_fu_467       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       trunc_ln21_fu_312       |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln21_1_fu_386      |    0    |    0    |    0    |    0    |
|          |       trunc_ln33_fu_471       |    0    |    0    |    0    |    0    |
|          |      trunc_ln33_1_fu_545      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|           tmp_fu_376          |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_535         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    15   |  7.931  |   2853  |   3924  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  feat1  |  7374  |    0   |    0   |    0   |
|  feat2  |  3690  |    0   |    0   |    0   |
|in_tile_0|    4   |    0   |    0   |    0   |
| out_tile|   16   |    0   |    0   |    0   |
| w_tile_0|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |  11086 |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln18_reg_586 |    7   |
|  add_ln19_reg_606 |    8   |
|  add_ln20_reg_619 |    8   |
|  add_ln30_reg_650 |    6   |
|  add_ln31_reg_668 |    8   |
|  add_ln32_reg_681 |    8   |
|    c_1_reg_591    |    6   |
|     c_reg_571     |    7   |
|   empty_reg_655   |   32   |
| feat1_addr_reg_611|   22   |
| feat1_load_reg_624|   32   |
| feat2_addr_reg_673|   21   |
| feat2_load_reg_686|   32   |
|icmp_ln21_1_reg_634|    1   |
| icmp_ln21_reg_629 |    1   |
|icmp_ln33_1_reg_696|    1   |
| icmp_ln33_reg_691 |    1   |
| sext_ln18_reg_578 |   17   |
| sext_ln30_reg_642 |   16   |
| sub_ln21_1_reg_598|   22   |
| sub_ln33_1_reg_660|   21   |
|    x_1_reg_189    |    8   |
|     x_reg_167     |    8   |
|    y_1_reg_178    |    8   |
|     y_reg_156     |    8   |
+-------------------+--------+
|       Total       |   309  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  21  |   42   ||    9    |
|  grp_conv3_fu_230 |  p2  |   2  |  32  |   64   ||    9    |
|     grp_fu_241    |  p0  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  1.806  ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    7   |  2853  |  3924  |    -   |
|   Memory  |  11086 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   47   |    -   |
|  Register |    -   |    -   |    -   |   309  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  11086 |   15   |    9   |  3162  |  3971  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
